Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 19 17:05:37 2025
| Host         : NB-TJ-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (193)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (193)
--------------------------------
 There are 193 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.444      -28.362                    126                  473        0.053        0.000                      0                  473        2.867        0.000                       0                   199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.444      -28.362                    126                  473        0.168        0.000                      0                  473        2.867        0.000                       0                   195  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.442      -28.134                    126                  473        0.168        0.000                      0                  473        2.867        0.000                       0                   195  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.444      -28.362                    126                  473        0.053        0.000                      0                  473  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.444      -28.362                    126                  473        0.053        0.000                      0                  473  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          126  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -28.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 2.998ns (43.704%)  route 3.862ns (56.296%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.689     6.012    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.205     5.568    game_inst/ball_vx_reg[28]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[18]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[25]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[26]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[27]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDSE (Setup_fdse_C_S)       -0.429     5.412    game_inst/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.887ns (44.363%)  route 3.621ns (55.637%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 5.464 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.573 f  game_inst/ball_vx_reg[31]_i_75/O[0]
                         net (fo=6, routed)           0.950     2.523    game_inst/ball_vx_reg[31]_i_75_n_7
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.299     2.822 r  game_inst/ball_vy[31]_i_17/O
                         net (fo=1, routed)           0.000     2.822    game_inst/ball_vy[31]_i_17_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.354 f  game_inst/ball_vy_reg[31]_i_5/CO[3]
                         net (fo=65, routed)          1.036     4.390    game_inst/ball_vy_reg[31]_i_5_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.124     4.514 r  game_inst/ball_vy[31]_i_4/O
                         net (fo=2, routed)           0.164     4.677    game_inst/ball_vy[31]_i_4_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.124     4.801 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.863     5.665    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     5.464    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.493     5.956    
                         clock uncertainty           -0.114     5.842    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524     5.318    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.491ns (74.928%)  route 0.164ns (25.072%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.099 r  game_inst/ball_vy_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    game_inst/p_2_in[26]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.446ns (70.425%)  route 0.187ns (29.575%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.077 r  game_inst/ball_y_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.077    game_inst/ball_y_reg[28]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.504ns (75.415%)  route 0.164ns (24.585%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.112 r  game_inst/ball_vy_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    game_inst/p_2_in[28]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.457ns (70.930%)  route 0.187ns (29.070%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.088 r  game_inst/ball_y_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.088    game_inst/ball_y_reg[30]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.527ns (76.233%)  route 0.164ns (23.767%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.135 r  game_inst/ball_vy_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.135    game_inst/p_2_in[27]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.529ns (76.302%)  route 0.164ns (23.698%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.137 r  game_inst/ball_vy_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.137    game_inst/p_2_in[29]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.531ns (76.370%)  route 0.164ns (23.630%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  game_inst/ball_vy_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.086    game_inst/ball_vy_reg[29]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.139 r  game_inst/ball_vy_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.139    game_inst/p_2_in[30]
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[29]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[31]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.673    -0.474    game_inst/clk_out1
    SLICE_X7Y102         FDRE                                         r  game_inst/ball_x_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  game_inst/ball_x_reg_reg[31]/Q
                         net (fo=23, routed)          0.164    -0.169    game_inst/ball_x[31]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.124 r  game_inst/ball_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    game_inst/ball_x_reg[5]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C
                         clock pessimism              0.250    -0.458    
    SLICE_X5Y101         FDSE (Hold_fdse_C_D)         0.092    -0.366    game_inst/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y99      game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y104     game_inst/ball_vx_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          126  Failing Endpoints,  Worst Slack       -0.442ns,  Total Violation      -28.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 2.998ns (43.704%)  route 3.862ns (56.296%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.689     6.012    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.113     5.775    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.205     5.570    game_inst/ball_vx_reg[28]
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.113     5.775    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.606    game_inst/ball_vx_reg[18]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.113     5.775    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.606    game_inst/ball_vx_reg[25]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.113     5.775    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.606    game_inst/ball_vx_reg[26]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.113     5.775    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.606    game_inst/ball_vx_reg[27]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.113     5.843    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.414    game_inst/ball_x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.113     5.843    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.414    game_inst/ball_x_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.113     5.843    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.414    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.113     5.843    
    SLICE_X4Y101         FDSE (Setup_fdse_C_S)       -0.429     5.414    game_inst/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.887ns (44.363%)  route 3.621ns (55.637%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 5.464 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.573 f  game_inst/ball_vx_reg[31]_i_75/O[0]
                         net (fo=6, routed)           0.950     2.523    game_inst/ball_vx_reg[31]_i_75_n_7
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.299     2.822 r  game_inst/ball_vy[31]_i_17/O
                         net (fo=1, routed)           0.000     2.822    game_inst/ball_vy[31]_i_17_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.354 f  game_inst/ball_vy_reg[31]_i_5/CO[3]
                         net (fo=65, routed)          1.036     4.390    game_inst/ball_vy_reg[31]_i_5_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.124     4.514 r  game_inst/ball_vy[31]_i_4/O
                         net (fo=2, routed)           0.164     4.677    game_inst/ball_vy[31]_i_4_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.124     4.801 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.863     5.665    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     5.464    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.493     5.956    
                         clock uncertainty           -0.113     5.844    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524     5.320    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 -0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.491ns (74.928%)  route 0.164ns (25.072%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.099 r  game_inst/ball_vy_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    game_inst/p_2_in[26]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.446ns (70.425%)  route 0.187ns (29.575%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.077 r  game_inst/ball_y_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.077    game_inst/ball_y_reg[28]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.504ns (75.415%)  route 0.164ns (24.585%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.112 r  game_inst/ball_vy_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    game_inst/p_2_in[28]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.457ns (70.930%)  route 0.187ns (29.070%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.088 r  game_inst/ball_y_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.088    game_inst/ball_y_reg[30]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.527ns (76.233%)  route 0.164ns (23.767%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.135 r  game_inst/ball_vy_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.135    game_inst/p_2_in[27]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.529ns (76.302%)  route 0.164ns (23.698%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.137 r  game_inst/ball_vy_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.137    game_inst/p_2_in[29]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.531ns (76.370%)  route 0.164ns (23.630%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  game_inst/ball_vy_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.086    game_inst/ball_vy_reg[29]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.139 r  game_inst/ball_vy_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.139    game_inst/p_2_in[30]
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.069    game_inst/ball_vy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[29]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[31]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.098    game_inst/ball_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.673    -0.474    game_inst/clk_out1
    SLICE_X7Y102         FDRE                                         r  game_inst/ball_x_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  game_inst/ball_x_reg_reg[31]/Q
                         net (fo=23, routed)          0.164    -0.169    game_inst/ball_x[31]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.124 r  game_inst/ball_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    game_inst/ball_x_reg[5]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C
                         clock pessimism              0.250    -0.458    
    SLICE_X5Y101         FDSE (Hold_fdse_C_D)         0.092    -0.366    game_inst/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y99      game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y102     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y104     game_inst/ball_vx_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y99      game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y102     game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y103     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y103    game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y101     game_inst/ball_vx_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          126  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -28.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 2.998ns (43.704%)  route 3.862ns (56.296%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.689     6.012    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.205     5.568    game_inst/ball_vx_reg[28]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[18]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[25]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[26]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[27]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDSE (Setup_fdse_C_S)       -0.429     5.412    game_inst/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.887ns (44.363%)  route 3.621ns (55.637%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 5.464 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.573 f  game_inst/ball_vx_reg[31]_i_75/O[0]
                         net (fo=6, routed)           0.950     2.523    game_inst/ball_vx_reg[31]_i_75_n_7
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.299     2.822 r  game_inst/ball_vy[31]_i_17/O
                         net (fo=1, routed)           0.000     2.822    game_inst/ball_vy[31]_i_17_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.354 f  game_inst/ball_vy_reg[31]_i_5/CO[3]
                         net (fo=65, routed)          1.036     4.390    game_inst/ball_vy_reg[31]_i_5_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.124     4.514 r  game_inst/ball_vy[31]_i_4/O
                         net (fo=2, routed)           0.164     4.677    game_inst/ball_vy[31]_i_4_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.124     4.801 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.863     5.665    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     5.464    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.493     5.956    
                         clock uncertainty           -0.114     5.842    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524     5.318    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.491ns (74.928%)  route 0.164ns (25.072%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.099 r  game_inst/ball_vy_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    game_inst/p_2_in[26]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.446ns (70.425%)  route 0.187ns (29.575%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.077 r  game_inst/ball_y_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.077    game_inst/ball_y_reg[28]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.504ns (75.415%)  route 0.164ns (24.585%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.112 r  game_inst/ball_vy_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    game_inst/p_2_in[28]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.457ns (70.930%)  route 0.187ns (29.070%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.088 r  game_inst/ball_y_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.088    game_inst/ball_y_reg[30]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.527ns (76.233%)  route 0.164ns (23.767%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.135 r  game_inst/ball_vy_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.135    game_inst/p_2_in[27]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.529ns (76.302%)  route 0.164ns (23.698%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.137 r  game_inst/ball_vy_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.137    game_inst/p_2_in[29]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.531ns (76.370%)  route 0.164ns (23.630%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  game_inst/ball_vy_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.086    game_inst/ball_vy_reg[29]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.139 r  game_inst/ball_vy_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.139    game_inst/p_2_in[30]
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[29]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[31]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.673    -0.474    game_inst/clk_out1
    SLICE_X7Y102         FDRE                                         r  game_inst/ball_x_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  game_inst/ball_x_reg_reg[31]/Q
                         net (fo=23, routed)          0.164    -0.169    game_inst/ball_x[31]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.124 r  game_inst/ball_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    game_inst/ball_x_reg[5]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C
                         clock pessimism              0.250    -0.458    
                         clock uncertainty            0.114    -0.343    
    SLICE_X5Y101         FDSE (Hold_fdse_C_D)         0.092    -0.251    game_inst/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          126  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -28.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 2.998ns (43.704%)  route 3.862ns (56.296%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.689     6.012    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X9Y104         FDRE                                         r  game_inst/ball_vx_reg[28]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.205     5.568    game_inst/ball_vx_reg[28]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[18]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[18]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[25]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[26]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[26]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.998ns (43.738%)  route 3.856ns (56.262%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 5.395 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X5Y89          FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  game_inst/paddle_right_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.652     0.260    game_inst/paddle_right_y[6]
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     0.384 r  game_inst/ball_vx[31]_i_212/O
                         net (fo=1, routed)           0.000     0.384    game_inst/ball_vx[31]_i_212_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.934 r  game_inst/ball_vx_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000     0.934    game_inst/ball_vx_reg[31]_i_206_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.247 r  game_inst/ball_vx_reg[31]_i_200/O[3]
                         net (fo=1, routed)           0.424     1.670    game_inst/ball_vx_reg[31]_i_200_n_4
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.306     1.976 r  game_inst/ball_vx[31]_i_190/O
                         net (fo=1, routed)           0.000     1.976    game_inst/ball_vx[31]_i_190_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.509 r  game_inst/ball_vx_reg[31]_i_170/CO[3]
                         net (fo=1, routed)           0.000     2.509    game_inst/ball_vx_reg[31]_i_170_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.626 r  game_inst/ball_vx_reg[31]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.626    game_inst/ball_vx_reg[31]_i_130_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.743 r  game_inst/ball_vx_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.743    game_inst/ball_vx_reg[31]_i_87_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.860 r  game_inst/ball_vx_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.860    game_inst/ball_vx_reg[31]_i_40_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.977 f  game_inst/ball_vx_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.672     4.650    game_inst/ball_vx_reg[31]_i_8_n_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.774 r  game_inst/ball_vx[31]_i_3_comp/O
                         net (fo=1, routed)           0.425     5.199    game_inst/ball_vx[31]_i_3_n_0_repN
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  game_inst/ball_vx[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     6.007    game_inst/ball_vx[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612     5.395    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C
                         clock pessimism              0.493     5.887    
                         clock uncertainty           -0.114     5.773    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169     5.604    game_inst/ball_vx_reg[27]
  -------------------------------------------------------------------
                         required time                          5.604    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[21]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[22]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429     5.412    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.092ns (46.705%)  route 3.528ns (53.295%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  game_inst/ball_vx_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.465    game_inst/ball_vx_reg[31]_i_75_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.778 r  game_inst/ball_vx_reg[31]_i_74/O[3]
                         net (fo=6, routed)           0.771     2.549    game_inst/ball_vx_reg[31]_i_74_n_4
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.306     2.855 r  game_inst/ball_vx[2]_i_14/O
                         net (fo=1, routed)           0.000     2.855    game_inst/ball_vx[2]_i_14_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.256 r  game_inst/ball_vx_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           0.886     4.142    game_inst/ball_x_reg3
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.266 r  game_inst/ball_vx[2]_i_2_comp/O
                         net (fo=1, routed)           0.404     4.670    game_inst/ball_x_reg1_repN
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     4.794 r  game_inst/ball_vx[31]_i_3_comp_1/O
                         net (fo=4, routed)           0.175     4.969    game_inst/ball_vx[31]_i_3_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.093 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.684     5.777    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.680     5.463    game_inst/clk_out1
    SLICE_X4Y101         FDSE                                         r  game_inst/ball_x_reg_reg[4]/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y101         FDSE (Setup_fdse_C_S)       -0.429     5.412    game_inst/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.887ns (44.363%)  route 3.621ns (55.637%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 5.464 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.624    -0.843    game_inst/clk_out1
    SLICE_X1Y95          FDRE                                         r  game_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  game_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.607     0.220    game_inst/ball_y_reg_reg[11]_0[5]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.894 r  game_inst/ball_vy_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.894    game_inst/ball_vy_reg[31]_i_56_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  game_inst/ball_vy_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.008    game_inst/ball_vy_reg[31]_i_39_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  game_inst/ball_vx_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.122    game_inst/ball_vx_reg[31]_i_161_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  game_inst/ball_vx_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.001     1.237    game_inst/ball_vx_reg[31]_i_119_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  game_inst/ball_vx_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.351    game_inst/ball_vx_reg[31]_i_118_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.573 f  game_inst/ball_vx_reg[31]_i_75/O[0]
                         net (fo=6, routed)           0.950     2.523    game_inst/ball_vx_reg[31]_i_75_n_7
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.299     2.822 r  game_inst/ball_vy[31]_i_17/O
                         net (fo=1, routed)           0.000     2.822    game_inst/ball_vy[31]_i_17_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.354 f  game_inst/ball_vy_reg[31]_i_5/CO[3]
                         net (fo=65, routed)          1.036     4.390    game_inst/ball_vy_reg[31]_i_5_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.124     4.514 r  game_inst/ball_vy[31]_i_4/O
                         net (fo=2, routed)           0.164     4.677    game_inst/ball_vy[31]_i_4_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.124     4.801 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.863     5.665    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     5.464    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.493     5.956    
                         clock uncertainty           -0.114     5.842    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524     5.318    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.491ns (74.928%)  route 0.164ns (25.072%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.099 r  game_inst/ball_vy_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    game_inst/p_2_in[26]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[26]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.446ns (70.425%)  route 0.187ns (29.575%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.077 r  game_inst/ball_y_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.077    game_inst/ball_y_reg[28]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[28]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.504ns (75.415%)  route 0.164ns (24.585%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.112 r  game_inst/ball_vy_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    game_inst/p_2_in[28]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[28]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.457ns (70.930%)  route 0.187ns (29.070%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.088 r  game_inst/ball_y_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.088    game_inst/ball_y_reg[30]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[30]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.527ns (76.233%)  route 0.164ns (23.767%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.135 r  game_inst/ball_vy_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.135    game_inst/p_2_in[27]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[27]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.529ns (76.302%)  route 0.164ns (23.698%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.137 r  game_inst/ball_vy_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.137    game_inst/p_2_in[29]
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y100         FDRE                                         r  game_inst/ball_vy_reg[29]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game_inst/ball_vy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.531ns (76.370%)  route 0.164ns (23.630%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X2Y96          FDRE                                         r  game_inst/ball_vy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  game_inst/ball_vy_reg[13]/Q
                         net (fo=3, routed)           0.164    -0.229    game_inst/ball_vy_reg_n_0_[13]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  game_inst/ball_vy[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    game_inst/ball_vy[13]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.075 r  game_inst/ball_vy_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.075    game_inst/ball_vy_reg[13]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.035 r  game_inst/ball_vy_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.035    game_inst/ball_vy_reg[17]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.005 r  game_inst/ball_vy_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.005    game_inst/ball_vy_reg[21]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.045 r  game_inst/ball_vy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.046    game_inst/ball_vy_reg[25]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  game_inst/ball_vy_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.086    game_inst/ball_vy_reg[29]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.139 r  game_inst/ball_vy_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.139    game_inst/p_2_in[30]
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X2Y101         FDRE                                         r  game_inst/ball_vy_reg[30]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     0.046    game_inst/ball_vy_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[29]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[29]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game_inst/ball_y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.482ns (72.016%)  route 0.187ns (27.984%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y96          FDRE                                         r  game_inst/ball_y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/ball_y_reg_reg[15]/Q
                         net (fo=10, routed)          0.187    -0.229    game_inst/ball_y[15]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  game_inst/ball_y_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    game_inst/ball_y_reg[15]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.095 r  game_inst/ball_y_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    game_inst/ball_y_reg_reg[15]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  game_inst/ball_y_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    game_inst/ball_y_reg_reg[19]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  game_inst/ball_y_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.017    game_inst/ball_y_reg_reg[23]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  game_inst/ball_y_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.023    game_inst/ball_y_reg_reg[27]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.113 r  game_inst/ball_y_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.113    game_inst/ball_y_reg[31]
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.949    -0.706    game_inst/clk_out1
    SLICE_X0Y100         FDRE                                         r  game_inst/ball_y_reg_reg[31]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.114    -0.088    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.017    game_inst/ball_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.673    -0.474    game_inst/clk_out1
    SLICE_X7Y102         FDRE                                         r  game_inst/ball_x_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  game_inst/ball_x_reg_reg[31]/Q
                         net (fo=23, routed)          0.164    -0.169    game_inst/ball_x[31]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.124 r  game_inst/ball_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    game_inst/ball_x_reg[5]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C
                         clock pessimism              0.250    -0.458    
                         clock uncertainty            0.114    -0.343    
    SLICE_X5Y101         FDSE (Hold_fdse_C_D)         0.092    -0.251    game_inst/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.127    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.681ns  (logic 7.695ns (32.493%)  route 15.987ns (67.507%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.734    19.405    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548    22.953 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.953    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.543ns  (logic 7.696ns (32.690%)  route 15.847ns (67.310%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.594    19.265    VGA_G_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.549    22.814 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.814    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.405ns  (logic 7.708ns (32.934%)  route 15.697ns (67.066%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.444    19.115    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.561    22.676 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.676    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.258ns  (logic 7.711ns (33.155%)  route 15.547ns (66.845%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.294    18.965    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564    22.529 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.529    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.059ns  (logic 7.630ns (40.033%)  route 11.429ns (59.967%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.376    14.577    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562    18.139 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.139    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.919ns  (logic 7.630ns (40.331%)  route 11.289ns (59.669%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.236    14.437    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562    17.999 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.999    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.772ns  (logic 7.633ns (40.660%)  route 11.139ns (59.340%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.087    14.287    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    17.852 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.852    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.620ns  (logic 7.631ns (40.981%)  route 10.989ns (59.019%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.937    14.137    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    17.700 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.700    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.421ns  (logic 7.256ns (39.388%)  route 11.165ns (60.612%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.874     9.924    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.907    13.955    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    17.501 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.501    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.278ns  (logic 7.253ns (39.681%)  route 11.025ns (60.319%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.874     9.924    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.767    13.815    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    17.358 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.358    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.472ns (53.963%)  route 1.256ns (46.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.939     0.881    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.144 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.144    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.474ns (52.780%)  route 1.319ns (47.220%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.002     0.944    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.209 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.209    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.472ns (51.581%)  route 1.382ns (48.419%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.064     1.007    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.270 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.270    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.471ns (50.630%)  route 1.435ns (49.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.117     1.060    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     2.322 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.322    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.456ns (48.135%)  route 1.569ns (51.865%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.172     1.194    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     2.441 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.441    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.465ns (47.303%)  route 1.632ns (52.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.234     1.257    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.513 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.513    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.453ns (46.153%)  route 1.695ns (53.847%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.297     1.320    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.564 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.564    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.455ns (45.434%)  route 1.748ns (54.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.350     1.373    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     2.619 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.619    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.631ns  (logic 1.421ns (39.139%)  route 2.210ns (60.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.555    -0.592    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_inst/v_count_reg[3]/Q
                         net (fo=32, routed)          0.405    -0.046    vga_inst/pixel_y[3]
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.001 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.805     1.804    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     3.039 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     3.039    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.856ns  (logic 1.474ns (38.222%)  route 2.382ns (61.778%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.422     0.002    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.047 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.960     2.007    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.272 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.272    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.681ns  (logic 7.695ns (32.493%)  route 15.987ns (67.507%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.734    19.405    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548    22.953 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.953    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.543ns  (logic 7.696ns (32.690%)  route 15.847ns (67.310%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.594    19.265    VGA_G_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.549    22.814 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.814    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.405ns  (logic 7.708ns (32.934%)  route 15.697ns (67.066%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.444    19.115    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.561    22.676 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.676    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.258ns  (logic 7.711ns (33.155%)  route 15.547ns (66.845%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.738    -0.729    vga_inst/clk_out1
    SLICE_X22Y100        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  vga_inst/h_count_reg[0]/Q
                         net (fo=14, routed)          0.834     0.561    vga_inst/pixel_x[0]
    SLICE_X24Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.685 r  vga_inst/VGA_G_OBUF[3]_inst_i_247/O
                         net (fo=1, routed)           0.337     1.022    vga_inst/VGA_G_OBUF[3]_inst_i_247_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.602 r  vga_inst/VGA_G_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.602    vga_inst/VGA_G_OBUF[3]_inst_i_215_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.824 f  vga_inst/VGA_G_OBUF[3]_inst_i_177/O[0]
                         net (fo=2, routed)           0.674     2.498    vga_inst/VGA_G_OBUF[3]_inst_i_177_n_7
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     2.797 r  vga_inst/VGA_G_OBUF[3]_inst_i_256/O
                         net (fo=1, routed)           0.626     3.423    vga_inst/VGA_G_OBUF[3]_inst_i_256_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.021 r  vga_inst/VGA_G_OBUF[3]_inst_i_232/O[1]
                         net (fo=3, routed)           0.583     4.604    vga_inst/VGA_G_OBUF[3]_inst_i_232_n_6
    SLICE_X25Y104        LUT3 (Prop_lut3_I0_O)        0.299     4.903 r  vga_inst/VGA_G_OBUF[3]_inst_i_196/O
                         net (fo=4, routed)           1.042     5.945    vga_inst/VGA_G_OBUF[3]_inst_i_196_n_0
    SLICE_X24Y100        LUT5 (Prop_lut5_I0_O)        0.355     6.300 r  vga_inst/VGA_G_OBUF[3]_inst_i_131/O
                         net (fo=31, routed)          2.432     8.732    vga_inst/VGA_G_OBUF[3]_inst_i_131_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.326     9.058 r  vga_inst/VGA_G_OBUF[3]_inst_i_151/O
                         net (fo=3, routed)           0.982    10.040    vga_inst/VGA_G_OBUF[3]_inst_i_151_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124    10.164 r  vga_inst/VGA_G_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    10.164    vga_inst/VGA_G_OBUF[3]_inst_i_97_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.381 r  vga_inst/VGA_G_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.965    11.346    vga_inst/renderer_inst/FONT_ROM[0][0][2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.645 r  vga_inst/VGA_G_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.509    12.154    vga_inst/VGA_G_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.278 f  vga_inst/VGA_G_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.269    13.547    vga_inst/VGA_G_OBUF[3]_inst_i_4_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.294    18.965    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564    22.529 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.529    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.059ns  (logic 7.630ns (40.033%)  route 11.429ns (59.967%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.376    14.577    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562    18.139 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.139    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.919ns  (logic 7.630ns (40.331%)  route 11.289ns (59.669%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.236    14.437    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562    17.999 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.999    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.772ns  (logic 7.633ns (40.660%)  route 11.139ns (59.340%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.087    14.287    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    17.852 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.852    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.620ns  (logic 7.631ns (40.981%)  route 10.989ns (59.019%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966    10.016    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.166 r  vga_inst/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.703    10.869    vga_inst/VGA_B_OBUF[3]_inst_i_3_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.332    11.201 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.937    14.137    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    17.700 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.700    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.421ns  (logic 7.256ns (39.388%)  route 11.165ns (60.612%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.874     9.924    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.907    13.955    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    17.501 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.501    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.278ns  (logic 7.253ns (39.681%)  route 11.025ns (60.319%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.547    -0.920    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  vga_inst/v_count_reg[4]/Q
                         net (fo=36, routed)          1.880     1.416    vga_inst/pixel_y[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.566 r  vga_inst/VGA_B_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.824     2.390    vga_inst/VGA_B_OBUF[3]_inst_i_92_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.326     2.716 r  vga_inst/VGA_B_OBUF[3]_inst_i_60/O
                         net (fo=2, routed)           0.887     3.603    vga_inst/VGA_B_OBUF[3]_inst_i_60_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.727 r  vga_inst/VGA_B_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000     3.727    vga_inst/VGA_B_OBUF[3]_inst_i_64_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.367 r  vga_inst/VGA_B_OBUF[3]_inst_i_34/O[3]
                         net (fo=2, routed)           0.700     5.067    vga_inst/VGA_B_OBUF[3]_inst_i_34_n_4
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.620 r  vga_inst/VGA_B_OBUF[3]_inst_i_33/O[0]
                         net (fo=1, routed)           1.134     6.754    vga_inst/VGA_B_OBUF[3]_inst_i_33_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.053 r  vga_inst/VGA_B_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.053    vga_inst/VGA_B_OBUF[3]_inst_i_13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.454 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.454    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 f  vga_inst/VGA_B_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, routed)           0.959     8.747    vga_inst/VGA_B_OBUF[3]_inst_i_6_n_6
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.303     9.050 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.874     9.924    vga_inst/renderer_inst/pixel_in_midline
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.767    13.815    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    17.358 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.358    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.472ns (53.963%)  route 1.256ns (46.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.939     0.881    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.144 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.144    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.474ns (52.780%)  route 1.319ns (47.220%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.002     0.944    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.209 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.209    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.472ns (51.581%)  route 1.382ns (48.419%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.064     1.007    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.270 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.270    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.471ns (50.630%)  route 1.435ns (49.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.317    -0.103    vga_inst/game_running
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.045    -0.058 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.117     1.060    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     2.322 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.322    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.456ns (48.135%)  route 1.569ns (51.865%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.172     1.194    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     2.441 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.441    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.465ns (47.303%)  route 1.632ns (52.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.234     1.257    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.513 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.513    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.453ns (46.153%)  route 1.695ns (53.847%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.297     1.320    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.564 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.564    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.455ns (45.434%)  route 1.748ns (54.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.398    -0.023    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.350     1.373    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     2.619 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.619    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.631ns  (logic 1.421ns (39.139%)  route 2.210ns (60.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.555    -0.592    vga_inst/clk_out1
    SLICE_X28Y86         FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_inst/v_count_reg[3]/Q
                         net (fo=32, routed)          0.405    -0.046    vga_inst/pixel_y[3]
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.001 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.805     1.804    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     3.039 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     3.039    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.856ns  (logic 1.474ns (38.222%)  route 2.382ns (61.778%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563    -0.584    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  game_running_reg/Q
                         net (fo=3, routed)           0.422     0.002    vga_inst/game_running
    SLICE_X15Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.047 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.960     2.007    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.272 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.272    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.742ns  (logic 1.789ns (20.463%)  route 6.953ns (79.537%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.044     8.618    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  game_inst/ball_vx[21]_i_1/O
                         net (fo=1, routed)           0.000     8.742    game_inst/p_1_in[21]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[21]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.700ns  (logic 1.789ns (20.562%)  route 6.911ns (79.438%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.002     8.576    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  game_inst/ball_vx[13]_i_1/O
                         net (fo=1, routed)           0.000     8.700    game_inst/p_1_in[13]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.789ns (20.685%)  route 6.860ns (79.315%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.950     8.524    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.648 r  game_inst/ball_vx[29]_i_1/O
                         net (fo=1, routed)           0.000     8.648    game_inst/p_1_in[29]
    SLICE_X9Y103         FDRE                                         r  game_inst/ball_vx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X9Y103         FDRE                                         r  game_inst/ball_vx_reg[29]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.647ns  (logic 1.789ns (20.687%)  route 6.858ns (79.313%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.949     8.523    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.647 r  game_inst/ball_vx[3]_i_1/O
                         net (fo=1, routed)           0.000     8.647    game_inst/p_1_in[3]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.625ns  (logic 1.789ns (20.740%)  route 6.836ns (79.260%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.927     8.501    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.625 r  game_inst/ball_vx[8]_i_1/O
                         net (fo=1, routed)           0.000     8.625    game_inst/p_1_in[8]
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.620ns  (logic 1.789ns (20.752%)  route 6.831ns (79.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.922     8.496    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  game_inst/ball_vx[10]_i_1/O
                         net (fo=1, routed)           0.000     8.620    game_inst/p_1_in[10]
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.789ns (20.773%)  route 6.823ns (79.227%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.914     8.488    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  game_inst/ball_vx[7]_i_1/O
                         net (fo=1, routed)           0.000     8.612    game_inst/p_1_in[7]
    SLICE_X11Y103        FDRE                                         r  game_inst/ball_vx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X11Y103        FDRE                                         r  game_inst/ball_vx_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.591ns  (logic 1.789ns (20.822%)  route 6.803ns (79.178%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.893     8.467    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  game_inst/ball_vx[27]_i_1/O
                         net (fo=1, routed)           0.000     8.591    game_inst/p_1_in[27]
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.789ns (20.832%)  route 6.798ns (79.168%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.889     8.463    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  game_inst/ball_vx[25]_i_1/O
                         net (fo=1, routed)           0.000     8.587    game_inst/p_1_in[25]
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.789ns (20.833%)  route 6.798ns (79.167%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.889     8.463    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  game_inst/ball_vx[19]_i_1/O
                         net (fo=1, routed)           0.000     8.587    game_inst/p_1_in[19]
    SLICE_X8Y104         FDRE                                         r  game_inst/ball_vx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y104         FDRE                                         r  game_inst/ball_vx_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.308ns (24.581%)  route 0.945ns (75.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.945     1.254    game_inst/SW_IBUF[0]
    SLICE_X5Y101         FDRE                                         r  game_inst/ball_x_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDRE                                         r  game_inst/ball_x_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.308ns (24.581%)  route 0.945ns (75.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.945     1.254    game_inst/SW_IBUF[0]
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.353ns (25.916%)  route 1.010ns (74.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          1.010     1.318    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.363 r  game_inst/ball_vy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.363    game_inst/ball_vy[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  game_inst/ball_vy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  game_inst/ball_vy_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[20]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[21]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.235ns (16.563%)  route 1.183ns (83.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.183     1.418    BTN_IBUF[0]
    SLICE_X8Y99          FDRE                                         r  game_running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.833    -0.822    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.235ns (16.034%)  route 1.230ns (83.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.230     1.464    BTN_IBUF[0]
    SLICE_X8Y99          FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.833    -0.822    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.353ns (24.100%)  route 1.112ns (75.900%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.219     1.465    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  game_inst/ball_vy_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y99          FDRE                                         r  game_inst/ball_vy_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.742ns  (logic 1.789ns (20.463%)  route 6.953ns (79.537%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.044     8.618    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  game_inst/ball_vx[21]_i_1/O
                         net (fo=1, routed)           0.000     8.742    game_inst/p_1_in[21]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[21]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.700ns  (logic 1.789ns (20.562%)  route 6.911ns (79.438%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.002     8.576    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  game_inst/ball_vx[13]_i_1/O
                         net (fo=1, routed)           0.000     8.700    game_inst/p_1_in[13]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.789ns (20.685%)  route 6.860ns (79.315%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.950     8.524    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.648 r  game_inst/ball_vx[29]_i_1/O
                         net (fo=1, routed)           0.000     8.648    game_inst/p_1_in[29]
    SLICE_X9Y103         FDRE                                         r  game_inst/ball_vx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X9Y103         FDRE                                         r  game_inst/ball_vx_reg[29]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.647ns  (logic 1.789ns (20.687%)  route 6.858ns (79.313%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.949     8.523    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.647 r  game_inst/ball_vx[3]_i_1/O
                         net (fo=1, routed)           0.000     8.647    game_inst/p_1_in[3]
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y101         FDRE                                         r  game_inst/ball_vx_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.625ns  (logic 1.789ns (20.740%)  route 6.836ns (79.260%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.927     8.501    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.625 r  game_inst/ball_vx[8]_i_1/O
                         net (fo=1, routed)           0.000     8.625    game_inst/p_1_in[8]
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.620ns  (logic 1.789ns (20.752%)  route 6.831ns (79.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.922     8.496    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  game_inst/ball_vx[10]_i_1/O
                         net (fo=1, routed)           0.000     8.620    game_inst/p_1_in[10]
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.613    -1.338    game_inst/clk_out1
    SLICE_X9Y102         FDRE                                         r  game_inst/ball_vx_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.789ns (20.773%)  route 6.823ns (79.227%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.914     8.488    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  game_inst/ball_vx[7]_i_1/O
                         net (fo=1, routed)           0.000     8.612    game_inst/p_1_in[7]
    SLICE_X11Y103        FDRE                                         r  game_inst/ball_vx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X11Y103        FDRE                                         r  game_inst/ball_vx_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.591ns  (logic 1.789ns (20.822%)  route 6.803ns (79.178%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.893     8.467    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  game_inst/ball_vx[27]_i_1/O
                         net (fo=1, routed)           0.000     8.591    game_inst/p_1_in[27]
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[27]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.789ns (20.832%)  route 6.798ns (79.168%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.889     8.463    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  game_inst/ball_vx[25]_i_1/O
                         net (fo=1, routed)           0.000     8.587    game_inst/p_1_in[25]
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  game_inst/ball_vx_reg[25]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.789ns (20.833%)  route 6.798ns (79.167%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          5.909     7.450    game_inst/SW_IBUF[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.889     8.463    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  game_inst/ball_vx[19]_i_1/O
                         net (fo=1, routed)           0.000     8.587    game_inst/p_1_in[19]
    SLICE_X8Y104         FDRE                                         r  game_inst/ball_vx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         1.612    -1.339    game_inst/clk_out1
    SLICE_X8Y104         FDRE                                         r  game_inst/ball_vx_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.308ns (24.581%)  route 0.945ns (75.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.945     1.254    game_inst/SW_IBUF[0]
    SLICE_X5Y101         FDRE                                         r  game_inst/ball_x_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDRE                                         r  game_inst/ball_x_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.308ns (24.581%)  route 0.945ns (75.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.945     1.254    game_inst/SW_IBUF[0]
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.947    -0.708    game_inst/clk_out1
    SLICE_X5Y101         FDSE                                         r  game_inst/ball_x_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.353ns (25.916%)  route 1.010ns (74.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          1.010     1.318    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.363 r  game_inst/ball_vy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.363    game_inst/ball_vy[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  game_inst/ball_vy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  game_inst/ball_vy_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[20]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.353ns (25.011%)  route 1.059ns (74.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.165     1.412    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  game_inst/ball_vy_reg[21]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.235ns (16.563%)  route 1.183ns (83.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.183     1.418    BTN_IBUF[0]
    SLICE_X8Y99          FDRE                                         r  game_running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.833    -0.822    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.235ns (16.034%)  route 1.230ns (83.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.230     1.464    BTN_IBUF[0]
    SLICE_X8Y99          FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.833    -0.822    pxl_clk
    SLICE_X8Y99          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.353ns (24.100%)  route 1.112ns (75.900%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=47, routed)          0.893     1.202    game_inst/SW_IBUF[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.247 r  game_inst/ball_vy[31]_i_1/O
                         net (fo=29, routed)          0.219     1.465    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  game_inst/ball_vy_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863    -0.792    game_inst/clk_out1
    SLICE_X2Y99          FDRE                                         r  game_inst/ball_vy_reg[22]/C





