// Seed: 1737707087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd58
) (
    id_1
);
  output wire id_1;
  logic _id_2;
  wire  _id_3;
  assign id_1 = !1;
  assign id_2 = id_2;
  wire [id_2 : -1  ?  -1 : id_3] id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  logic id_6;
endmodule
