Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 24 16:18:34 2020
| Host         : LAPTOP-4D2HJSO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MovingSquare_wrapper_timing_summary_routed.rpt -pb MovingSquare_wrapper_timing_summary_routed.pb -rpx MovingSquare_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MovingSquare_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/Delay1Pulse1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endx_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MovingSquare_i/X_Y_Values_0/U0/endy_RnM/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.426        0.000                      0                  168        0.034        0.000                      0                  168        2.000        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
CLK                                    {0.000 4.000}        8.000           125.000         
  clk_out1_VGA_Controller_clk_wiz_0_0  {0.000 6.739}        13.477          74.200          
  clkfbout_VGA_Controller_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_VGA_Controller_clk_wiz_0_0        7.426        0.000                      0                  168        0.034        0.000                      0                  168        6.239        0.000                       0                   204  
  clkfbout_VGA_Controller_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_Controller_clk_wiz_0_0
  To Clock:  clk_out1_VGA_Controller_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.402ns (25.968%)  route 3.997ns (74.032%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 11.786 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.665     4.334    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.478    11.786    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.600    12.386    
                         clock uncertainty           -0.102    12.283    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    11.759    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.402ns (25.968%)  route 3.997ns (74.032%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 11.786 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.665     4.334    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.478    11.786    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.600    12.386    
                         clock uncertainty           -0.102    12.283    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    11.759    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.402ns (25.968%)  route 3.997ns (74.032%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 11.786 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.665     4.334    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.478    11.786    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.600    12.386    
                         clock uncertainty           -0.102    12.283    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    11.759    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.402ns (25.968%)  route 3.997ns (74.032%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 11.786 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.665     4.334    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.478    11.786    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y57         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.600    12.386    
                         clock uncertainty           -0.102    12.283    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    11.759    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.343ns (24.570%)  route 4.123ns (75.430%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 11.804 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.669    -1.047    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=19, routed)          1.464     0.873    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/A[7]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.997 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.997    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.398 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 f  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.758     2.269    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ_INST_0/O
                         net (fo=18, routed)          0.759     3.152    MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/B
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.276 r  MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/O_INST_0/O
                         net (fo=16, routed)          1.143     4.419    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.495    11.804    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.600    12.404    
                         clock uncertainty           -0.102    12.301    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    11.872    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.343ns (24.570%)  route 4.123ns (75.430%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 11.804 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.669    -1.047    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=19, routed)          1.464     0.873    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/A[7]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.997 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.997    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.398 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 f  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.758     2.269    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ_INST_0/O
                         net (fo=18, routed)          0.759     3.152    MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/B
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.276 r  MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/O_INST_0/O
                         net (fo=16, routed)          1.143     4.419    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.495    11.804    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.600    12.404    
                         clock uncertainty           -0.102    12.301    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    11.872    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.343ns (24.570%)  route 4.123ns (75.430%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 11.804 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.669    -1.047    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=19, routed)          1.464     0.873    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/A[7]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.997 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.997    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.398 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 f  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.758     2.269    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ_INST_0/O
                         net (fo=18, routed)          0.759     3.152    MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/B
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.276 r  MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/O_INST_0/O
                         net (fo=16, routed)          1.143     4.419    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.495    11.804    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.600    12.404    
                         clock uncertainty           -0.102    12.301    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    11.872    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.343ns (24.570%)  route 4.123ns (75.430%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 11.804 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.669    -1.047    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=19, routed)          1.464     0.873    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/A[7]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.997 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.997    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.398 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 f  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.758     2.269    MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  MovingSquare_i/VGA_Controller_0/U0/H_comps_0/U0/totalHorMin1_EQ/U0/EQ_INST_0/O
                         net (fo=18, routed)          0.759     3.152    MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/B
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.276 r  MovingSquare_i/VGA_Controller_0/U0/CLR_PXL_CNT/O_INST_0/O
                         net (fo=16, routed)          1.143     4.419    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.495    11.804    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y46         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.600    12.404    
                         clock uncertainty           -0.102    12.301    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    11.872    MovingSquare_i/VGA_Controller_0/U0/PXL_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.402ns (26.669%)  route 3.855ns (73.331%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 11.787 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.523     4.192    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y56         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.479    11.787    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y56         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.600    12.387    
                         clock uncertainty           -0.102    12.284    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    11.760    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@13.477ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.402ns (26.669%)  route 3.855ns (73.331%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 11.787 - 13.477 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.651    -1.065    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y55         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=20, routed)          2.101     1.553    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/A[4]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.677    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_i_6_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.075 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.189 f  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1_carry__0/CO[3]
                         net (fo=1, routed)           0.759     2.948    MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ1
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  MovingSquare_i/VGA_Controller_0/U0/V_comps_0/U0/TotalVerMin1EQ/U0/EQ_INST_0/O
                         net (fo=1, routed)           0.473     3.545    MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/A
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  MovingSquare_i/VGA_Controller_0/U0/CLR_Line_CNT/O_INST_0/O
                         net (fo=16, routed)          0.523     4.192    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X42Y56         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                     13.477    13.477 r  
    H16                                               0.000    13.477 r  CLK (IN)
                         net (fo=0)                   0.000    13.477    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.857 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.019    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.205 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.217    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.308 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         1.479    11.787    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y56         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.600    12.387    
                         clock uncertainty           -0.102    12.284    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    11.760    MovingSquare_i/VGA_Controller_0/U0/Line_Counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  7.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.171%)  route 0.160ns (38.829%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 f  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.373    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.328    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.262 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.262    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.296    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.285ns (64.051%)  route 0.160ns (35.949%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 f  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.373    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.328    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.229 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.229    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.296    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.478%)  route 0.189ns (42.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.189    -0.344    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.229 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.229    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.296    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.265ns (60.274%)  route 0.175ns (39.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.563    -0.669    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.353    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.229 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.229    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.825    -0.915    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.290ns (59.806%)  route 0.195ns (40.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=4, routed)           0.195    -0.339    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.190 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.190    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.134    -0.267    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.250ns (49.930%)  route 0.251ns (50.070%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y51         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=3, routed)           0.251    -0.283    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[15]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.174 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.174    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X46Y48         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y48         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134    -0.267    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.252ns (49.863%)  route 0.253ns (50.137%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=4, routed)           0.253    -0.280    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.169 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.169    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.134    -0.267    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.311ns (61.475%)  route 0.195ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=4, routed)           0.195    -0.339    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170    -0.169 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.169    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y47         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.134    -0.267    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.658%)  route 0.189ns (39.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.557    -0.674    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVer/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.189    -0.344    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.193 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.193    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.830    -0.910    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.296    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalVerMin1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_Controller_clk_wiz_0_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_VGA_Controller_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_Controller_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.298ns (63.047%)  route 0.175ns (36.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.563    -0.669    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y49         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.353    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    -0.196 r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.196    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_Controller_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_in1_VGA_Controller_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clk_out1_VGA_Controller_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=202, routed)         0.825    -0.915    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y50         FDRE                                         r  MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFPplusHSync/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_VGA_Controller_clk_wiz_0_0
Waveform(ns):       { 0.000 6.739 }
Period(ns):         13.477
Sources:            { MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.477      11.322     BUFGCTRL_X0Y16   MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.477      12.228     MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X41Y50     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X41Y50     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X41Y47     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X41Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X41Y49     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X46Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.477      199.883    MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y47     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y49     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y46     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y46     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y46     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y50     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y50     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y47     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X41Y49     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/SWplusHorFP/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y48     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y45     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X46Y46     MovingSquare_i/VGA_Controller_0/U0/Adders_0/U0/TotalHor/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Controller_clk_wiz_0_0
  To Clock:  clkfbout_VGA_Controller_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Controller_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  MovingSquare_i/VGA_Controller_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



