// Seed: 571219190
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13(-1),
        .id_14(-1),
        .id_15(-1)
    ),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_26 = id_29 < id_8 - id_25;
  logic id_30;
  ;
  wire id_31;
endmodule
module module_1 #(
    parameter id_24 = 32'd77,
    parameter id_29 = 32'd85,
    parameter id_33 = 32'd36
) (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_40,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    output wand id_13,
    output tri0 id_14,
    input wand id_15,
    output wor id_16,
    output tri0 id_17,
    inout wire id_18,
    output supply0 id_19,
    input tri id_20,
    input tri1 id_21,
    input uwire id_22,
    input wire id_23,
    input wand _id_24,
    output tri0 id_25,
    input tri id_26,
    input uwire id_27,
    input tri0 id_28,
    input wor _id_29,
    input tri0 id_30,
    output wand id_31,
    input supply0 id_32,
    input wor _id_33,
    output tri1 id_34,
    output wand id_35,
    output uwire id_36,
    output tri1 id_37,
    input wire id_38
);
  assign id_9 = id_26;
  logic [id_33 : id_24] id_41;
  ;
  genvar id_42;
  logic \id_43 ;
  module_0 modCall_1 (
      id_41,
      \id_43 ,
      id_41,
      \id_43 ,
      id_40,
      id_40,
      id_41,
      id_41,
      id_40,
      id_41,
      id_40,
      id_40,
      id_41,
      \id_43 ,
      \id_43 ,
      \id_43 ,
      id_41,
      \id_43 ,
      \id_43 ,
      \id_43 ,
      id_40,
      id_40,
      \id_43 ,
      id_40,
      id_40,
      id_40
  );
  logic [1 : -1] id_44;
  assign id_13 = id_30;
  wire [id_29 : 1] id_45 = id_20;
  logic id_46;
  always begin : LABEL_0
    id_42 = id_27;
  end
  tri1 id_47 = -1;
endmodule
