;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/7/2018 2:29:50 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x027D0000  	637
0x0008	0x02510000  	593
0x000C	0x02510000  	593
0x0010	0x02510000  	593
0x0014	0x02510000  	593
0x0018	0x02510000  	593
0x001C	0x02510000  	593
0x0020	0x02510000  	593
0x0024	0x02510000  	593
0x0028	0x02510000  	593
0x002C	0x02510000  	593
0x0030	0x02510000  	593
0x0034	0x02510000  	593
0x0038	0x02510000  	593
0x003C	0x02510000  	593
0x0040	0x02510000  	593
0x0044	0x02510000  	593
0x0048	0x02510000  	593
0x004C	0x02510000  	593
0x0050	0x02510000  	593
0x0054	0x02510000  	593
0x0058	0x02510000  	593
0x005C	0x02510000  	593
0x0060	0x02510000  	593
0x0064	0x02510000  	593
0x0068	0x02510000  	593
0x006C	0x02510000  	593
0x0070	0x02510000  	593
0x0074	0x02510000  	593
0x0078	0x02510000  	593
0x007C	0x02510000  	593
0x0080	0x02510000  	593
0x0084	0x02510000  	593
0x0088	0x02510000  	593
0x008C	0x02510000  	593
0x0090	0x02510000  	593
0x0094	0x02510000  	593
0x0098	0x02510000  	593
0x009C	0x02510000  	593
0x00A0	0x02510000  	593
0x00A4	0x02510000  	593
0x00A8	0x02510000  	593
0x00AC	0x02510000  	593
0x00B0	0x02510000  	593
0x00B4	0x02510000  	593
0x00B8	0x02510000  	593
0x00BC	0x02510000  	593
0x00C0	0x02510000  	593
0x00C4	0x02510000  	593
0x00C8	0x02510000  	593
0x00CC	0x02510000  	593
0x00D0	0x02510000  	593
0x00D4	0x02510000  	593
0x00D8	0x02510000  	593
0x00DC	0x02510000  	593
0x00E0	0x02510000  	593
0x00E4	0x02510000  	593
0x00E8	0x02510000  	593
0x00EC	0x02510000  	593
0x00F0	0x02510000  	593
0x00F4	0x02510000  	593
0x00F8	0x02510000  	593
0x00FC	0x02510000  	593
0x0100	0x02510000  	593
0x0104	0x02510000  	593
0x0108	0x02510000  	593
0x010C	0x02510000  	593
0x0110	0x02510000  	593
0x0114	0x02510000  	593
0x0118	0x02510000  	593
0x011C	0x02510000  	593
0x0120	0x02510000  	593
0x0124	0x02510000  	593
0x0128	0x02510000  	593
0x012C	0x02510000  	593
0x0130	0x02510000  	593
0x0134	0x02510000  	593
0x0138	0x02510000  	593
0x013C	0x02510000  	593
0x0140	0x02510000  	593
0x0144	0x02510000  	593
0x0148	0x02510000  	593
0x014C	0x02510000  	593
0x0150	0x02510000  	593
0x0154	0x02510000  	593
0x0158	0x02510000  	593
0x015C	0x02510000  	593
0x0160	0x02510000  	593
0x0164	0x02510000  	593
0x0168	0x02510000  	593
0x016C	0x02510000  	593
0x0170	0x02510000  	593
0x0174	0x02510000  	593
0x0178	0x02510000  	593
0x017C	0x02510000  	593
0x0180	0x02510000  	593
0x0184	0x02510000  	593
; end of ____SysVT
_main:
;BlinkLED.c, 1 :: 		void main() {
0x027C	0xF000F808  BL	656
0x0280	0xF7FFFFD0  BL	548
0x0284	0xF000F9B4  BL	1520
0x0288	0xF7FFFFE6  BL	600
;BlinkLED.c, 3 :: 		}
L_end_main:
L__main_end_loop:
0x028C	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x01E8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x01EA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x01EE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x01F2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x01F6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x01F8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x01FC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x01FE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0200	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0202	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0206	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x020A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x020C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0210	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0212	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0214	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0218	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x021C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x021E	0xB001    ADD	SP, SP, #4
0x0220	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0188	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x018A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x018E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0192	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0196	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x0290	0xB082    SUB	SP, SP, #8
0x0292	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0296	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0298	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x029A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x029C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x029E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x02A0	0x2803    CMP	R0, #3
0x02A2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x02A6	0x4893    LDR	R0, [PC, #588]
0x02A8	0x4281    CMP	R1, R0
0x02AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x02AC	0x4892    LDR	R0, [PC, #584]
0x02AE	0x6800    LDR	R0, [R0, #0]
0x02B0	0xF0400105  ORR	R1, R0, #5
0x02B4	0x4890    LDR	R0, [PC, #576]
0x02B6	0x6001    STR	R1, [R0, #0]
0x02B8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02BA	0x4890    LDR	R0, [PC, #576]
0x02BC	0x4281    CMP	R1, R0
0x02BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x02C0	0x488D    LDR	R0, [PC, #564]
0x02C2	0x6800    LDR	R0, [R0, #0]
0x02C4	0xF0400104  ORR	R1, R0, #4
0x02C8	0x488B    LDR	R0, [PC, #556]
0x02CA	0x6001    STR	R1, [R0, #0]
0x02CC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02CE	0x488C    LDR	R0, [PC, #560]
0x02D0	0x4281    CMP	R1, R0
0x02D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x02D4	0x4888    LDR	R0, [PC, #544]
0x02D6	0x6800    LDR	R0, [R0, #0]
0x02D8	0xF0400103  ORR	R1, R0, #3
0x02DC	0x4886    LDR	R0, [PC, #536]
0x02DE	0x6001    STR	R1, [R0, #0]
0x02E0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02E2	0xF64E2060  MOVW	R0, #60000
0x02E6	0x4281    CMP	R1, R0
0x02E8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x02EA	0x4883    LDR	R0, [PC, #524]
0x02EC	0x6800    LDR	R0, [R0, #0]
0x02EE	0xF0400102  ORR	R1, R0, #2
0x02F2	0x4881    LDR	R0, [PC, #516]
0x02F4	0x6001    STR	R1, [R0, #0]
0x02F6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x02F8	0xF2475030  MOVW	R0, #30000
0x02FC	0x4281    CMP	R1, R0
0x02FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0300	0x487D    LDR	R0, [PC, #500]
0x0302	0x6800    LDR	R0, [R0, #0]
0x0304	0xF0400101  ORR	R1, R0, #1
0x0308	0x487B    LDR	R0, [PC, #492]
0x030A	0x6001    STR	R1, [R0, #0]
0x030C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x030E	0x487A    LDR	R0, [PC, #488]
0x0310	0x6801    LDR	R1, [R0, #0]
0x0312	0xF06F0007  MVN	R0, #7
0x0316	0x4001    ANDS	R1, R0
0x0318	0x4877    LDR	R0, [PC, #476]
0x031A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x031C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x031E	0x2802    CMP	R0, #2
0x0320	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0324	0x4877    LDR	R0, [PC, #476]
0x0326	0x4281    CMP	R1, R0
0x0328	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x032A	0x4873    LDR	R0, [PC, #460]
0x032C	0x6800    LDR	R0, [R0, #0]
0x032E	0xF0400106  ORR	R1, R0, #6
0x0332	0x4871    LDR	R0, [PC, #452]
0x0334	0x6001    STR	R1, [R0, #0]
0x0336	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0338	0x4870    LDR	R0, [PC, #448]
0x033A	0x4281    CMP	R1, R0
0x033C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x033E	0x486E    LDR	R0, [PC, #440]
0x0340	0x6800    LDR	R0, [R0, #0]
0x0342	0xF0400105  ORR	R1, R0, #5
0x0346	0x486C    LDR	R0, [PC, #432]
0x0348	0x6001    STR	R1, [R0, #0]
0x034A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x034C	0x486E    LDR	R0, [PC, #440]
0x034E	0x4281    CMP	R1, R0
0x0350	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x0352	0x4869    LDR	R0, [PC, #420]
0x0354	0x6800    LDR	R0, [R0, #0]
0x0356	0xF0400104  ORR	R1, R0, #4
0x035A	0x4867    LDR	R0, [PC, #412]
0x035C	0x6001    STR	R1, [R0, #0]
0x035E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0360	0x486A    LDR	R0, [PC, #424]
0x0362	0x4281    CMP	R1, R0
0x0364	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0366	0x4864    LDR	R0, [PC, #400]
0x0368	0x6800    LDR	R0, [R0, #0]
0x036A	0xF0400103  ORR	R1, R0, #3
0x036E	0x4862    LDR	R0, [PC, #392]
0x0370	0x6001    STR	R1, [R0, #0]
0x0372	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0374	0xF64B3080  MOVW	R0, #48000
0x0378	0x4281    CMP	R1, R0
0x037A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x037C	0x485E    LDR	R0, [PC, #376]
0x037E	0x6800    LDR	R0, [R0, #0]
0x0380	0xF0400102  ORR	R1, R0, #2
0x0384	0x485C    LDR	R0, [PC, #368]
0x0386	0x6001    STR	R1, [R0, #0]
0x0388	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x038A	0xF64550C0  MOVW	R0, #24000
0x038E	0x4281    CMP	R1, R0
0x0390	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x0392	0x4859    LDR	R0, [PC, #356]
0x0394	0x6800    LDR	R0, [R0, #0]
0x0396	0xF0400101  ORR	R1, R0, #1
0x039A	0x4857    LDR	R0, [PC, #348]
0x039C	0x6001    STR	R1, [R0, #0]
0x039E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x03A0	0x4855    LDR	R0, [PC, #340]
0x03A2	0x6801    LDR	R1, [R0, #0]
0x03A4	0xF06F0007  MVN	R0, #7
0x03A8	0x4001    ANDS	R1, R0
0x03AA	0x4853    LDR	R0, [PC, #332]
0x03AC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x03AE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x03B0	0x2801    CMP	R0, #1
0x03B2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x03B6	0x4851    LDR	R0, [PC, #324]
0x03B8	0x4281    CMP	R1, R0
0x03BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x03BC	0x484E    LDR	R0, [PC, #312]
0x03BE	0x6800    LDR	R0, [R0, #0]
0x03C0	0xF0400107  ORR	R1, R0, #7
0x03C4	0x484C    LDR	R0, [PC, #304]
0x03C6	0x6001    STR	R1, [R0, #0]
0x03C8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03CA	0x4851    LDR	R0, [PC, #324]
0x03CC	0x4281    CMP	R1, R0
0x03CE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x03D0	0x4849    LDR	R0, [PC, #292]
0x03D2	0x6800    LDR	R0, [R0, #0]
0x03D4	0xF0400106  ORR	R1, R0, #6
0x03D8	0x4847    LDR	R0, [PC, #284]
0x03DA	0x6001    STR	R1, [R0, #0]
0x03DC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03DE	0x4848    LDR	R0, [PC, #288]
0x03E0	0x4281    CMP	R1, R0
0x03E2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x03E4	0x4844    LDR	R0, [PC, #272]
0x03E6	0x6800    LDR	R0, [R0, #0]
0x03E8	0xF0400105  ORR	R1, R0, #5
0x03EC	0x4842    LDR	R0, [PC, #264]
0x03EE	0x6001    STR	R1, [R0, #0]
0x03F0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03F2	0x4846    LDR	R0, [PC, #280]
0x03F4	0x4281    CMP	R1, R0
0x03F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x03F8	0x483F    LDR	R0, [PC, #252]
0x03FA	0x6800    LDR	R0, [R0, #0]
0x03FC	0xF0400104  ORR	R1, R0, #4
0x0400	0x483D    LDR	R0, [PC, #244]
0x0402	0x6001    STR	R1, [R0, #0]
0x0404	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0406	0xF24D20F0  MOVW	R0, #54000
0x040A	0x4281    CMP	R1, R0
0x040C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x040E	0x483A    LDR	R0, [PC, #232]
0x0410	0x6800    LDR	R0, [R0, #0]
0x0412	0xF0400103  ORR	R1, R0, #3
0x0416	0x4838    LDR	R0, [PC, #224]
0x0418	0x6001    STR	R1, [R0, #0]
0x041A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x041C	0xF64840A0  MOVW	R0, #36000
0x0420	0x4281    CMP	R1, R0
0x0422	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x0424	0x4834    LDR	R0, [PC, #208]
0x0426	0x6800    LDR	R0, [R0, #0]
0x0428	0xF0400102  ORR	R1, R0, #2
0x042C	0x4832    LDR	R0, [PC, #200]
0x042E	0x6001    STR	R1, [R0, #0]
0x0430	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0432	0xF2446050  MOVW	R0, #18000
0x0436	0x4281    CMP	R1, R0
0x0438	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x043A	0x482F    LDR	R0, [PC, #188]
0x043C	0x6800    LDR	R0, [R0, #0]
0x043E	0xF0400101  ORR	R1, R0, #1
0x0442	0x482D    LDR	R0, [PC, #180]
0x0444	0x6001    STR	R1, [R0, #0]
0x0446	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0448	0x482B    LDR	R0, [PC, #172]
0x044A	0x6801    LDR	R1, [R0, #0]
0x044C	0xF06F0007  MVN	R0, #7
0x0450	0x4001    ANDS	R1, R0
0x0452	0x4829    LDR	R0, [PC, #164]
0x0454	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0456	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0458	0x2800    CMP	R0, #0
0x045A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x045E	0x482D    LDR	R0, [PC, #180]
0x0460	0x4281    CMP	R1, R0
0x0462	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0464	0x4824    LDR	R0, [PC, #144]
0x0466	0x6800    LDR	R0, [R0, #0]
0x0468	0xF0400107  ORR	R1, R0, #7
0x046C	0x4822    LDR	R0, [PC, #136]
0x046E	0x6001    STR	R1, [R0, #0]
0x0470	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0472	0x4825    LDR	R0, [PC, #148]
0x0474	0x4281    CMP	R1, R0
0x0476	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0478	0x481F    LDR	R0, [PC, #124]
0x047A	0x6800    LDR	R0, [R0, #0]
0x047C	0xF0400106  ORR	R1, R0, #6
0x0480	0x481D    LDR	R0, [PC, #116]
0x0482	0x6001    STR	R1, [R0, #0]
0x0484	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0486	0x4824    LDR	R0, [PC, #144]
0x0488	0x4281    CMP	R1, R0
0x048A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x048C	0x481A    LDR	R0, [PC, #104]
0x048E	0x6800    LDR	R0, [R0, #0]
0x0490	0xF0400105  ORR	R1, R0, #5
0x0494	0x4818    LDR	R0, [PC, #96]
0x0496	0x6001    STR	R1, [R0, #0]
0x0498	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x049A	0xF5B14F7A  CMP	R1, #64000
0x049E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x04A0	0x4815    LDR	R0, [PC, #84]
0x04A2	0x6800    LDR	R0, [R0, #0]
0x04A4	0xF0400104  ORR	R1, R0, #4
0x04A8	0x4813    LDR	R0, [PC, #76]
0x04AA	0x6001    STR	R1, [R0, #0]
0x04AC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04AE	0xF64B3080  MOVW	R0, #48000
0x04B2	0x4281    CMP	R1, R0
0x04B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x04B6	0x4810    LDR	R0, [PC, #64]
0x04B8	0x6800    LDR	R0, [R0, #0]
0x04BA	0xF0400103  ORR	R1, R0, #3
0x04BE	0x480E    LDR	R0, [PC, #56]
0x04C0	0x6001    STR	R1, [R0, #0]
0x04C2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04C4	0xF5B14FFA  CMP	R1, #32000
0x04C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x04CA	0x480B    LDR	R0, [PC, #44]
0x04CC	0x6800    LDR	R0, [R0, #0]
0x04CE	0xF0400102  ORR	R1, R0, #2
0x04D2	0x4809    LDR	R0, [PC, #36]
0x04D4	0x6001    STR	R1, [R0, #0]
0x04D6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04D8	0xF5B15F7A  CMP	R1, #16000
0x04DC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x04DE	0xE01D    B	#58
0x04E0	0x00810000  	#129
0x04E4	0x00100400  	#67108880
0x04E8	0x00000000  	#0
0x04EC	0x00030000  	#3
0x04F0	0x3E800000  	#16000
0x04F4	0x49F00002  	#150000
0x04F8	0x3C004002  	FLASH_ACR+0
0x04FC	0xD4C00001  	#120000
0x0500	0x5F900001  	#90000
0x0504	0x32800002  	#144000
0x0508	0x77000001  	#96000
0x050C	0x19400001  	#72000
0x0510	0xA5E00001  	#108000
0x0514	0xB5800001  	#112000
0x0518	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x051C	0x482D    LDR	R0, [PC, #180]
0x051E	0x6800    LDR	R0, [R0, #0]
0x0520	0xF0400101  ORR	R1, R0, #1
0x0524	0x482B    LDR	R0, [PC, #172]
0x0526	0x6001    STR	R1, [R0, #0]
0x0528	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x052A	0x482A    LDR	R0, [PC, #168]
0x052C	0x6801    LDR	R1, [R0, #0]
0x052E	0xF06F0007  MVN	R0, #7
0x0532	0x4001    ANDS	R1, R0
0x0534	0x4827    LDR	R0, [PC, #156]
0x0536	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x0538	0x2101    MOVS	R1, #1
0x053A	0xB249    SXTB	R1, R1
0x053C	0x4826    LDR	R0, [PC, #152]
0x053E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x0540	0x4826    LDR	R0, [PC, #152]
0x0542	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x0544	0xF7FFFE2A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x0548	0x4825    LDR	R0, [PC, #148]
0x054A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x054C	0x4825    LDR	R0, [PC, #148]
0x054E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x0550	0x4825    LDR	R0, [PC, #148]
0x0552	0xEA020100  AND	R1, R2, R0, LSL #0
0x0556	0x4825    LDR	R0, [PC, #148]
0x0558	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x055A	0xF0020001  AND	R0, R2, #1
0x055E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0560	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0562	0x4822    LDR	R0, [PC, #136]
0x0564	0x6800    LDR	R0, [R0, #0]
0x0566	0xF0000002  AND	R0, R0, #2
0x056A	0x2800    CMP	R0, #0
0x056C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x056E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0570	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x0572	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0574	0xF4023080  AND	R0, R2, #65536
0x0578	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x057A	0x481C    LDR	R0, [PC, #112]
0x057C	0x6800    LDR	R0, [R0, #0]
0x057E	0xF4003000  AND	R0, R0, #131072
0x0582	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0584	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0586	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0588	0x460A    MOV	R2, R1
0x058A	0x9901    LDR	R1, [SP, #4]
0x058C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x058E	0x9101    STR	R1, [SP, #4]
0x0590	0x4611    MOV	R1, R2
0x0592	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0594	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0598	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x059A	0x4814    LDR	R0, [PC, #80]
0x059C	0x6800    LDR	R0, [R0, #0]
0x059E	0xF0407180  ORR	R1, R0, #16777216
0x05A2	0x4812    LDR	R0, [PC, #72]
0x05A4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x05A6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x05A8	0x4810    LDR	R0, [PC, #64]
0x05AA	0x6800    LDR	R0, [R0, #0]
0x05AC	0xF0007000  AND	R0, R0, #33554432
0x05B0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x05B2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x05B4	0x460A    MOV	R2, R1
0x05B6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x05B8	0x480A    LDR	R0, [PC, #40]
0x05BA	0x6800    LDR	R0, [R0, #0]
0x05BC	0xF000010C  AND	R1, R0, #12
0x05C0	0x0090    LSLS	R0, R2, #2
0x05C2	0xF000000C  AND	R0, R0, #12
0x05C6	0x4281    CMP	R1, R0
0x05C8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x05CA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x05CC	0xF8DDE000  LDR	LR, [SP, #0]
0x05D0	0xB002    ADD	SP, SP, #8
0x05D2	0x4770    BX	LR
0x05D4	0x3C004002  	FLASH_ACR+0
0x05D8	0x80204247  	FLASH_ACR+0
0x05DC	0x80244247  	FLASH_ACR+0
0x05E0	0x38044002  	RCC_PLLCFGR+0
0x05E4	0x38084002  	RCC_CFGR+0
0x05E8	0xFFFF000F  	#1048575
0x05EC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x019C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x019E	0x480D    LDR	R0, [PC, #52]
0x01A0	0x6800    LDR	R0, [R0, #0]
0x01A2	0xF0400101  ORR	R1, R0, #1
0x01A6	0x480B    LDR	R0, [PC, #44]
0x01A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x01AA	0x2100    MOVS	R1, #0
0x01AC	0x480A    LDR	R0, [PC, #40]
0x01AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x01B0	0x4808    LDR	R0, [PC, #32]
0x01B2	0x6801    LDR	R1, [R0, #0]
0x01B4	0x4809    LDR	R0, [PC, #36]
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x4806    LDR	R0, [PC, #24]
0x01BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x01BC	0x4908    LDR	R1, [PC, #32]
0x01BE	0x4809    LDR	R0, [PC, #36]
0x01C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x01C2	0x4804    LDR	R0, [PC, #16]
0x01C4	0x6801    LDR	R1, [R0, #0]
0x01C6	0xF46F2080  MVN	R0, #262144
0x01CA	0x4001    ANDS	R1, R0
0x01CC	0x4801    LDR	R0, [PC, #4]
0x01CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x01D0	0xB001    ADD	SP, SP, #4
0x01D2	0x4770    BX	LR
0x01D4	0x38004002  	RCC_CR+0
0x01D8	0x38084002  	RCC_CFGR+0
0x01DC	0xFFFFFEF6  	#-17367041
0x01E0	0x30102400  	#603992080
0x01E4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0258	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x025A	0x4904    LDR	R1, [PC, #16]
0x025C	0x4804    LDR	R0, [PC, #16]
0x025E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0260	0x4904    LDR	R1, [PC, #16]
0x0262	0x4805    LDR	R0, [PC, #20]
0x0264	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0266	0xB001    ADD	SP, SP, #4
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x3E800000  	#16000
0x0270	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0274	0x00030000  	#3
0x0278	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x0250	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x0252	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x0254	0xB001    ADD	SP, SP, #4
0x0256	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x0224	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x0226	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x022A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x022E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0230	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x0234	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x0236	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x0238	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x023A	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x023C	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x023E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x0242	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x0246	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x024A	0xB001    ADD	SP, SP, #4
0x024C	0x4770    BX	LR
; end of ___EnableFPU
0x05F0	0xB500    PUSH	(R14)
0x05F2	0xF8DFB010  LDR	R11, [PC, #16]
0x05F6	0xF8DFA010  LDR	R10, [PC, #16]
0x05FA	0xF7FFFDF5  BL	488
0x05FE	0xBD00    POP	(R15)
0x0600	0x4770    BX	LR
0x0602	0xBF00    NOP
0x0604	0x00002000  	#536870912
0x0608	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [20]    ___CC2DW
0x019C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x01E8      [58]    ___FillZeros
0x0224      [42]    ___EnableFPU
0x0250       [8]    ___GenExcept
0x0258      [36]    __Lib_System_4XX_InitialSetUpFosc
0x027C      [18]    _main
0x0290     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
