#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 18 22:58:56 2025
# Process ID: 13904
# Current directory: D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1
# Command line: vivado.exe -log cpu_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_wrapper.tcl
# Log file: D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/cpu_wrapper.vds
# Journal file: D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/shake_sha2_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:sha3_1003_tIP1:1.0'. The one found in IP location 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0' will take precedence over the same IP in location d:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0/sha3_1003_tIP1_1.0
Command: synth_design -top cpu_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.551 ; gain = 236.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_wrapper' [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_processing_system7_0_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/synth/cpu_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/synth/cpu_processing_system7_0_0.v:314]
INFO: [Synth 8-6155] done synthesizing module 'cpu_processing_system7_0_0' (5#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/synth/cpu_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'cpu_ps7_0_axi_periph_0' [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:297]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1TEZSSK' [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:612]
INFO: [Synth 8-6157] synthesizing module 'cpu_auto_pc_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_auto_pc_0/synth/cpu_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (6#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (7#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (8#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (9#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (10#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (11#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (11#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (12#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (13#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (14#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (14#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (14#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (15#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (16#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (18#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (18#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (18#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (18#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (19#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (20#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (21#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'cpu_auto_pc_0' (22#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_auto_pc_0/synth/cpu_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1TEZSSK' (23#1) [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:612]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ps7_0_axi_periph_0' (24#1) [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:297]
INFO: [Synth 8-638] synthesizing module 'cpu_rst_ps7_0_50M_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/synth/cpu_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/synth/cpu_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (25#1) [D:/ruanjian/Vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (26#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (27#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (28#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (29#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (30#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cpu_rst_ps7_0_50M_0' (31#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/synth/cpu_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'cpu_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:266]
INFO: [Synth 8-6157] synthesizing module 'cpu_shake_sha2_ip_0_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_shake_sha2_ip_0_0/synth/cpu_shake_sha2_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_ip_v1_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/hdl/shake_sha2_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_ip_v1_0_S00_AXI' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/hdl/shake_sha2_ip_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_sha2_top.v:14]
	Parameter ALGO_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha2_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha2_top.v:11]
	Parameter MODE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha256.v:9]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter ADD8 bound to: 3'b010 
	Parameter ADD0 bound to: 3'b011 
	Parameter ADDLEN bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element t1_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha256.v:461]
WARNING: [Synth 8-6014] Unused sequential element t2_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha256.v:462]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (32#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha256.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha512' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha512.v:8]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter ADD8 bound to: 3'b010 
	Parameter ADD0 bound to: 3'b011 
	Parameter ADDLEN bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element t1_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha512.v:488]
WARNING: [Synth 8-6014] Unused sequential element t2_reg was removed.  [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha512.v:489]
INFO: [Synth 8-6155] done synthesizing module 'sha512' (33#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha512.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sha2_top' (34#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha2_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'shake_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_top.v:2]
	Parameter MODE_SHAKE128 bound to: 3'b000 
	Parameter MODE_SHAKE256 bound to: 3'b001 
	Parameter MODE_SHA3_256 bound to: 3'b010 
	Parameter MODE_SHA3_512 bound to: 3'b011 
	Parameter MODE_SHA3_224 bound to: 3'b100 
	Parameter MODE_SHA3_384 bound to: 3'b101 
	Parameter DELIMITER_SHAKE bound to: 8'b00011111 
	Parameter DELIMITER_SHA3 bound to: 8'b00000110 
	Parameter RATE_SHAKE128 bound to: 168 - type: integer 
	Parameter RATE_SHAKE256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_512 bound to: 72 - type: integer 
	Parameter RATE_SHA3_224 bound to: 144 - type: integer 
	Parameter RATE_SHA3_384 bound to: 104 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ABSORB bound to: 3'b001 
	Parameter S_FULL bound to: 3'b010 
	Parameter S_APPEND bound to: 3'b011 
	Parameter S_LAST_FULL bound to: 3'b100 
	Parameter S_SQUEEZE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_top.v:193]
INFO: [Synth 8-6157] synthesizing module 'keccak_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_top.v:1]
	Parameter N bound to: 64 - type: integer 
	Parameter IN_BUF_SIZE bound to: 200 - type: integer 
	Parameter OUT_BUF_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_round.v:1]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (35#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'keccak_round_constants_gen' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round_constants_gen' (36#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top' (37#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/keccak_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shake_top' (38#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_top' (39#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_sha2_top.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_ip_v1_0_S00_AXI' (40#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/hdl/shake_sha2_ip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_ip_v1_0' (41#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/hdl/shake_sha2_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu_shake_sha2_ip_0_0' (42#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_shake_sha2_ip_0_0/synth/cpu_shake_sha2_ip_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (43#1) [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cpu_wrapper' (44#1) [D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v:12]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design shake_sha2_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axi_register_slice has unconnected port aclk2x
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1362.602 ; gain = 590.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1362.602 ; gain = 590.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1362.602 ; gain = 590.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1362.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1442.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1442.406 ; gain = 670.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1442.406 ; gain = 670.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_i/processing_system7_0/inst. (constraint file  D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for cpu_i/rst_ps7_0_50M/U0. (constraint file  D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for cpu_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/shake_sha2_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1442.406 ; gain = 670.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha256.v:263]
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'sha256'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/sha512.v:278]
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'sha512'
INFO: [Synth 8-4471] merging register 'first_output_captured_reg' into 'result_ready_flag_reg' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/hdl/shake_sha2_ip_v1_0_S00_AXI.v:499]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     RUN |                              001 |                              001
                    ADD8 |                              010 |                              010
                    ADD0 |                              011 |                              011
                  ADDLEN |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sha256'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     RUN |                              001 |                              001
                    ADD8 |                              010 |                              010
                    ADD0 |                              011 |                              011
                  ADDLEN |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sha512'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1442.406 ; gain = 670.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |sha2_top__GB0                   |           1|     26288|
|2     |sha2_top__GB1                   |           1|     12371|
|3     |shake_sha2_top__GC0             |           1|     41849|
|4     |shake_sha2_ip_v1_0_S00_AXI__GC0 |           1|      4803|
|5     |cpu__GC0                        |           1|      2802|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_buf_reg [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_top.v:189]
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input   1344 Bit         XORs := 1     
	   2 Input   1152 Bit         XORs := 1     
	   2 Input   1088 Bit         XORs := 1     
	   2 Input    832 Bit         XORs := 1     
	   2 Input    576 Bit         XORs := 1     
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 1665  
+---Registers : 
	             1344 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 42    
	               61 Bit    Registers := 12    
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 108   
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 198   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 84    
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input   1344 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     61 Bit        Muxes := 1     
	   6 Input     61 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 37    
	   8 Input     32 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 257   
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_buf_reg [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/a5b1/src/shake_top.v:189]
Hierarchical RTL Component report 
Module sha512 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 42    
	               61 Bit    Registers := 6     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 128   
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   6 Input     61 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 1     
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               61 Bit    Registers := 6     
	               32 Bit    Registers := 47    
	                8 Bit    Registers := 65    
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   6 Input     61 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 71    
	   6 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module sha2_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module keccak_round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 1664  
Module keccak_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module shake_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input   1344 Bit         XORs := 1     
	   2 Input   1152 Bit         XORs := 1     
	   2 Input   1088 Bit         XORs := 1     
	   2 Input    832 Bit         XORs := 1     
	   2 Input    576 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1344 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1344 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module shake_sha2_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1344 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shake_sha2_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 56    
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/u_shake_sha2_topi_2/u_shake_top/byte_cnt_next0_inferred/\byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/u_shake_sha2_topi_2/u_shake_top/byte_cnt_next0_inferred/\byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/u_shake_sha2_topi_2/u_shake_top/byte_cnt_next0_inferred/\byte_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\current_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[28] )
INFO: [Synth 8-3886] merging instance 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/slv_reg10_reg[29]' (FDRE) to 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/slv_reg10_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[29] )
INFO: [Synth 8-3886] merging instance 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/slv_reg10_reg[30]' (FDRE) to 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/slv_reg10_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\slv_reg7_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/axi_rresp_reg[0]' (FDRE) to 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/axi_bresp_reg[0]' (FDRE) to 'cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_i/shake_sha2_ip_0/shake_sha2_ip_v1_0_S00_AXI_insti_3/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'cpu_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'cpu_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'cpu_i/i_0/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 1590.074 ; gain = 817.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256      | k          | 64x32         | LUT            | 
|sha512      | k          | 128x64        | LUT            | 
|sha512      | k          | 128x64        | LUT            | 
|sha256      | k          | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |sha2_top__GB0                   |           1|     17504|
|2     |sha2_top__GB1                   |           1|      9466|
|3     |shake_sha2_top__GC0             |           1|     45781|
|4     |shake_sha2_ip_v1_0_S00_AXI__GC0 |           1|      4003|
|5     |cpu__GC0                        |           1|      2346|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:53 . Memory (MB): peak = 1590.074 ; gain = 817.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:04 . Memory (MB): peak = 1645.133 ; gain = 872.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |sha2_top__GB0                   |           1|     17504|
|2     |sha2_top__GB1                   |           1|      9466|
|3     |shake_sha2_top__GC0             |           1|     45781|
|4     |shake_sha2_ip_v1_0_S00_AXI__GC0 |           1|      4003|
|5     |cpu__GC0                        |           1|      2346|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:07 ; elapsed = 00:03:20 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:27 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:27 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:32 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:18 ; elapsed = 00:03:32 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cpu_shake_sha2_ip_0_0 | inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[6][63]  | 5      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|cpu_shake_sha2_ip_0_0 | inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[14][63] | 8      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|cpu_shake_sha2_ip_0_0 | inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[6][31]  | 5      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|cpu_shake_sha2_ip_0_0 | inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[14][31] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+----------------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |   313|
|4     |LUT1    |   124|
|5     |LUT2    |  1948|
|6     |LUT3    |  2983|
|7     |LUT4    |   759|
|8     |LUT5    |  2185|
|9     |LUT6    |  6437|
|10    |MUXF7   |  1571|
|11    |MUXF8   |    51|
|12    |PS7     |     1|
|13    |SRL16   |     1|
|14    |SRL16E  |   210|
|15    |SRLC32E |    47|
|16    |FDCE    |  7296|
|17    |FDPE    |     1|
|18    |FDR     |     8|
|19    |FDRE    |  4000|
|20    |FDSE    |    20|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               | 28086|
|2     |  cpu_i                                            |cpu                                                            | 28086|
|3     |    shake_sha2_ip_0                                |cpu_shake_sha2_ip_0_0                                          | 26636|
|4     |      inst                                         |shake_sha2_ip_v1_0                                             | 26613|
|5     |        shake_sha2_ip_v1_0_S00_AXI_inst            |shake_sha2_ip_v1_0_S00_AXI                                     | 26613|
|6     |          u_shake_sha2_top                         |shake_sha2_top                                                 | 23965|
|7     |            u_sha2_top                             |sha2_top                                                       | 12515|
|8     |              u_sha256                             |sha256                                                         |  4134|
|9     |              u_sha512                             |sha512                                                         |  8216|
|10    |            u_shake_top                            |shake_top                                                      | 11450|
|11    |              keccak_top                           |keccak_top                                                     |  9131|
|12    |    processing_system7_0                           |cpu_processing_system7_0_0                                     |   244|
|13    |      inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|14    |    ps7_0_axi_periph                               |cpu_ps7_0_axi_periph_0                                         |  1140|
|15    |      s00_couplers                                 |s00_couplers_imp_1TEZSSK                                       |  1140|
|16    |        auto_pc                                    |cpu_auto_pc_0                                                  |  1140|
|17    |          inst                                     |axi_protocol_converter_v2_1_20_axi_protocol_converter          |  1140|
|18    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_20_b2s                             |  1140|
|19    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_20_b2s_ar_channel                  |   177|
|20    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                  |    32|
|21    |                cmd_translator_0                   |axi_protocol_converter_v2_1_20_b2s_cmd_translator_2            |   133|
|22    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_incr_cmd_3                  |    67|
|23    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_4                  |    61|
|24    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_20_b2s_r_channel                   |    92|
|25    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |    50|
|26    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |    28|
|27    |              SI_REG                               |axi_register_slice_v2_1_20_axi_register_slice                  |   636|
|28    |                \ar.ar_pipe                        |axi_register_slice_v2_1_20_axic_register_slice                 |   219|
|29    |                \aw.aw_pipe                        |axi_register_slice_v2_1_20_axic_register_slice_1               |   223|
|30    |                \b.b_pipe                          |axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |    48|
|31    |                \r.r_pipe                          |axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |   146|
|32    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_20_b2s_aw_channel                  |   173|
|33    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                  |    16|
|34    |                cmd_translator_0                   |axi_protocol_converter_v2_1_20_b2s_cmd_translator              |   141|
|35    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_incr_cmd                    |    64|
|36    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                    |    73|
|37    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_20_b2s_b_channel                   |    60|
|38    |                bid_fifo_0                         |axi_protocol_converter_v2_1_20_b2s_simple_fifo                 |    26|
|39    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |    10|
|40    |    rst_ps7_0_50M                                  |cpu_rst_ps7_0_50M_0                                            |    66|
|41    |      U0                                           |proc_sys_reset                                                 |    66|
|42    |        EXT_LPF                                    |lpf                                                            |    23|
|43    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|44    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|45    |        SEQ                                        |sequence_psr                                                   |    38|
|46    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:18 ; elapsed = 00:03:32 . Memory (MB): peak = 1897.680 ; gain = 1125.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:24 . Memory (MB): peak = 1897.680 ; gain = 1045.469
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:32 . Memory (MB): peak = 1897.680 ; gain = 1125.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1897.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1897.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 1897.680 ; gain = 1422.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1897.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/cpu_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpu_wrapper_utilization_synth.rpt -pb cpu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:03:01 2025...
