package cpu.core.ml1

import chisel3._
import chisel3.util._

import cpu.base._
import cpu.port._
import cpu.port.ml1._

class IFU extends Module with ConfigInst {
    val io = IO(new Bundle {
        val iPCEn   = Input(Bool())
        val pBase   =         new BaseIO
        val pEXUJmp = Flipped(new EXUJmpIO)
    })

    val rPC     = RegInit(ADDR_INIT)
    val wPCNext = Mux(io.pEXUJmp.bJmpEn,
                      io.pEXUJmp.bJmpPC,
                      rPC + 4.U(ADDR_WIDTH.W))

    rPC := Mux(io.iPCEn, wPCNext, rPC)

    io.pBase.bPC     := rPC
    io.pBase.bPCNext := wPCNext
    io.pBase.bPCEn   := io.iPCEn
    io.pBase.bInst   := DontCare
}
