// Seed: 249353253
module module_0 (
    id_1
);
  output wire id_1;
  wire  id_2;
  logic id_3 [1  -  -1 : (  -1 'h0 )];
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd83,
    parameter id_8 = 32'd77
) (
    input tri _id_0,
    input uwire id_1,
    input tri id_2
    , id_7,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5
);
  logic _id_8;
  module_0 modCall_1 (id_7);
  tri [id_8 : id_0] id_9, id_10, id_11;
  assign id_11 = -1;
endmodule
