

================================================================
== Vitis HLS Report for 'spmv_wrap'
================================================================
* Date:           Mon Aug  8 23:30:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        matrix_CRS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spmv_wrap_Pipeline_L2_fu_204  |spmv_wrap_Pipeline_L2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    514|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    5225|   6182|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    304|    -|
|Register         |        -|    -|     888|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    6113|   7000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       5|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                      |CTRL_s_axi             |        0|   0|    43|    42|    0|
    |control_s_axi_U                   |control_s_axi          |        0|   0|   380|   680|    0|
    |gmem_m_axi_U                      |gmem_m_axi             |        4|   0|   512|   580|    0|
    |grp_spmv_wrap_Pipeline_L2_fu_204  |spmv_wrap_Pipeline_L2  |        0|   5|  4290|  4880|    0|
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |Total                             |                       |        4|   5|  5225|  6182|    0|
    +----------------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln7_1_fu_320_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln7_2_fu_335_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln7_fu_279_p2         |         +|   0|  0|  71|          64|          64|
    |add_ptr2_sum_i_fu_257_p2  |         +|   0|  0|  11|           3|           1|
    |empty_23_fu_374_p2        |      icmp|   0|  0|   8|           3|           1|
    |empty_25_fu_387_p2        |      icmp|   0|  0|   8|           3|           1|
    |empty_27_fu_400_p2        |      icmp|   0|  0|   8|           3|           2|
    |empty_29_fu_413_p2        |      icmp|   0|  0|   8|           3|           2|
    |empty_31_fu_426_p2        |      icmp|   0|  0|   9|           3|           4|
    |empty_33_fu_439_p2        |      icmp|   0|  0|   8|           3|           3|
    |empty_35_fu_452_p2        |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln5_fu_251_p2        |      icmp|   0|  0|   9|           3|           4|
    |empty_24_fu_379_p3        |    select|   0|  0|  32|           1|          32|
    |empty_26_fu_392_p3        |    select|   0|  0|  32|           1|          32|
    |empty_28_fu_405_p3        |    select|   0|  0|  32|           1|          32|
    |empty_30_fu_418_p3        |    select|   0|  0|  32|           1|          32|
    |empty_32_fu_431_p3        |    select|   0|  0|  32|           1|          32|
    |empty_34_fu_444_p3        |    select|   0|  0|  32|           1|          32|
    |y0_lcssa_fu_457_p3        |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 514|         226|         437|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         22|    1|         22|
    |gmem_ARADDR    |   14|          3|   64|        192|
    |gmem_ARBURST   |    9|          2|    2|          4|
    |gmem_ARCACHE   |    9|          2|    4|          8|
    |gmem_ARID      |    9|          2|    1|          2|
    |gmem_ARLEN     |   14|          3|   32|         96|
    |gmem_ARLOCK    |    9|          2|    2|          4|
    |gmem_ARPROT    |    9|          2|    3|          6|
    |gmem_ARQOS     |    9|          2|    4|          8|
    |gmem_ARREGION  |    9|          2|    4|          8|
    |gmem_ARSIZE    |    9|          2|    3|          6|
    |gmem_ARUSER    |    9|          2|    1|          2|
    |gmem_ARVALID   |   14|          3|    1|          3|
    |gmem_RREADY    |   14|          3|    1|          3|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    |i_fu_110       |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  304|         64|  131|        380|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  21|   0|   21|          0|
    |columnIndex_read_reg_486                       |  64|   0|   64|          0|
    |gmem_addr_1_read_1_reg_565                     |  32|   0|   32|          0|
    |gmem_addr_1_reg_553                            |  64|   0|   64|          0|
    |gmem_addr_reg_544                              |  64|   0|   64|          0|
    |grp_spmv_wrap_Pipeline_L2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_110                                       |   3|   0|    3|          0|
    |k_reg_559                                      |  32|   0|   32|          0|
    |rowPtr_read_reg_491                            |  64|   0|   64|          0|
    |targetBlock_reg_580                            |   3|   0|    3|          0|
    |trunc_ln7_1_reg_570                            |  62|   0|   62|          0|
    |trunc_ln7_2_reg_575                            |  62|   0|   62|          0|
    |values_read_reg_481                            |  64|   0|   64|          0|
    |x_read_reg_476                                 |  64|   0|   64|          0|
    |y0_0_loc_fu_142                                |  32|   0|   32|          0|
    |y0_1_1_loc_fu_118                              |  32|   0|   32|          0|
    |y0_1_2_loc_fu_122                              |  32|   0|   32|          0|
    |y0_1_3_loc_fu_126                              |  32|   0|   32|          0|
    |y0_1_4_loc_fu_130                              |  32|   0|   32|          0|
    |y0_1_5_loc_fu_134                              |  32|   0|   32|          0|
    |y0_1_6_loc_fu_138                              |  32|   0|   32|          0|
    |y0_1_loc_fu_114                                |  32|   0|   32|          0|
    |y0_lcssa_reg_591                               |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 888|   0|  888|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|     spmv_wrap|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     spmv_wrap|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     spmv_wrap|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     spmv_wrap|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

