Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 13 15:40:06 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flow_led_timing_summary_routed.rpt -pb flow_led_timing_summary_routed.pb -rpx flow_led_timing_summary_routed.rpx -warn_on_violation
| Design       : flow_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.915        0.000                      0                   27        0.245        0.000                      0                   27        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.915        0.000                      0                   27        0.245        0.000                      0                   27        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.915ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.694ns (22.988%)  route 2.325ns (77.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          1.010     8.044    cnt[24]_i_4_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I1_O)        0.105     8.149 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     8.149    p_0_in[23]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.357    25.067    
                         clock uncertainty           -0.035    25.032    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.032    25.064    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 16.915    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.694ns (22.995%)  route 2.324ns (77.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          1.010     8.043    cnt[24]_i_4_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I1_O)        0.105     8.148 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     8.148    p_0_in[24]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.357    25.067    
                         clock uncertainty           -0.035    25.032    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.033    25.065    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.694ns (24.064%)  route 2.190ns (75.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.876     7.909    cnt[24]_i_4_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I1_O)        0.105     8.014 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     8.014    p_0_in[20]
    SLICE_X110Y108       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    clk_IBUF_BUFG
    SLICE_X110Y108       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.357    25.067    
                         clock uncertainty           -0.035    25.032    
    SLICE_X110Y108       FDCE (Setup_fdce_C_D)        0.032    25.064    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                 17.050    

Slack (MET) :             17.063ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.694ns (24.196%)  route 2.174ns (75.804%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.860     7.894    cnt[24]_i_4_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I1_O)        0.105     7.999 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     7.999    p_0_in[21]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.357    25.067    
                         clock uncertainty           -0.035    25.032    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.030    25.062    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 17.063    

Slack (MET) :             17.106ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.025%)  route 2.195ns (75.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.880     7.914    cnt[24]_i_4_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I1_O)        0.105     8.019 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.019    p_0_in[3]
    SLICE_X109Y104       FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.421    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.030    25.125    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                 17.106    

Slack (MET) :             17.108ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.025%)  route 2.195ns (75.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.880     7.914    cnt[24]_i_4_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I1_O)        0.105     8.019 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.019    p_0_in[0]
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
                         clock pessimism              0.421    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.032    25.127    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.127    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                 17.108    

Slack (MET) :             17.163ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.694ns (24.765%)  route 2.108ns (75.235%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 24.708 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.794     7.828    cnt[24]_i_4_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I1_O)        0.105     7.933 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     7.933    p_0_in[18]
    SLICE_X109Y108       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567    24.708    clk_IBUF_BUFG
    SLICE_X109Y108       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.393    25.101    
                         clock uncertainty           -0.035    25.066    
    SLICE_X109Y108       FDCE (Setup_fdce_C_D)        0.030    25.096    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 17.163    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.694ns (25.395%)  route 2.039ns (74.605%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.697     6.206    cnt[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I5_O)        0.105     6.311 f  cnt[24]_i_7/O
                         net (fo=2, routed)           0.618     6.929    cnt[24]_i_7_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.105     7.034 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.724     7.758    cnt[24]_i_4_n_0
    SLICE_X110Y105       LUT5 (Prop_lut5_I1_O)        0.105     7.863 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.863    p_0_in[7]
    SLICE_X110Y105       FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570    24.711    clk_IBUF_BUFG
    SLICE_X110Y105       FDCE                                         r  cnt_reg[7]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X110Y105       FDCE (Setup_fdce_C_D)        0.032    25.065    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.225ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.694ns (25.243%)  route 2.055ns (74.757%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.743     5.130    clk_IBUF_BUFG
    SLICE_X109Y105       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDCE (Prop_fdce_C_Q)         0.379     5.509 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.785     6.294    cnt[6]
    SLICE_X109Y106       LUT3 (Prop_lut3_I1_O)        0.105     6.399 f  led[1]_i_3/O
                         net (fo=1, routed)           0.790     7.189    led[1]_i_3_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I3_O)        0.105     7.294 r  led[1]_i_2/O
                         net (fo=2, routed)           0.481     7.775    led[1]_i_2_n_0
    SLICE_X112Y106       LUT3 (Prop_lut3_I1_O)        0.105     7.880 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     7.880    led[0]_i_1_n_0
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570    24.711    clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y106       FDPE (Setup_fdpe_C_D)        0.072    25.105    led_reg[0]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                 17.225    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 1.848ns (67.548%)  route 0.888ns (32.452%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.746     5.133    clk_IBUF_BUFG
    SLICE_X110Y104       FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.379     5.512 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.374     5.886    cnt[2]
    SLICE_X111Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.448 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    cnt_reg[4]_i_2_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.546 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.546    cnt_reg[8]_i_2_n_0
    SLICE_X111Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.644 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.644    cnt_reg[12]_i_2_n_0
    SLICE_X111Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.742 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.742    cnt_reg[16]_i_2_n_0
    SLICE_X111Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.840 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    cnt_reg[20]_i_2_n_0
    SLICE_X111Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.105 r  cnt_reg[24]_i_3/O[1]
                         net (fo=1, routed)           0.514     7.619    cnt0[22]
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.250     7.869 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     7.869    p_0_in[22]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.032    25.101    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 17.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.702%)  route 0.167ns (47.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.167     1.991    cnt[23]
    SLICE_X110Y108       LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.036    p_0_in[19]
    SLICE_X110Y108       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y108       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X110Y108       FDCE (Hold_fdce_C_D)         0.092     1.791    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.730%)  route 0.167ns (47.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.167     1.991    cnt[23]
    SLICE_X110Y108       LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.036    p_0_in[17]
    SLICE_X110Y108       FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y108       FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X110Y108       FDCE (Hold_fdce_C_D)         0.091     1.790    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.860%)  route 0.173ns (48.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.173     1.997    cnt[23]
    SLICE_X110Y109       LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.042    p_0_in[24]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X110Y109       FDCE (Hold_fdce_C_D)         0.092     1.775    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  led_reg[0]/Q
                         net (fo=3, routed)           0.187     2.035    led_OBUF[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.045     2.080 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.080    led[1]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.121     1.805    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     1.848 r  led_reg[0]/Q
                         net (fo=3, routed)           0.187     2.035    led_OBUF[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I2_O)        0.045     2.080 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.080    led[0]_i_1_n_0
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    clk_IBUF_BUFG
    SLICE_X112Y106       FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y106       FDPE (Hold_fdpe_C_D)         0.120     1.804    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.188%)  route 0.208ns (52.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.208     2.032    cnt[24]
    SLICE_X110Y109       LUT5 (Prop_lut5_I4_O)        0.045     2.077 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.077    p_0_in[23]
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X110Y109       FDCE (Hold_fdce_C_D)         0.092     1.775    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.435%)  route 0.252ns (57.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.252     2.077    cnt[24]
    SLICE_X109Y108       LUT5 (Prop_lut5_I4_O)        0.045     2.122 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.122    p_0_in[18]
    SLICE_X109Y108       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.990     2.204    clk_IBUF_BUFG
    SLICE_X109Y108       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.486     1.718    
    SLICE_X109Y108       FDCE (Hold_fdce_C_D)         0.091     1.809    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.244     2.068    cnt[23]
    SLICE_X110Y107       LUT5 (Prop_lut5_I3_O)        0.045     2.113 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.113    p_0_in[16]
    SLICE_X110Y107       FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y107       FDCE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X110Y107       FDCE (Hold_fdce_C_D)         0.092     1.791    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.295%)  route 0.244ns (56.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X110Y109       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.244     2.068    cnt[23]
    SLICE_X110Y107       LUT5 (Prop_lut5_I3_O)        0.045     2.113 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.113    p_0_in[15]
    SLICE_X110Y107       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    clk_IBUF_BUFG
    SLICE_X110Y107       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X110Y107       FDCE (Hold_fdce_C_D)         0.091     1.790    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.824 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.230     2.054    cnt[0]
    SLICE_X109Y104       LUT5 (Prop_lut5_I0_O)        0.045     2.099 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.099    p_0_in[0]
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.205    clk_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.522     1.683    
    SLICE_X109Y104       FDCE (Hold_fdce_C_D)         0.092     1.775    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y104  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y106  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y106  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y106  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y107  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y107  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y107  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y107  cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y108  cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y107  cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y107  cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y107  cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y107  cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y108  cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y108  cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y108  cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y108  cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y108  cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y109  cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y104  cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y104  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y106  cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y106  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y106  cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y106  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y106  cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y106  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y107  cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y107  cnt_reg[13]/C



