A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

A. S�nchez-Maci�n & P. Reviriego & J. Tabero & A. Regad�o & J. A. Maestro. SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories. IEEE Transactions on Device and Materials Reliability. 17, 698-707(2017).

C. Ogden & M. Mascagni. The Impact of Soft Error Event Topography on the Reliability of Computer Memories. IEEE Transactions on Reliability. 66, 966-979(2017).

D. P. Oleary. Computer memory and arithmetic: a look under the hood. Computing in Science Engineering. 8, 54-59(2006).

E. Medina. Computer Memory, Collective Memory: Recovering History through Chilean Computing. IEEE Annals of the History of Computing. 27, 104-103(2005).

S. Fan & H. Ding & A. Kariyawasam & A. M. Gole. Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers. IEEE Transactions on Power Delivery. 33, 239-247(2018).

R. Chen & V. K. Prasanna. Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA. IEEE Transactions on Parallel and Distributed Systems. 28, 3100-3113(2017).

