#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fcc8de08300 .scope module, "system" "system" 2 7;
 .timescale -9 -9;
P_0x7fcc8de085f0 .param/l "ADD" 1 2 45, C4<10>;
P_0x7fcc8de08630 .param/l "MULT" 1 2 44, C4<01>;
P_0x7fcc8de08670 .param/l "RESET_add" 1 2 43, C4<11>;
P_0x7fcc8de086b0 .param/l "RESET_mult" 1 2 42, C4<00>;
L_0x7fcc8d807830 .functor BUFZ 1, L_0x7fcc8d807b90, C4<0>, C4<0>, C4<0>;
L_0x7fcc8d8078e0 .functor BUFZ 1, L_0x7fcc8d807d60, C4<0>, C4<0>, C4<0>;
v0x7fcc8d8069b0_0 .net "RE", 0 0, L_0x7fcc8d8078e0;  1 drivers
v0x7fcc8d806a90_0 .net "WE", 0 0, L_0x7fcc8d807830;  1 drivers
v0x7fcc8d806ba0_0 .var "addr_0", 3 0;
v0x7fcc8d806c30_0 .var "addr_1", 3 0;
v0x7fcc8d806cc0_0 .var "addsel", 0 0;
v0x7fcc8d806d90_0 .var "clk_quick", 0 0;
v0x7fcc8d806ea0_0 .var "clk_slow", 0 0;
v0x7fcc8d806f30_0 .var "count", 3 0;
v0x7fcc8d806fc0_0 .net "data_0", 63 0, v0x7fcc8d804590_0;  1 drivers
v0x7fcc8d8070d0_0 .net "data_1", 63 0, v0x7fcc8d805350_0;  1 drivers
v0x7fcc8d8071a0_0 .var "golden_add", 63 0;
v0x7fcc8d807230_0 .var "golden_mult", 63 0;
v0x7fcc8d8072c0_0 .net "mac_out", 63 0, v0x7fcc8d91b190_0;  1 drivers
v0x7fcc8d807350_0 .var "mode", 1 0;
v0x7fcc8d807400_0 .var "mulsel", 0 0;
v0x7fcc8d8074b0_0 .net "n_empty", 0 0, L_0x7fcc8d807d60;  1 drivers
v0x7fcc8d807560_0 .net "n_full", 0 0, L_0x7fcc8d807b90;  1 drivers
v0x7fcc8d807710_0 .net "ramout0", 63 0, v0x7fcc8d805ff0_0;  1 drivers
v0x7fcc8d8077a0_0 .net "ramout1", 63 0, v0x7fcc8d806610_0;  1 drivers
E_0x7fcc8de07dd0 .event edge, v0x7fcc8d807350_0;
S_0x7fcc8de0a400 .scope module, "DUT" "MAC_new" 2 116, 3 1 0, S_0x7fcc8de08300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mulsel";
    .port_info 2 /INPUT 1 "addsel";
    .port_info 3 /INPUT 64 "data_0";
    .port_info 4 /INPUT 64 "data_1";
    .port_info 5 /OUTPUT 64 "mac_out";
v0x7fcc8de0a570_0 .net "addsel", 0 0, v0x7fcc8d806cc0_0;  1 drivers
v0x7fcc8d91afa0_0 .net "clk", 0 0, v0x7fcc8d806ea0_0;  1 drivers
v0x7fcc8d91b050_0 .net "data_0", 63 0, v0x7fcc8d804590_0;  alias, 1 drivers
v0x7fcc8d91b100_0 .net "data_1", 63 0, v0x7fcc8d805350_0;  alias, 1 drivers
v0x7fcc8d91b190_0 .var "mac_out", 63 0;
v0x7fcc8d91b260_0 .net "mulsel", 0 0, v0x7fcc8d807400_0;  1 drivers
v0x7fcc8d91b2f0_0 .var "mult_out", 63 0;
E_0x7fcc8de04900 .event posedge, v0x7fcc8d91afa0_0;
S_0x7fcc8d91b430 .scope module, "FIFO0" "FIFO_64x4" 2 111, 4 3 0, S_0x7fcc8de08300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "n_full";
    .port_info 1 /INPUT 64 "Din";
    .port_info 2 /OUTPUT 64 "Dout";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /INPUT 1 "clk_out";
    .port_info 5 /INPUT 1 "WE";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 1 "n_empty";
L_0x7fcc8d807b90 .functor NOT 1, L_0x7fcc8d807a90, C4<0>, C4<0>, C4<0>;
L_0x7fcc8d807d60 .functor NOT 1, L_0x7fcc8d807c40, C4<0>, C4<0>, C4<0>;
v0x7fcc8d8044e0_0 .net "Din", 63 0, v0x7fcc8d805ff0_0;  alias, 1 drivers
v0x7fcc8d804590_0 .var "Dout", 63 0;
v0x7fcc8d804650 .array "RAM", 3 0, 63 0;
v0x7fcc8d804700_0 .net "RE", 0 0, L_0x7fcc8d8078e0;  alias, 1 drivers
v0x7fcc8d8047a0_0 .net "WE", 0 0, L_0x7fcc8d807830;  alias, 1 drivers
L_0x7fcc8da63008 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fcc8d804880_0 .net/2u *"_ivl_0", 2 0, L_0x7fcc8da63008;  1 drivers
v0x7fcc8d804930_0 .net *"_ivl_2", 2 0, L_0x7fcc8d807990;  1 drivers
v0x7fcc8d8049e0_0 .net *"_ivl_4", 0 0, L_0x7fcc8d807a90;  1 drivers
v0x7fcc8d804a80_0 .net *"_ivl_8", 0 0, L_0x7fcc8d807c40;  1 drivers
v0x7fcc8d804b90_0 .net "clk_in", 0 0, v0x7fcc8d806d90_0;  1 drivers
v0x7fcc8d804c20_0 .net "clk_out", 0 0, v0x7fcc8d806ea0_0;  alias, 1 drivers
v0x7fcc8d804cd0_0 .var "in_count", 2 0;
v0x7fcc8d804d80_0 .net "n_empty", 0 0, L_0x7fcc8d807d60;  alias, 1 drivers
v0x7fcc8d804e20_0 .net "n_full", 0 0, L_0x7fcc8d807b90;  alias, 1 drivers
v0x7fcc8d804ec0_0 .var "out_count", 2 0;
E_0x7fcc8d8044b0 .event posedge, v0x7fcc8d804b90_0;
L_0x7fcc8d807990 .arith/sum 3, v0x7fcc8d804ec0_0, L_0x7fcc8da63008;
L_0x7fcc8d807a90 .cmp/eq 3, v0x7fcc8d804cd0_0, L_0x7fcc8d807990;
L_0x7fcc8d807c40 .cmp/eq 3, v0x7fcc8d804cd0_0, v0x7fcc8d804ec0_0;
S_0x7fcc8d804ff0 .scope module, "FIFO1" "FIFO_64x4" 2 112, 4 3 0, S_0x7fcc8de08300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "n_full";
    .port_info 1 /INPUT 64 "Din";
    .port_info 2 /OUTPUT 64 "Dout";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /INPUT 1 "clk_out";
    .port_info 5 /INPUT 1 "WE";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 1 "n_empty";
L_0x7fcc8d807ff0 .functor NOT 1, L_0x7fcc8d807f10, C4<0>, C4<0>, C4<0>;
L_0x7fcc8d8081c0 .functor NOT 1, L_0x7fcc8d8080a0, C4<0>, C4<0>, C4<0>;
v0x7fcc8d805290_0 .net "Din", 63 0, v0x7fcc8d806610_0;  alias, 1 drivers
v0x7fcc8d805350_0 .var "Dout", 63 0;
v0x7fcc8d805410 .array "RAM", 3 0, 63 0;
v0x7fcc8d8054c0_0 .net "RE", 0 0, L_0x7fcc8d8078e0;  alias, 1 drivers
v0x7fcc8d805570_0 .net "WE", 0 0, L_0x7fcc8d807830;  alias, 1 drivers
L_0x7fcc8da63050 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fcc8d805640_0 .net/2u *"_ivl_0", 2 0, L_0x7fcc8da63050;  1 drivers
v0x7fcc8d8056d0_0 .net *"_ivl_2", 2 0, L_0x7fcc8d807e10;  1 drivers
v0x7fcc8d805780_0 .net *"_ivl_4", 0 0, L_0x7fcc8d807f10;  1 drivers
v0x7fcc8d805820_0 .net *"_ivl_8", 0 0, L_0x7fcc8d8080a0;  1 drivers
v0x7fcc8d805940_0 .net "clk_in", 0 0, v0x7fcc8d806d90_0;  alias, 1 drivers
v0x7fcc8d8059f0_0 .net "clk_out", 0 0, v0x7fcc8d806ea0_0;  alias, 1 drivers
v0x7fcc8d805a80_0 .var "in_count", 2 0;
v0x7fcc8d805b20_0 .net "n_empty", 0 0, L_0x7fcc8d8081c0;  1 drivers
v0x7fcc8d805bc0_0 .net "n_full", 0 0, L_0x7fcc8d807ff0;  1 drivers
v0x7fcc8d805c60_0 .var "out_count", 2 0;
L_0x7fcc8d807e10 .arith/sum 3, v0x7fcc8d805c60_0, L_0x7fcc8da63050;
L_0x7fcc8d807f10 .cmp/eq 3, v0x7fcc8d805a80_0, L_0x7fcc8d807e10;
L_0x7fcc8d8080a0 .cmp/eq 3, v0x7fcc8d805a80_0, v0x7fcc8d805c60_0;
S_0x7fcc8d805dd0 .scope module, "SRAM0" "SRAM_0" 2 106, 5 1 0, S_0x7fcc8de08300;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 64 "Dout";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "clk";
v0x7fcc8d805ff0_0 .var "Dout", 63 0;
v0x7fcc8d8060c0_0 .net "EN", 0 0, L_0x7fcc8d807830;  alias, 1 drivers
v0x7fcc8d806150 .array "RAM", 0 8, 63 0;
v0x7fcc8d8061e0_0 .net "addr", 3 0, v0x7fcc8d806ba0_0;  1 drivers
v0x7fcc8d806280_0 .net "clk", 0 0, v0x7fcc8d806d90_0;  alias, 1 drivers
S_0x7fcc8d8063b0 .scope module, "SRAM1" "SRAM_1" 2 107, 6 1 0, S_0x7fcc8de08300;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 64 "Dout";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "clk";
v0x7fcc8d806610_0 .var "Dout", 63 0;
v0x7fcc8d8066c0_0 .net "EN", 0 0, L_0x7fcc8d807830;  alias, 1 drivers
v0x7fcc8d806750 .array "RAM", 0 8, 63 0;
v0x7fcc8d806800_0 .net "addr", 3 0, v0x7fcc8d806c30_0;  1 drivers
v0x7fcc8d8068a0_0 .net "clk", 0 0, v0x7fcc8d806d90_0;  alias, 1 drivers
    .scope S_0x7fcc8d805dd0;
T_0 ;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806150, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fcc8d805dd0;
T_1 ;
    %wait E_0x7fcc8d8044b0;
    %load/vec4 v0x7fcc8d8060c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fcc8d8061e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fcc8d806150, 4;
    %assign/vec4 v0x7fcc8d805ff0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcc8d8063b0;
T_2 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcc8d806750, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fcc8d8063b0;
T_3 ;
    %wait E_0x7fcc8d8044b0;
    %load/vec4 v0x7fcc8d8066c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fcc8d806800_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fcc8d806750, 4;
    %assign/vec4 v0x7fcc8d806610_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcc8d91b430;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcc8d804cd0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcc8d804ec0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x7fcc8d91b430;
T_5 ;
    %wait E_0x7fcc8d8044b0;
    %load/vec4 v0x7fcc8d8047a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fcc8d8044e0_0;
    %load/vec4 v0x7fcc8d804cd0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc8d804650, 0, 4;
    %load/vec4 v0x7fcc8d804cd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fcc8d804ec0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d804cd0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d804cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d804ec0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fcc8d804ec0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fcc8d804cd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d804cd0_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fcc8d91b430;
T_6 ;
    %wait E_0x7fcc8de04900;
    %load/vec4 v0x7fcc8d804700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fcc8d804ec0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fcc8d804650, 4;
    %assign/vec4 v0x7fcc8d804590_0, 0;
    %load/vec4 v0x7fcc8d804cd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fcc8d804ec0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d804ec0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d804ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d804cd0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fcc8d804cd0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fcc8d804ec0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d804ec0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fcc8d804ff0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcc8d805a80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcc8d805c60_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fcc8d804ff0;
T_8 ;
    %wait E_0x7fcc8d8044b0;
    %load/vec4 v0x7fcc8d805570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fcc8d805290_0;
    %load/vec4 v0x7fcc8d805a80_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc8d805410, 0, 4;
    %load/vec4 v0x7fcc8d805a80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fcc8d805c60_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d805a80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d805a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d805c60_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fcc8d805c60_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fcc8d805a80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d805a80_0, 0;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fcc8d804ff0;
T_9 ;
    %wait E_0x7fcc8de04900;
    %load/vec4 v0x7fcc8d8054c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fcc8d805c60_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fcc8d805410, 4;
    %assign/vec4 v0x7fcc8d805350_0, 0;
    %load/vec4 v0x7fcc8d805a80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fcc8d805c60_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d805c60_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d805c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcc8d805a80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fcc8d805a80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fcc8d805c60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fcc8d805c60_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fcc8de0a400;
T_10 ;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7fcc8d91b2f0_0, 0, 64;
    %end;
    .thread T_10;
    .scope S_0x7fcc8de0a400;
T_11 ;
    %wait E_0x7fcc8de04900;
    %load/vec4 v0x7fcc8d91b260_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x7fcc8d91b050_0;
    %load/vec4 v0x7fcc8d91b2f0_0;
    %mul;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x7fcc8d91b050_0;
    %load/vec4 v0x7fcc8d91b100_0;
    %mul;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x7fcc8d91b2f0_0, 0;
    %load/vec4 v0x7fcc8de0a570_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fcc8d91b2f0_0;
    %load/vec4 v0x7fcc8d91b190_0;
    %add;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fcc8d91b2f0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v0x7fcc8d91b190_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fcc8de08300;
T_12 ;
    %vpi_call 2 9 "$dumpfile", "MACsystem.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fcc8de08300;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d806ea0_0, 0, 1;
T_13.0 ;
    %delay 7, 0;
    %load/vec4 v0x7fcc8d806ea0_0;
    %inv;
    %store/vec4 v0x7fcc8d806ea0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x7fcc8de08300;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d806d90_0, 0, 1;
T_14.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fcc8d806d90_0;
    %inv;
    %store/vec4 v0x7fcc8d806d90_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x7fcc8de08300;
T_15 ;
    %delay 5000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fcc8de08300;
T_16 ;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v0x7fcc8d8071a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcc8d807230_0, 0, 64;
    %end;
    .thread T_16;
    .scope S_0x7fcc8de08300;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcc8d807350_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x7fcc8de08300;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcc8d806ba0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcc8d806c30_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0x7fcc8de08300;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcc8d806f30_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0x7fcc8de08300;
T_20 ;
    %wait E_0x7fcc8d8044b0;
    %load/vec4 v0x7fcc8d807350_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7fcc8d8072c0_0;
    %load/vec4 v0x7fcc8d807230_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fcc8d807350_0, 0;
    %vpi_call 2 66 "$display", "MULT result = %d.", v0x7fcc8d8072c0_0 {0 0 0};
    %vpi_call 2 67 "$display", "MULT TEST PASS" {0 0 0};
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fcc8d806a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fcc8d806ba0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.6, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_20.7, 8;
T_20.6 ; End of true expr.
    %load/vec4 v0x7fcc8d806ba0_0;
    %addi 1, 0, 4;
    %jmp/0 T_20.7, 8;
 ; End of false expr.
    %blend;
T_20.7;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
T_20.4 ;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fcc8d807350_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v0x7fcc8d8072c0_0;
    %load/vec4 v0x7fcc8d8071a0_0;
    %cmp/e;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fcc8d807350_0, 0;
    %vpi_call 2 77 "$display", "ADD result = %d.", v0x7fcc8d8072c0_0 {0 0 0};
    %vpi_call 2 78 "$display", "ADD TEST PASS" {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x7fcc8d806a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x7fcc8d806ba0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.14, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_20.15, 8;
T_20.14 ; End of true expr.
    %load/vec4 v0x7fcc8d806ba0_0;
    %addi 1, 0, 4;
    %jmp/0 T_20.15, 8;
 ; End of false expr.
    %blend;
T_20.15;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
T_20.12 ;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x7fcc8d807350_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0x7fcc8d8072c0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_20.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fcc8d807350_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
T_20.19 ;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0x7fcc8d807350_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_20.20, 4;
    %load/vec4 v0x7fcc8d806f30_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_20.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcc8d806f30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcc8d807350_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0x7fcc8d806f30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fcc8d806f30_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fcc8d806ba0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fcc8d806c30_0, 0;
T_20.23 ;
T_20.20 ;
T_20.17 ;
T_20.9 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fcc8de08300;
T_21 ;
    %wait E_0x7fcc8de07dd0;
    %load/vec4 v0x7fcc8d807350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d807400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d806cc0_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc8d807400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d806cc0_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc8d807400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc8d806cc0_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "system.v";
    "./MAC_new.v";
    "./FIFO_64x4.v";
    "./SRAM_0.v";
    "./SRAM_1.v";
