-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 29 10:45:58 EDT 2021                        

Solution Settings: stockham_DIT.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                     128  170512     170516            0  0          
    Design Total:                          128  170512     170516            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW(10,9,64,512,512,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW(11,9,64,512,512,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW_rport(14,9,64,512,512,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rwport(10,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(11,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(14,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(15,9,64,512,512,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(10,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(11,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(12,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(13,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(14,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(15,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: cluster]                                                                                                                    
    modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          4           4 
    mgc_add(3,0,3,0,3)                                     3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          2           0 
    mgc_add(4,0,2,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          4           2 
    mgc_add(8,0,2,1,9)                                     8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(8,0,7,0,8)                                     8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(8,0,8,0,9)                                     8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(9,0,1,1,9)                                     9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,2,1,9)                                     9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          2           0 
    mgc_add(9,0,9,0,9)                                     9.000     0.000      9.000            8.000   1.020          3           3 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          67 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          20 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_and(8,2)                                           8.000     0.000      8.000            0.000   0.550          2           3 
    mgc_mul(64,0,64,0,128)                              9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mul(9,0,10,0,10)                                 608.000     1.000      0.000            0.000   3.713          0           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0          84 
    mgc_mux(128,1,2)                                     128.000     0.000    128.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           3 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          3           6 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.080          0           3 
    mgc_mux1hot(4,3)                                       5.785     0.000      5.785            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           3 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          1           0 
    mgc_mux1hot(64,5)                                    141.720     0.000    141.720            0.000   1.500          2           2 
    mgc_mux1hot(9,3)                                      13.017     0.000     13.017            0.000   0.550          0           3 
    mgc_mux1hot(9,4)                                      16.473     0.000     16.473            0.000   1.500          0           1 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         154 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(8)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          34 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           8 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           8 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0          10 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(128,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(8,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                  15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_shift_l(1,0,4,9)                                   7.870     0.000      7.870            0.000   0.550          1           0 
    mgc_shift_l(8,0,4,10)                                 16.848     0.000     16.848            0.000   1.500          0           1 
    mgc_shift_l(9,0,4,10)                                 17.948     0.000     17.948            0.000   1.500          1           0 
    mgc_shift_r(9,0,4,8)                                  15.254     0.000     15.254            0.000   1.500          0           1 
    mgc_shift_r(9,0,4,9)                                  16.683     0.000     16.683            0.000   1.500          1           0 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    136881.568    17.000  17162.000          217.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   135563.1          156234.6          136884.6        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           135563.1 (100%)   156231.6 (100%)   136881.6 (100%) 
      MUX:                 592.6   (0%)     1723.5   (1%)     1254.4   (1%) 
      FUNC:             134954.5 (100%)   154299.2  (99%)   135394.1  (99%) 
      LOGIC:                16.0   (0%)      209.0   (0%)      233.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               3.0   (0%)        3.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               3.0 (100%)        3.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                 Size(bits) Gated Register CG Opt Done Variables                                                
    -------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------
    INNER_LOOP-1:b:mul.mut                                          128         Y           Y      INNER_LOOP-1:b:mul.mut                                   
                                                                                                   INNER_LOOP-2:b:mul.mut                                   
    INNER_LOOP-1:b:rem:cmp.a                                        128                            INNER_LOOP-1:b:rem:cmp.a                                 
    INNER_LOOP-1:acc#5.itm                                           64         Y           Y      INNER_LOOP-1:acc#5.itm                                   
                                                                                                   INNER_LOOP-2:acc#5.itm                                   
                                                                                                   INNER_LOOP:a#1.lpi#3.dfm                                 
                                                                                                   INNER_LOOP:a.lpi#3.dfm                                   
                                                                                                   tmp#2.sva#1                                              
    INNER_LOOP:b.sva                                                 64         Y           Y      INNER_LOOP:b.sva                                         
                                                                                                   drf(y).smx.lpi#3.dfm                                     
    INNER_LOOP:w:mux#1.itm                                           64         Y           Y      INNER_LOOP:w:mux#1.itm                                   
    drf(y).smx.lpi#2                                                 64         Y           Y      drf(y).smx.lpi#2                                         
                                                                                                   drf(y).smx.lpi#3                                         
                                                                                                   drf(y).smx.lpi#3.dfm#1                                   
                                                                                                   INNER_LOOP:b#1.sva                                       
                                                                                                   tmp#6.sva#1                                              
    p.sva                                                            64         Y           Y      p.sva                                                    
    reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                 64                            reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse         
    pref:x.idx.pref#1(9:0)#1.sva                                     10         Y           Y      pref:x.idx.pref#1(9:0)#1.sva                             
    pref:x.idx.pref#1(9:0).sva                                       10         Y           Y      pref:x.idx.pref#1(9:0).sva                               
    pref:y.idx.pref(9:0).sva                                         10         Y           Y      pref:y.idx.pref(9:0).sva                                 
    INNER_LOOP:a:acc.psp.sva                                          9         Y           Y      INNER_LOOP:a:acc.psp.sva                                 
    INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva          9         Y           Y      INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva 
    INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp.sva                   9         Y           Y      INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp.sva          
    OUTER_LOOP:m:lshift.psp.sva                                       9         Y           Y      OUTER_LOOP:m:lshift.psp.sva                              
    INNER_LOOP-1:upper:and.psp.sva                                    8                            INNER_LOOP-1:upper:and.psp.sva                           
                                                                                                   INNER_LOOP:t(8:1).sva                                    
    INNER_LOOP:a:acc.psp#2.sva                                        8         Y           Y      INNER_LOOP:a:acc.psp#2.sva                               
    OUTER_LOOP:acc#2.itm                                              4         Y           Y      OUTER_LOOP:acc#2.itm                                     
                                                                                                   shift(3:0).sva                                           
    OUTER_LOOP:nn(3:0).sva                                            4         Y           Y      OUTER_LOOP:nn(3:0).sva                                   
    INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1.itm                 1         Y           Y      INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1.itm        
                                                                                                   INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0).itm          
    INNER_LOOP:b:INNER_LOOP:b:and#1.m1c                               1         Y           Y      INNER_LOOP:b:INNER_LOOP:b:and#1.m1c                      
    INNER_LOOP:b:INNER_LOOP:b:and.m1c                                 1         Y           Y      INNER_LOOP:b:INNER_LOOP:b:and.m1c                        
    INNER_LOOP:b:nor.itm                                              1         Y           Y      INNER_LOOP:b:nor.itm                                     
    reg(INNER_LOOP-1:w:lshift.idiv).ftd#9                             1                            reg(INNER_LOOP-1:w:lshift.idiv).ftd#9                    
    reg(INNER_LOOP:upper:acc).ftd#8                                   1         Y           Y      reg(INNER_LOOP:upper:acc).ftd#8                          
    reg(ensig.cgo).cse                                                1                            reg(ensig.cgo).cse                                       
    reg(xt:rsc.triosy(0)(1):obj.ld).cse                               1                            reg(xt:rsc.triosy(0)(1):obj.ld).cse                      
    reg(yt:rsc(0)(0).@.cgo).cse                                       1                            reg(yt:rsc(0)(0).@.cgo).cse                              
    reg(yt:rsc(0)(1).@.cgo).cse                                       1                            reg(yt:rsc(0)(1).@.cgo).cse                              
    s(0).sva                                                          1                            s(0).sva                                                 
    s(1).sva                                                          1         Y           Y      s(1).sva                                                 
    s(2).sva                                                          1         Y           Y      s(2).sva                                                 
    s(3).sva                                                          1         Y           Y      s(3).sva                                                 
    s(4).sva                                                          1         Y           Y      s(4).sva                                                 
    s(5).sva                                                          1         Y           Y      s(5).sva                                                 
    s(6).sva                                                          1         Y           Y      s(6).sva                                                 
    s(7).sva                                                          1         Y           Y      s(7).sva                                                 
    s(8).sva                                                          1         Y           Y      s(8).sva                                                 
    s(9).sva                                                          1         Y           Y      s(9).sva                                                 
    x(1).sva                                                          1         Y           Y      x(1).sva                                                 
    x(3).sva                                                          1         Y           Y      x(3).sva                                                 
    y(1).sva                                                          1         Y           Y      y(1).sva                                                 
    y(3).sva                                                          1         Y           Y      y(3).sva                                                 
                                                                                                                                                            
    Total:                                                          754            548         548 (Total Gating Ratio: 0.73, CG Opt Gating Ratio: 0.73)    
    
  Timing Report
    Critical Path
      Max Delay:  15.492008
      Slack:      4.507992
      
      Path                                                                                                  Startpoint                                                     Endpoint                                        Delay   Slack   
      ----------------------------------------------------------------------------------------------------- -------------------------------------------------------------- ----------------------------------------------- ------- -------
      1                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                stockham_DIT:core/reg(drf(y).smx)               15.4920 4.5080  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                              mgc_mux1hot_64_3                                                                                               0.5500  15.4920 
        stockham_DIT:core/INNER_LOOP:b:mux1h#2.itm                                                                                                                                                                         0.0000  15.4920 
        stockham_DIT:core/reg(drf(y).smx)                                                                   mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  15.4920 
                                                                                                                                                                                                                                           
      2                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat) stockham_DIT:core/reg(drf(y).smx)               15.4920 4.5080  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat)                                      mgc_reg_pos_64_0_0_0_0_0_0                                                                                     0.3200  0.3200  
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                                 0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                              mgc_mux1hot_64_3                                                                                               0.5500  15.4920 
        stockham_DIT:core/INNER_LOOP:b:mux1h#2.itm                                                                                                                                                                         0.0000  15.4920 
        stockham_DIT:core/reg(drf(y).smx)                                                                   mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  15.4920 
                                                                                                                                                                                                                                           
      3                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                stockham_DIT:core/reg(INNER_LOOP:b)             15.0220 4.9780  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux#1                                                   mgc_mux_64_1_2                                                                                                 0.0800  15.0220 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  15.0220 
        stockham_DIT:core/reg(INNER_LOOP:b)                                                                 mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  15.0220 
                                                                                                                                                                                                                                           
      4                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat) stockham_DIT:core/reg(INNER_LOOP:b)             15.0220 4.9780  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat)                                      mgc_reg_pos_64_0_0_0_0_0_0                                                                                     0.3200  0.3200  
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                                 0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux#1                                                   mgc_mux_64_1_2                                                                                                 0.0800  15.0220 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  15.0220 
        stockham_DIT:core/reg(INNER_LOOP:b)                                                                 mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  15.0220 
                                                                                                                                                                                                                                           
      5                                                                                                     stockham_DIT/xt:rsc(0)(0).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 13.7661 6.2339  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(0).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(0)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(0)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#5                                                              mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#3                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.9800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.9800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  13.6861 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  13.6861 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  13.7661 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  13.7661 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  13.7661 
                                                                                                                                                                                                                                           
      6                                                                                                     stockham_DIT/xt:rsc(0)(1).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 13.7661 6.2339  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(1).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(1)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(1)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#5                                                              mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#3                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.9800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.9800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  13.6861 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  13.6861 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  13.7661 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  13.7661 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  13.7661 
                                                                                                                                                                                                                                           
      7                                                                                                     stockham_DIT/xt:rsc(0)(0).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 13.6861 6.3139  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(0).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(12,9,64,512,512,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(0)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(0)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#5                                                              mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#3                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.9800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.9800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  13.6861 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  13.6861 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  13.7661 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  13.7661 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  13.7661 
                                                                                                                                                                                                                                           
      8                                                                                                     stockham_DIT/xt:rsc(0)(1).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 13.6861 6.3139  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(1).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(1)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(1)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#5                                                              mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#3                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.9800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.9800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  13.6861 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  13.6861 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  13.7661 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  13.7661 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  13.7661 
                                                                                                                                                                                                                                           
      9                                                                                                     stockham_DIT/xt:rsc(0)(1).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 12.7361 7.2639  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(1).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,9,64,512,512,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(1)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(1)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#3                                                              mgc_mux1hot_64_3                                                                                               0.5500  2.9500  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#2                                                                                                                                                                           0.0000  2.9500  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.0300  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.0300  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  12.7361 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  12.8161 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  12.8161 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  12.8161 
                                                                                                                                                                                                                                           
      10                                                                                                    stockham_DIT:core/reg(y(1))                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 12.7061 7.2939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(y(1))                                                                         mgc_reg_pos_1_0_0_1_1_1_1                                                                                      0.3200  0.3200  
        stockham_DIT:core/y(1).sva                                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#11                                                               mgc_not_1                                                                                                      0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#11.itm                                                                                                                                                                          0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#1                                                   mgc_and_1_2                                                                                                    0.5500  0.8700  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#1.m1c:mx0w0                                                                                                                                                        0.0000  0.8700  
        stockham_DIT:core/INNER_LOOP:b:and#3                                                                mgc_and_1_2                                                                                                    0.5500  1.4200  
        stockham_DIT:core/INNER_LOOP:b:and#3.itm                                                                                                                                                                           0.0000  1.4200  
        stockham_DIT:core/INNER_LOOP:b:mux1h#5                                                              mgc_mux1hot_64_5                                                                                               1.5000  2.9200  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#3                                                                                                                                                                           0.0000  2.9200  
        stockham_DIT:core/INNER_LOOP:b:mux                                                                  mgc_mux_64_1_2                                                                                                 0.0800  3.0000  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                             0.0000  3.0000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  12.7061 
        stockham_DIT:core/z.out#3                                                                                                                                                                                          0.0000  12.7061 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux                                                     mgc_mux_128_1_2                                                                                                0.0800  12.7861 
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:mux.itm                                                                                                                                                                0.0000  12.7861 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  12.7861 
                                                                                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                    Port                                                                  Slack (Delay) Messages 
      --------------------------------------------------------------------------- ------------------------------------------------------------------- ------- ------- --------
      stockham_DIT:core/reg(s(0))                                                 s:s:and.itm                                                         18.2700  1.7300          
      stockham_DIT:core/reg(OUTER_LOOP:nn(3:0))                                   OUTER_LOOP:nn:OUTER_LOOP:nn:mux.itm                                 16.1500  3.8500          
      stockham_DIT:core/reg(x(3))                                                 s:s:or.itm                                                          17.8000  2.2000          
      stockham_DIT:core/reg(x(1))                                                 s:s:and#1.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(p)                                                    p:rsci.idat                                                         20.0000  0.0000          
      stockham_DIT:core/reg(y(3))                                                 s:s:and#2.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(y(1))                                                 s:s:or#1.itm                                                        17.8000  2.2000          
      stockham_DIT:core/reg(s(9))                                                 and.dcpl#17                                                         17.8000  2.2000          
      stockham_DIT:core/reg(s(8))                                                 s:s:and#3.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(7))                                                 s:s:and#4.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(6))                                                 s:s:and#5.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(5))                                                 s:s:and#6.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(4))                                                 s:s:and#7.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(3))                                                 s:s:and#8.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(2))                                                 s:s:and#9.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(1))                                                 s:s:and#10.itm                                                      17.8000  2.2000          
      stockham_DIT:core/reg(drf(y).smx)                                           INNER_LOOP:b:mux1h#2.itm                                             4.5080 15.4920          
      stockham_DIT:core/reg(yt:rsc(0)(0).@.cgo)                                   nor#48.rmff                                                         17.0800  2.9200          
      stockham_DIT:core/reg(yt:rsc(0)(1).@.cgo)                                   nor#47.rmff                                                         17.1600  2.8400          
      stockham_DIT:core/reg(xt:rsc.triosy(0)(1):obj.ld)                           and#74.itm                                                          14.7500  5.2500          
      stockham_DIT:core/reg(ensig.cgo)                                            mux#70.rmff                                                          9.5300 10.4700          
      stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat)              p.sva                                                               11.1800  8.8200          
      stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                             INNER_LOOP:b:INNER_LOOP:b:mux.itm                                    6.2339 13.7661          
      stockham_DIT:core/reg(OUTER_LOOP:acc#2)                                     shift:shift:mux.itm                                                 16.1500  3.8500          
      stockham_DIT:core/reg(OUTER_LOOP:m:lshift.psp)                              OUTER_LOOP:m:slc(z.out#5)(8-0).itm                                  12.5200  7.4800          
      stockham_DIT:core/reg(INNER_LOOP-1:upper:and.psp)                           INNER_LOOP:t:INNER_LOOP:t:and.itm                                   15.0500  4.9500          
      stockham_DIT:core/reg(INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1)        INNER_LOOP:q:slc(INNER_LOOP-1:q:and.psp.sva#1)(0).itm               15.6800  4.3200          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp#2)                               INNER_LOOP:a:acc.itm                                                14.6750  5.3250          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp) INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva#1          13.6400  6.3600          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                             INNER_LOOP-1:INNER_LOOP:acc#1.itm                                   13.6400  6.3600          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp)                                 INNER_LOOP-2:a:acc.itm                                              14.6600  5.3400          
      stockham_DIT:core/reg(pref:y.idx.pref(9:0))                                 INNER_LOOP-2:b:INNER_LOOP:b:acc.itm                                 13.6100  6.3900          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                               INNER_LOOP-2:INNER_LOOP:acc#1.itm                                   13.6400  6.3600          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp)          INNER_LOOP:slc(INNER_LOOP-2:INNER_LOOP:acc.itm                      18.6750  1.3250          
      stockham_DIT:core/reg(INNER_LOOP:b:nor)                                     INNER_LOOP:b:nor.itm#2                                              18.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:b:INNER_LOOP:b:and.m1c)                    INNER_LOOP:b:INNER_LOOP:b:and.m1c:mx0w0                              7.2139 12.7861          
      stockham_DIT:core/reg(INNER_LOOP:b:INNER_LOOP:b:and#1.m1c)                  INNER_LOOP:b:INNER_LOOP:b:and#1.m1c:mx0w0                            7.2139 12.7861          
      stockham_DIT:core/reg(INNER_LOOP-1:b:mul.mut)                               z.out#3                                                              6.2339 13.7661          
      stockham_DIT:core/reg(INNER_LOOP:b)                                         INNER_LOOP:b:INNER_LOOP:b:mux#1.itm                                  4.9780 15.0220          
      stockham_DIT:core/reg(INNER_LOOP:w:mux#1)                                   INNER_LOOP:w:INNER_LOOP:w:mux.itm                                   17.5200  2.4800          
      stockham_DIT:core/reg(INNER_LOOP-1:acc#5)                                   INNER_LOOP:a:mux1h#8.itm                                            15.4750  4.5250          
      stockham_DIT:core/reg(INNER_LOOP-1:w:lshift.idiv)#9                         INNER_LOOP:w:slc(INNER_LOOP-1:w:lshift.idiv.sva#1)(0).itm           12.5200  7.4800          
      stockham_DIT:core/reg(INNER_LOOP:upper:acc)#8                               INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.cse#1.sva:mx0w0)(0)#1.itm 16.2300  3.7700          
      stockham_DIT                                                                xt:rsc(0)(0).wadr                                                   17.3000  2.7000          
      stockham_DIT                                                                xt:rsc(0)(0).d                                                      19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(0).we                                                     18.0000  2.0000          
      stockham_DIT                                                                xt:rsc(0)(0).radr                                                   11.6400  8.3600          
      stockham_DIT                                                                xt:rsc.triosy(0)(0).lz                                              19.6800  0.3200          
      stockham_DIT                                                                xt:rsc(0)(1).wadr                                                   17.3000  2.7000          
      stockham_DIT                                                                xt:rsc(0)(1).d                                                      19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(1).we                                                     18.0000  2.0000          
      stockham_DIT                                                                xt:rsc(0)(1).radr                                                   12.5900  7.4100          
      stockham_DIT                                                                xt:rsc.triosy(0)(1).lz                                              19.6800  0.3200          
      stockham_DIT                                                                p:rsc.triosy.lz                                                     19.6800  0.3200          
      stockham_DIT                                                                g:rsc.triosy.lz                                                     19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(0).radr                                              12.0200  7.9800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(0).lz                                         19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(1).radr                                              12.0200  7.9800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(1).lz                                         19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     6 
    -                                                         8     1 
    -                                                        64     2 
    -                                                         3     1 
    -                                                        10     4 
    and                                                               
    -                                                         8     3 
    -                                                         1   106 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff                   
    -                                                        64     1 
    mul                                                               
    -                                                       128     1 
    -                                                        10     1 
    mux                                                               
    -                                                         8     3 
    -                                                        64     6 
    -                                                         4     3 
    -                                                       128     1 
    -                                                         1    84 
    mux1h                                                             
    -                                                         9     4 
    -                                                        64     5 
    -                                                         4     1 
    nand                                                              
    -                                                         1     4 
    nor                                                               
    -                                                         1    38 
    not                                                               
    -                                                         8     1 
    -                                                        64     2 
    -                                                         1   154 
    or                                                                
    -                                                         1    57 
    read_port                                                         
    -                                                        64     1 
    read_sync                                                         
    -                                                         0     6 
    reg                                                               
    -                                                         9     4 
    -                                                         8     2 
    -                                                        64     6 
    -                                                         4     2 
    -                                                       128     2 
    -                                                        10     3 
    -                                                         1    24 
    rem                                                               
    -                                                        64     1 
    rshift                                                            
    -                                                         8     1 
    write_ram                                                         
    -                                                         0     2 
    xor                                                               
    -                                                         1     1 
    
  End of Report
