
*** Running vivado
    with args -log lab3_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_5.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab3_5.tcl -notrace
Command: synth_design -top lab3_5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7316 
WARNING: [Synth 8-2306] macro FREQ_DIV_COUNT redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/segment7_frequency_divider.v:24]
WARNING: [Synth 8-2306] macro NONE_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:26]
WARNING: [Synth 8-2306] macro H_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:25]
WARNING: [Synth 8-2306] macro N_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:26]
WARNING: [Synth 8-2306] macro T_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:27]
WARNING: [Synth 8-2306] macro U_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 953.434 ; gain = 238.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_5' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:30]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shift_register.v:26]
INFO: [Synth 8-6157] synthesizing module 'frequency_divider' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/frequency_divider.v:29]
INFO: [Synth 8-6155] done synthesizing module 'frequency_divider' (1#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/frequency_divider.v:29]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (2#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (3#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shift_register.v:26]
WARNING: [Synth 8-7023] instance 'U0' of module 'shift_register' has 12 connections declared, but only 6 given [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_7seg' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:27]
INFO: [Synth 8-6157] synthesizing module 'segment7_frequency_divider' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/segment7_frequency_divider.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segment7_frequency_divider' (4#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/segment7_frequency_divider.v:28]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:61]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:61]
WARNING: [Synth 8-567] referenced signal 'd2' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:61]
WARNING: [Synth 8-567] referenced signal 'd3' should be on the sensitivity list [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:61]
INFO: [Synth 8-6155] done synthesizing module 'display_7seg' (5#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'lab3_5' (6#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.203 ; gain = 284.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.203 ; gain = 284.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.203 ; gain = 284.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1113.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1113.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module segment7_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module display_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[26]' (FDC) to 'U0/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[27]' (FDC) to 'U0/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[28]' (FDC) to 'U0/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[29]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[16]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[17]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[18]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[19]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[20]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[21]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[22]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[23]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[24]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[25]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[26]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[27]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U1/U0/counter_out_reg[28]' (FDC) to 'U1/U0/counter_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/U0/counter_out_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1113.152 ; gain = 397.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab3_5      | U0/U1/q8_reg[0] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|lab3_5      | U0/U1/q9_reg[6] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lab3_5      | U0/U1/q9_reg[5] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     1|
|4     |LUT2   |    23|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |     9|
|8     |LUT6   |    39|
|9     |SRL16E |     6|
|10    |FDCE   |    77|
|11    |FDPE   |    47|
|12    |FDRE   |     6|
|13    |IBUF   |     2|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |   240|
|2     |  U0     |shift_register             |   153|
|3     |    U0   |frequency_divider          |    66|
|4     |    U1   |shifter                    |    87|
|5     |  U1     |display_7seg               |    71|
|6     |    U0   |segment7_frequency_divider |    44|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1121.656 ; gain = 293.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.656 ; gain = 406.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1133.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1133.695 ; gain = 708.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.runs/synth_1/lab3_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_5_utilization_synth.rpt -pb lab3_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 13 22:44:15 2022...
