# Reading F:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do ep9_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep9/ep9_1 {F:/FPGA Project/ep9/ep9_1/clkgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:29 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep9/ep9_1" F:/FPGA Project/ep9/ep9_1/clkgen.v 
# -- Compiling module clkgen
# 
# Top level modules:
# 	clkgen
# End time: 20:33:29 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep9/ep9_1 {F:/FPGA Project/ep9/ep9_1/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:29 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep9/ep9_1" F:/FPGA Project/ep9/ep9_1/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 20:33:30 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep9/ep9_1 {F:/FPGA Project/ep9/ep9_1/pattern.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:30 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep9/ep9_1" F:/FPGA Project/ep9/ep9_1/pattern.v 
# -- Compiling module pattern
# 
# Top level modules:
# 	pattern
# End time: 20:33:30 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep9/ep9_1 {F:/FPGA Project/ep9/ep9_1/ep9_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:30 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep9/ep9_1" F:/FPGA Project/ep9/ep9_1/ep9_1.v 
# -- Compiling module ep9_1
# 
# Top level modules:
# 	ep9_1
# End time: 20:33:30 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep9/ep9_1/simulation/modelsim {F:/FPGA Project/ep9/ep9_1/simulation/modelsim/ep9_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:30 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep9/ep9_1/simulation/modelsim" F:/FPGA Project/ep9/ep9_1/simulation/modelsim/ep9_1.vt 
# -- Compiling module ep9_1_vlg_tst
# 
# Top level modules:
# 	ep9_1_vlg_tst
# End time: 20:33:30 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ep9_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ep9_1_vlg_tst 
# Start time: 20:33:30 on Nov 26,2019
# Loading work.ep9_1_vlg_tst
# Loading work.ep9_1
# Loading work.pattern
# Loading work.clkgen
# Loading work.vga_ctrl
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA Project/ep9/ep9_1/simulation/modelsim/ep9_1.vt(69)
#    Time: 8 us  Iteration: 0  Instance: /ep9_1_vlg_tst
# Break in Module ep9_1_vlg_tst at F:/FPGA Project/ep9/ep9_1/simulation/modelsim/ep9_1.vt line 69
# End time: 20:38:10 on Nov 26,2019, Elapsed time: 0:04:40
# Errors: 0, Warnings: 0
