

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Sat Sep  2 22:10:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 12 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 13 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [kernel.cpp:39]   --->   Operation 20 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten13_load, i14 9216" [kernel.cpp:39]   --->   Operation 22 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %indvar_flatten13_load, i14 1" [kernel.cpp:39]   --->   Operation 23 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc69, void %for.end71.exitStub" [kernel.cpp:39]   --->   Operation 24 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j1_load = load i10 %j1" [kernel.cpp:40]   --->   Operation 25 'load' 'j1_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [kernel.cpp:39]   --->   Operation 26 'load' 'i1_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i1_load, i4 1" [kernel.cpp:39]   --->   Operation 27 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp_eq  i10 %j1_load, i10 768" [kernel.cpp:40]   --->   Operation 28 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i10 0, i10 %j1_load" [kernel.cpp:39]   --->   Operation 29 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i4 %add_ln39, i4 %i1_load" [kernel.cpp:39]   --->   Operation 30 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln40 = add i10 %select_ln39, i10 1" [kernel.cpp:40]   --->   Operation 31 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln40 = store i14 %add_ln39_1, i14 %indvar_flatten13" [kernel.cpp:40]   --->   Operation 32 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %select_ln39_1, i4 %i1" [kernel.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln40 = store i10 %add_ln40, i10 %j1" [kernel.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln39_1, i10 0" [kernel.cpp:42]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln39_1, i8 0" [kernel.cpp:42]   --->   Operation 36 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %tmp_29" [kernel.cpp:42]   --->   Operation 37 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i14 %tmp_s, i14 %zext_ln42" [kernel.cpp:42]   --->   Operation 38 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j1_cast = zext i10 %select_ln39" [kernel.cpp:39]   --->   Operation 39 'zext' 'j1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %select_ln39" [kernel.cpp:42]   --->   Operation 40 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln42 = add i14 %sub_ln42, i14 %zext_ln42_1" [kernel.cpp:42]   --->   Operation 41 'add' 'add_ln42' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i14 %add_ln42" [kernel.cpp:42]   --->   Operation 42 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i32 %v3, i64 0, i64 %zext_ln42_2" [kernel.cpp:42]   --->   Operation 43 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v204_addr = getelementptr i32 %v204, i64 0, i64 %j1_cast" [kernel.cpp:41]   --->   Operation 44 'getelementptr' 'v204_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%v204_load = load i10 %v204_addr" [kernel.cpp:41]   --->   Operation 45 'load' 'v204_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%v17 = load i14 %v3_addr" [kernel.cpp:42]   --->   Operation 46 'load' 'v17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v204_load = load i10 %v204_addr" [kernel.cpp:41]   --->   Operation 47 'load' 'v204_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%v17 = load i14 %v3_addr" [kernel.cpp:42]   --->   Operation 48 'load' 'v17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v16 = bitcast i32 %v204_load" [kernel.cpp:41]   --->   Operation 49 'bitcast' 'v16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [5/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 50 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 51 [4/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 51 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 52 [3/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 52 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [2/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 53 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 54 [1/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 54 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:40]   --->   Operation 58 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %v18, i14 %v3_addr" [kernel.cpp:44]   --->   Operation 59 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc66" [kernel.cpp:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v204]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 0100000000]
i1                    (alloca           ) [ 0100000000]
indvar_flatten13      (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten13_load (load             ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
icmp_ln39             (icmp             ) [ 0111111110]
add_ln39_1            (add              ) [ 0000000000]
br_ln39               (br               ) [ 0000000000]
j1_load               (load             ) [ 0000000000]
i1_load               (load             ) [ 0000000000]
add_ln39              (add              ) [ 0000000000]
icmp_ln40             (icmp             ) [ 0000000000]
select_ln39           (select           ) [ 0110000000]
select_ln39_1         (select           ) [ 0110000000]
add_ln40              (add              ) [ 0000000000]
store_ln40            (store            ) [ 0000000000]
store_ln40            (store            ) [ 0000000000]
store_ln40            (store            ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
tmp_29                (bitconcatenate   ) [ 0000000000]
zext_ln42             (zext             ) [ 0000000000]
sub_ln42              (sub              ) [ 0000000000]
j1_cast               (zext             ) [ 0000000000]
zext_ln42_1           (zext             ) [ 0000000000]
add_ln42              (add              ) [ 0000000000]
zext_ln42_2           (zext             ) [ 0000000000]
v3_addr               (getelementptr    ) [ 0101111111]
v204_addr             (getelementptr    ) [ 0101000000]
v204_load             (load             ) [ 0100100000]
v17                   (load             ) [ 0100111110]
v16                   (bitcast          ) [ 0100011110]
v18                   (fadd             ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln40     (specloopname     ) [ 0000000000]
store_ln44            (store            ) [ 0000000000]
br_ln40               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v204">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v204"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bias_i1_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten13_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v3_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="v204_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v204_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v204_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="7"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v17/2 store_ln44/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v18/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten13_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln39_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln39_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j1_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i1_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln39_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln40_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln39_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln39_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln40_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln40_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln40_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln40_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="1"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_29_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln42_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln42_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j1_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j1_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln42_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln42_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln42_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="v16_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v16/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="j1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten13_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln39_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="7"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="256" class="1005" name="select_ln39_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="262" class="1005" name="select_ln39_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="v3_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="v204_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v204_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="v204_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v204_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="v17_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v17 "/>
</bind>
</comp>

<comp id="289" class="1005" name="v16_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v16 "/>
</bind>
</comp>

<comp id="294" class="1005" name="v18_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="66" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="130" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="130" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="142" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="136" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="133" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="148" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="124" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="156" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="164" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="185" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="234"><net_src comp="54" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="241"><net_src comp="58" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="248"><net_src comp="62" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="255"><net_src comp="118" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="148" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="265"><net_src comp="156" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="271"><net_src comp="66" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="277"><net_src comp="73" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="282"><net_src comp="80" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="287"><net_src comp="86" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="292"><net_src comp="227" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="297"><net_src comp="96" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {9 }
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 : v3 | {2 3 }
	Port: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 : v204 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln39 : 2
		add_ln39_1 : 2
		br_ln39 : 3
		j1_load : 1
		i1_load : 1
		add_ln39 : 2
		icmp_ln40 : 2
		select_ln39 : 3
		select_ln39_1 : 3
		add_ln40 : 4
		store_ln40 : 3
		store_ln40 : 4
		store_ln40 : 5
	State 2
		zext_ln42 : 1
		sub_ln42 : 2
		add_ln42 : 3
		zext_ln42_2 : 4
		v3_addr : 5
		v204_addr : 1
		v204_load : 2
		v17 : 6
	State 3
	State 4
		v18 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |       grp_fu_96      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln39_1_fu_124  |    0    |    0    |    17   |
|    add   |    add_ln39_fu_136   |    0    |    0    |    13   |
|          |    add_ln40_fu_164   |    0    |    0    |    13   |
|          |    add_ln42_fu_216   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln39_fu_118   |    0    |    0    |    12   |
|          |   icmp_ln40_fu_142   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln39_fu_148  |    0    |    0    |    10   |
|          | select_ln39_1_fu_156 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln42_fu_203   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_185     |    0    |    0    |    0    |
|          |     tmp_29_fu_192    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln42_fu_199   |    0    |    0    |    0    |
|   zext   |    j1_cast_fu_209    |    0    |    0    |    0    |
|          |  zext_ln42_1_fu_213  |    0    |    0    |    0    |
|          |  zext_ln42_2_fu_222  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |   205   |   498   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i1_reg_238       |    4   |
|    icmp_ln39_reg_252   |    1   |
|indvar_flatten13_reg_245|   14   |
|       j1_reg_231       |   10   |
|  select_ln39_1_reg_262 |    4   |
|   select_ln39_reg_256  |   10   |
|       v16_reg_289      |   32   |
|       v17_reg_284      |   32   |
|       v18_reg_294      |   32   |
|    v204_addr_reg_274   |   10   |
|    v204_load_reg_279   |   32   |
|     v3_addr_reg_268    |   14   |
+------------------------+--------+
|          Total         |   195  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_96    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   400  |   525  |
+-----------+--------+--------+--------+--------+
