#0xB3 CPL C
RF(IR, WE),BUS(ROM) # IR<-instruction
RF(PSW),   BR(A7)   # T0 <- WR
RF(PSW, WE), ALU(SETCY), BR(CPLQ), J(STAGE_CHECK_INTERRUPT_SKIP_LOAD_IR)
