riscv-sim proj1_1.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_1.bin > ref_output.txt
diff my_output.txt ref_output.txt > diff.txt
riscv-sim proj1_2.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_2.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt
riscv-sim proj1_3.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_3.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt
riscv-sim proj1_4.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_4.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt
riscv-sim proj1_5.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_5.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt
riscv-sim proj1_6.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_6.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt
riscv-sim proj1_7.bin > my_output.txt
/home/swe3005/2023f/proj1/riscv-sim proj1_7.bin > ref_output.txt
diff my_output.txt ref_output.txt >> diff.txt