Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed May 10 09:12:33 2017
| Host             : Acer-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_power_routed.rpt -pb design_1_power_summary_routed.pb
| Design           : design_1
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.253 |
| Dynamic (W)              | 2.071 |
| Device Static (W)        | 0.182 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 59.0  |
| Junction Temperature (C) | 51.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.070 |        3 |       --- |             --- |
| Slice Logic              |     0.109 |    43728 |       --- |             --- |
|   LUT as Logic           |     0.098 |    17563 |     53200 |           33.01 |
|   Register               |     0.006 |    18101 |    106400 |           17.01 |
|   CARRY4                 |     0.004 |     1367 |     13300 |           10.28 |
|   LUT as Distributed RAM |    <0.001 |      736 |     17400 |            4.23 |
|   LUT as Shift Register  |    <0.001 |      140 |     17400 |            0.80 |
|   F7/F8 Muxes            |    <0.001 |      202 |     53200 |            0.38 |
|   Others                 |     0.000 |     2611 |       --- |             --- |
| Signals                  |     0.164 |    39122 |       --- |             --- |
| Block RAM                |     0.140 |     88.5 |       140 |           63.21 |
| DSPs                     |     0.059 |      102 |       220 |           46.36 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.182 |          |           |                 |
| Total                    |     2.253 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.554 |       0.531 |      0.023 |
| Vccaux    |       1.800 |     0.022 |       0.000 |      0.022 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.010 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.718 |      0.037 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------+-----------------+
| Clock      | Domain                                           | Constraint (ns) |
+------------+--------------------------------------------------+-----------------+
| clk_fpga_0 | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| design_1                                                            |     2.071 |
|   dateport_0                                                        |     0.535 |
|     inst                                                            |     0.535 |
|       C1_bias_U                                                     |    <0.001 |
|         dateport_C1_bias_ram_U                                      |    <0.001 |
|           ram_reg_0_7_0_0                                           |    <0.001 |
|           ram_reg_0_7_10_10                                         |    <0.001 |
|           ram_reg_0_7_11_11                                         |    <0.001 |
|           ram_reg_0_7_12_12                                         |    <0.001 |
|           ram_reg_0_7_13_13                                         |    <0.001 |
|           ram_reg_0_7_14_14                                         |    <0.001 |
|           ram_reg_0_7_15_15                                         |    <0.001 |
|           ram_reg_0_7_16_16                                         |    <0.001 |
|           ram_reg_0_7_17_17                                         |    <0.001 |
|           ram_reg_0_7_18_18                                         |    <0.001 |
|           ram_reg_0_7_19_19                                         |    <0.001 |
|           ram_reg_0_7_1_1                                           |    <0.001 |
|           ram_reg_0_7_20_20                                         |    <0.001 |
|           ram_reg_0_7_21_21                                         |    <0.001 |
|           ram_reg_0_7_22_22                                         |    <0.001 |
|           ram_reg_0_7_23_23                                         |    <0.001 |
|           ram_reg_0_7_24_24                                         |    <0.001 |
|           ram_reg_0_7_25_25                                         |    <0.001 |
|           ram_reg_0_7_26_26                                         |    <0.001 |
|           ram_reg_0_7_27_27                                         |    <0.001 |
|           ram_reg_0_7_28_28                                         |    <0.001 |
|           ram_reg_0_7_29_29                                         |    <0.001 |
|           ram_reg_0_7_2_2                                           |    <0.001 |
|           ram_reg_0_7_30_30                                         |    <0.001 |
|           ram_reg_0_7_31_31                                         |    <0.001 |
|           ram_reg_0_7_3_3                                           |    <0.001 |
|           ram_reg_0_7_4_4                                           |    <0.001 |
|           ram_reg_0_7_5_5                                           |    <0.001 |
|           ram_reg_0_7_6_6                                           |    <0.001 |
|           ram_reg_0_7_7_7                                           |    <0.001 |
|           ram_reg_0_7_8_8                                           |    <0.001 |
|           ram_reg_0_7_9_9                                           |    <0.001 |
|       C1_d_U                                                        |     0.024 |
|         dateport_C1_d_ram_U                                         |     0.024 |
|       C1_dbias_U                                                    |    <0.001 |
|         dateport_C1_bias_ram_U                                      |    <0.001 |
|           ram_reg_0_7_0_0                                           |    <0.001 |
|           ram_reg_0_7_10_10                                         |    <0.001 |
|           ram_reg_0_7_11_11                                         |    <0.001 |
|           ram_reg_0_7_12_12                                         |    <0.001 |
|           ram_reg_0_7_13_13                                         |    <0.001 |
|           ram_reg_0_7_14_14                                         |    <0.001 |
|           ram_reg_0_7_15_15                                         |    <0.001 |
|           ram_reg_0_7_16_16                                         |    <0.001 |
|           ram_reg_0_7_17_17                                         |    <0.001 |
|           ram_reg_0_7_18_18                                         |    <0.001 |
|           ram_reg_0_7_19_19                                         |    <0.001 |
|           ram_reg_0_7_1_1                                           |    <0.001 |
|           ram_reg_0_7_20_20                                         |    <0.001 |
|           ram_reg_0_7_21_21                                         |    <0.001 |
|           ram_reg_0_7_22_22                                         |    <0.001 |
|           ram_reg_0_7_23_23                                         |    <0.001 |
|           ram_reg_0_7_24_24                                         |    <0.001 |
|           ram_reg_0_7_25_25                                         |    <0.001 |
|           ram_reg_0_7_26_26                                         |    <0.001 |
|           ram_reg_0_7_27_27                                         |    <0.001 |
|           ram_reg_0_7_28_28                                         |    <0.001 |
|           ram_reg_0_7_29_29                                         |    <0.001 |
|           ram_reg_0_7_2_2                                           |    <0.001 |
|           ram_reg_0_7_30_30                                         |    <0.001 |
|           ram_reg_0_7_31_31                                         |    <0.001 |
|           ram_reg_0_7_3_3                                           |    <0.001 |
|           ram_reg_0_7_4_4                                           |    <0.001 |
|           ram_reg_0_7_5_5                                           |    <0.001 |
|           ram_reg_0_7_6_6                                           |    <0.001 |
|           ram_reg_0_7_7_7                                           |    <0.001 |
|           ram_reg_0_7_8_8                                           |    <0.001 |
|           ram_reg_0_7_9_9                                           |    <0.001 |
|       C1_dmapData_U                                                 |    <0.001 |
|         dateport_C1_dmapData_ram_U                                  |    <0.001 |
|       C1_mapData_U                                                  |    <0.001 |
|         dateport_C1_mapData_ram_U                                   |    <0.001 |
|       C1_v_U                                                        |     0.017 |
|         dateport_C1_v_ram_U                                         |     0.017 |
|       C1_y_U                                                        |     0.016 |
|         dateport_C1_v_ram_U                                         |     0.016 |
|       C3_bias_U                                                     |    <0.001 |
|         dateport_C3_bias_ram_U                                      |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       C3_d_U                                                        |     0.005 |
|         dateport_C3_d_ram_U                                         |     0.005 |
|       C3_dbias_U                                                    |    <0.001 |
|         dateport_C3_bias_ram_U                                      |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       C3_dmapData_U                                                 |     0.004 |
|         dateport_C3_dmapData_ram_U                                  |     0.004 |
|       C3_mapData_U                                                  |     0.001 |
|         dateport_C3_mapData_ram_U                                   |     0.001 |
|       C3_y_U                                                        |     0.007 |
|         dateport_C3_y_ram_U                                         |     0.007 |
|       C5_bias_U                                                     |    <0.001 |
|         dateport_C5_v_ram_U                                         |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_0_0__0                                       |    <0.001 |
|           ram_reg_0_15_0_0__1                                       |    <0.001 |
|           ram_reg_0_15_0_0__10                                      |    <0.001 |
|           ram_reg_0_15_0_0__11                                      |    <0.001 |
|           ram_reg_0_15_0_0__12                                      |    <0.001 |
|           ram_reg_0_15_0_0__13                                      |    <0.001 |
|           ram_reg_0_15_0_0__14                                      |    <0.001 |
|           ram_reg_0_15_0_0__15                                      |    <0.001 |
|           ram_reg_0_15_0_0__16                                      |    <0.001 |
|           ram_reg_0_15_0_0__17                                      |    <0.001 |
|           ram_reg_0_15_0_0__18                                      |    <0.001 |
|           ram_reg_0_15_0_0__19                                      |    <0.001 |
|           ram_reg_0_15_0_0__2                                       |    <0.001 |
|           ram_reg_0_15_0_0__20                                      |    <0.001 |
|           ram_reg_0_15_0_0__21                                      |    <0.001 |
|           ram_reg_0_15_0_0__22                                      |    <0.001 |
|           ram_reg_0_15_0_0__23                                      |    <0.001 |
|           ram_reg_0_15_0_0__24                                      |    <0.001 |
|           ram_reg_0_15_0_0__25                                      |    <0.001 |
|           ram_reg_0_15_0_0__26                                      |    <0.001 |
|           ram_reg_0_15_0_0__27                                      |    <0.001 |
|           ram_reg_0_15_0_0__28                                      |    <0.001 |
|           ram_reg_0_15_0_0__29                                      |    <0.001 |
|           ram_reg_0_15_0_0__3                                       |    <0.001 |
|           ram_reg_0_15_0_0__30                                      |    <0.001 |
|           ram_reg_0_15_0_0__31                                      |    <0.001 |
|           ram_reg_0_15_0_0__32                                      |    <0.001 |
|           ram_reg_0_15_0_0__33                                      |    <0.001 |
|           ram_reg_0_15_0_0__34                                      |    <0.001 |
|           ram_reg_0_15_0_0__35                                      |    <0.001 |
|           ram_reg_0_15_0_0__36                                      |    <0.001 |
|           ram_reg_0_15_0_0__37                                      |    <0.001 |
|           ram_reg_0_15_0_0__38                                      |    <0.001 |
|           ram_reg_0_15_0_0__39                                      |    <0.001 |
|           ram_reg_0_15_0_0__4                                       |    <0.001 |
|           ram_reg_0_15_0_0__40                                      |    <0.001 |
|           ram_reg_0_15_0_0__41                                      |    <0.001 |
|           ram_reg_0_15_0_0__42                                      |    <0.001 |
|           ram_reg_0_15_0_0__43                                      |    <0.001 |
|           ram_reg_0_15_0_0__44                                      |    <0.001 |
|           ram_reg_0_15_0_0__45                                      |    <0.001 |
|           ram_reg_0_15_0_0__46                                      |    <0.001 |
|           ram_reg_0_15_0_0__47                                      |    <0.001 |
|           ram_reg_0_15_0_0__48                                      |    <0.001 |
|           ram_reg_0_15_0_0__49                                      |    <0.001 |
|           ram_reg_0_15_0_0__5                                       |    <0.001 |
|           ram_reg_0_15_0_0__50                                      |    <0.001 |
|           ram_reg_0_15_0_0__51                                      |    <0.001 |
|           ram_reg_0_15_0_0__52                                      |    <0.001 |
|           ram_reg_0_15_0_0__53                                      |    <0.001 |
|           ram_reg_0_15_0_0__54                                      |    <0.001 |
|           ram_reg_0_15_0_0__55                                      |    <0.001 |
|           ram_reg_0_15_0_0__56                                      |    <0.001 |
|           ram_reg_0_15_0_0__57                                      |    <0.001 |
|           ram_reg_0_15_0_0__58                                      |    <0.001 |
|           ram_reg_0_15_0_0__59                                      |    <0.001 |
|           ram_reg_0_15_0_0__6                                       |    <0.001 |
|           ram_reg_0_15_0_0__60                                      |    <0.001 |
|           ram_reg_0_15_0_0__61                                      |    <0.001 |
|           ram_reg_0_15_0_0__62                                      |    <0.001 |
|           ram_reg_0_15_0_0__7                                       |    <0.001 |
|           ram_reg_0_15_0_0__8                                       |    <0.001 |
|           ram_reg_0_15_0_0__9                                       |    <0.001 |
|       C5_d_U                                                        |    <0.001 |
|         dateport_C5_v_ram_U                                         |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_0_0__0                                       |    <0.001 |
|           ram_reg_0_15_0_0__1                                       |    <0.001 |
|           ram_reg_0_15_0_0__10                                      |    <0.001 |
|           ram_reg_0_15_0_0__11                                      |    <0.001 |
|           ram_reg_0_15_0_0__12                                      |    <0.001 |
|           ram_reg_0_15_0_0__13                                      |    <0.001 |
|           ram_reg_0_15_0_0__14                                      |    <0.001 |
|           ram_reg_0_15_0_0__15                                      |    <0.001 |
|           ram_reg_0_15_0_0__16                                      |    <0.001 |
|           ram_reg_0_15_0_0__17                                      |    <0.001 |
|           ram_reg_0_15_0_0__18                                      |    <0.001 |
|           ram_reg_0_15_0_0__19                                      |    <0.001 |
|           ram_reg_0_15_0_0__2                                       |    <0.001 |
|           ram_reg_0_15_0_0__20                                      |    <0.001 |
|           ram_reg_0_15_0_0__21                                      |    <0.001 |
|           ram_reg_0_15_0_0__22                                      |    <0.001 |
|           ram_reg_0_15_0_0__23                                      |    <0.001 |
|           ram_reg_0_15_0_0__24                                      |    <0.001 |
|           ram_reg_0_15_0_0__25                                      |    <0.001 |
|           ram_reg_0_15_0_0__26                                      |    <0.001 |
|           ram_reg_0_15_0_0__27                                      |    <0.001 |
|           ram_reg_0_15_0_0__28                                      |    <0.001 |
|           ram_reg_0_15_0_0__29                                      |    <0.001 |
|           ram_reg_0_15_0_0__3                                       |    <0.001 |
|           ram_reg_0_15_0_0__30                                      |    <0.001 |
|           ram_reg_0_15_0_0__31                                      |    <0.001 |
|           ram_reg_0_15_0_0__32                                      |    <0.001 |
|           ram_reg_0_15_0_0__33                                      |    <0.001 |
|           ram_reg_0_15_0_0__34                                      |    <0.001 |
|           ram_reg_0_15_0_0__35                                      |    <0.001 |
|           ram_reg_0_15_0_0__36                                      |    <0.001 |
|           ram_reg_0_15_0_0__37                                      |    <0.001 |
|           ram_reg_0_15_0_0__38                                      |    <0.001 |
|           ram_reg_0_15_0_0__39                                      |    <0.001 |
|           ram_reg_0_15_0_0__4                                       |    <0.001 |
|           ram_reg_0_15_0_0__40                                      |    <0.001 |
|           ram_reg_0_15_0_0__41                                      |    <0.001 |
|           ram_reg_0_15_0_0__42                                      |    <0.001 |
|           ram_reg_0_15_0_0__43                                      |    <0.001 |
|           ram_reg_0_15_0_0__44                                      |    <0.001 |
|           ram_reg_0_15_0_0__45                                      |    <0.001 |
|           ram_reg_0_15_0_0__46                                      |    <0.001 |
|           ram_reg_0_15_0_0__47                                      |    <0.001 |
|           ram_reg_0_15_0_0__48                                      |    <0.001 |
|           ram_reg_0_15_0_0__49                                      |    <0.001 |
|           ram_reg_0_15_0_0__5                                       |    <0.001 |
|           ram_reg_0_15_0_0__50                                      |    <0.001 |
|           ram_reg_0_15_0_0__51                                      |    <0.001 |
|           ram_reg_0_15_0_0__52                                      |    <0.001 |
|           ram_reg_0_15_0_0__53                                      |    <0.001 |
|           ram_reg_0_15_0_0__54                                      |    <0.001 |
|           ram_reg_0_15_0_0__55                                      |    <0.001 |
|           ram_reg_0_15_0_0__56                                      |    <0.001 |
|           ram_reg_0_15_0_0__57                                      |    <0.001 |
|           ram_reg_0_15_0_0__58                                      |    <0.001 |
|           ram_reg_0_15_0_0__59                                      |    <0.001 |
|           ram_reg_0_15_0_0__6                                       |    <0.001 |
|           ram_reg_0_15_0_0__60                                      |    <0.001 |
|           ram_reg_0_15_0_0__61                                      |    <0.001 |
|           ram_reg_0_15_0_0__62                                      |    <0.001 |
|           ram_reg_0_15_0_0__7                                       |    <0.001 |
|           ram_reg_0_15_0_0__8                                       |    <0.001 |
|           ram_reg_0_15_0_0__9                                       |    <0.001 |
|       C5_dbias_U                                                    |    <0.001 |
|         dateport_C5_v_ram_U                                         |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_0_0__0                                       |    <0.001 |
|           ram_reg_0_15_0_0__1                                       |    <0.001 |
|           ram_reg_0_15_0_0__10                                      |    <0.001 |
|           ram_reg_0_15_0_0__11                                      |    <0.001 |
|           ram_reg_0_15_0_0__12                                      |    <0.001 |
|           ram_reg_0_15_0_0__13                                      |    <0.001 |
|           ram_reg_0_15_0_0__14                                      |    <0.001 |
|           ram_reg_0_15_0_0__15                                      |    <0.001 |
|           ram_reg_0_15_0_0__16                                      |    <0.001 |
|           ram_reg_0_15_0_0__17                                      |    <0.001 |
|           ram_reg_0_15_0_0__18                                      |    <0.001 |
|           ram_reg_0_15_0_0__19                                      |    <0.001 |
|           ram_reg_0_15_0_0__2                                       |    <0.001 |
|           ram_reg_0_15_0_0__20                                      |    <0.001 |
|           ram_reg_0_15_0_0__21                                      |    <0.001 |
|           ram_reg_0_15_0_0__22                                      |    <0.001 |
|           ram_reg_0_15_0_0__23                                      |    <0.001 |
|           ram_reg_0_15_0_0__24                                      |    <0.001 |
|           ram_reg_0_15_0_0__25                                      |    <0.001 |
|           ram_reg_0_15_0_0__26                                      |    <0.001 |
|           ram_reg_0_15_0_0__27                                      |    <0.001 |
|           ram_reg_0_15_0_0__28                                      |    <0.001 |
|           ram_reg_0_15_0_0__29                                      |    <0.001 |
|           ram_reg_0_15_0_0__3                                       |    <0.001 |
|           ram_reg_0_15_0_0__30                                      |    <0.001 |
|           ram_reg_0_15_0_0__31                                      |    <0.001 |
|           ram_reg_0_15_0_0__32                                      |    <0.001 |
|           ram_reg_0_15_0_0__33                                      |    <0.001 |
|           ram_reg_0_15_0_0__34                                      |    <0.001 |
|           ram_reg_0_15_0_0__35                                      |    <0.001 |
|           ram_reg_0_15_0_0__36                                      |    <0.001 |
|           ram_reg_0_15_0_0__37                                      |    <0.001 |
|           ram_reg_0_15_0_0__38                                      |    <0.001 |
|           ram_reg_0_15_0_0__39                                      |    <0.001 |
|           ram_reg_0_15_0_0__4                                       |    <0.001 |
|           ram_reg_0_15_0_0__40                                      |    <0.001 |
|           ram_reg_0_15_0_0__41                                      |    <0.001 |
|           ram_reg_0_15_0_0__42                                      |    <0.001 |
|           ram_reg_0_15_0_0__43                                      |    <0.001 |
|           ram_reg_0_15_0_0__44                                      |    <0.001 |
|           ram_reg_0_15_0_0__45                                      |    <0.001 |
|           ram_reg_0_15_0_0__46                                      |    <0.001 |
|           ram_reg_0_15_0_0__47                                      |    <0.001 |
|           ram_reg_0_15_0_0__48                                      |    <0.001 |
|           ram_reg_0_15_0_0__49                                      |    <0.001 |
|           ram_reg_0_15_0_0__5                                       |    <0.001 |
|           ram_reg_0_15_0_0__50                                      |    <0.001 |
|           ram_reg_0_15_0_0__51                                      |    <0.001 |
|           ram_reg_0_15_0_0__52                                      |    <0.001 |
|           ram_reg_0_15_0_0__53                                      |    <0.001 |
|           ram_reg_0_15_0_0__54                                      |    <0.001 |
|           ram_reg_0_15_0_0__55                                      |    <0.001 |
|           ram_reg_0_15_0_0__56                                      |    <0.001 |
|           ram_reg_0_15_0_0__57                                      |    <0.001 |
|           ram_reg_0_15_0_0__58                                      |    <0.001 |
|           ram_reg_0_15_0_0__59                                      |    <0.001 |
|           ram_reg_0_15_0_0__6                                       |    <0.001 |
|           ram_reg_0_15_0_0__60                                      |    <0.001 |
|           ram_reg_0_15_0_0__61                                      |    <0.001 |
|           ram_reg_0_15_0_0__62                                      |    <0.001 |
|           ram_reg_0_15_0_0__7                                       |    <0.001 |
|           ram_reg_0_15_0_0__8                                       |    <0.001 |
|           ram_reg_0_15_0_0__9                                       |    <0.001 |
|       C5_dmapData_U                                                 |     0.014 |
|         dateport_C5_dmapData_ram_U                                  |     0.014 |
|       C5_mapData_U                                                  |     0.018 |
|         dateport_C5_mapData_ram_U                                   |     0.018 |
|       C5_v_U                                                        |    <0.001 |
|         dateport_C5_v_ram_U                                         |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_0_0__0                                       |    <0.001 |
|           ram_reg_0_15_0_0__1                                       |    <0.001 |
|           ram_reg_0_15_0_0__10                                      |    <0.001 |
|           ram_reg_0_15_0_0__11                                      |    <0.001 |
|           ram_reg_0_15_0_0__12                                      |    <0.001 |
|           ram_reg_0_15_0_0__13                                      |    <0.001 |
|           ram_reg_0_15_0_0__14                                      |    <0.001 |
|           ram_reg_0_15_0_0__15                                      |    <0.001 |
|           ram_reg_0_15_0_0__16                                      |    <0.001 |
|           ram_reg_0_15_0_0__17                                      |    <0.001 |
|           ram_reg_0_15_0_0__18                                      |    <0.001 |
|           ram_reg_0_15_0_0__19                                      |    <0.001 |
|           ram_reg_0_15_0_0__2                                       |    <0.001 |
|           ram_reg_0_15_0_0__20                                      |    <0.001 |
|           ram_reg_0_15_0_0__21                                      |    <0.001 |
|           ram_reg_0_15_0_0__22                                      |    <0.001 |
|           ram_reg_0_15_0_0__23                                      |    <0.001 |
|           ram_reg_0_15_0_0__24                                      |    <0.001 |
|           ram_reg_0_15_0_0__25                                      |    <0.001 |
|           ram_reg_0_15_0_0__26                                      |    <0.001 |
|           ram_reg_0_15_0_0__27                                      |    <0.001 |
|           ram_reg_0_15_0_0__28                                      |    <0.001 |
|           ram_reg_0_15_0_0__29                                      |    <0.001 |
|           ram_reg_0_15_0_0__3                                       |    <0.001 |
|           ram_reg_0_15_0_0__30                                      |    <0.001 |
|           ram_reg_0_15_0_0__31                                      |    <0.001 |
|           ram_reg_0_15_0_0__32                                      |    <0.001 |
|           ram_reg_0_15_0_0__33                                      |    <0.001 |
|           ram_reg_0_15_0_0__34                                      |    <0.001 |
|           ram_reg_0_15_0_0__35                                      |    <0.001 |
|           ram_reg_0_15_0_0__36                                      |    <0.001 |
|           ram_reg_0_15_0_0__37                                      |    <0.001 |
|           ram_reg_0_15_0_0__38                                      |    <0.001 |
|           ram_reg_0_15_0_0__39                                      |    <0.001 |
|           ram_reg_0_15_0_0__4                                       |    <0.001 |
|           ram_reg_0_15_0_0__40                                      |    <0.001 |
|           ram_reg_0_15_0_0__41                                      |    <0.001 |
|           ram_reg_0_15_0_0__42                                      |    <0.001 |
|           ram_reg_0_15_0_0__43                                      |    <0.001 |
|           ram_reg_0_15_0_0__44                                      |    <0.001 |
|           ram_reg_0_15_0_0__45                                      |    <0.001 |
|           ram_reg_0_15_0_0__46                                      |    <0.001 |
|           ram_reg_0_15_0_0__47                                      |    <0.001 |
|           ram_reg_0_15_0_0__48                                      |    <0.001 |
|           ram_reg_0_15_0_0__49                                      |    <0.001 |
|           ram_reg_0_15_0_0__5                                       |    <0.001 |
|           ram_reg_0_15_0_0__50                                      |    <0.001 |
|           ram_reg_0_15_0_0__51                                      |    <0.001 |
|           ram_reg_0_15_0_0__52                                      |    <0.001 |
|           ram_reg_0_15_0_0__53                                      |    <0.001 |
|           ram_reg_0_15_0_0__54                                      |    <0.001 |
|           ram_reg_0_15_0_0__55                                      |    <0.001 |
|           ram_reg_0_15_0_0__56                                      |    <0.001 |
|           ram_reg_0_15_0_0__57                                      |    <0.001 |
|           ram_reg_0_15_0_0__58                                      |    <0.001 |
|           ram_reg_0_15_0_0__59                                      |    <0.001 |
|           ram_reg_0_15_0_0__6                                       |    <0.001 |
|           ram_reg_0_15_0_0__60                                      |    <0.001 |
|           ram_reg_0_15_0_0__61                                      |    <0.001 |
|           ram_reg_0_15_0_0__62                                      |    <0.001 |
|           ram_reg_0_15_0_0__7                                       |    <0.001 |
|           ram_reg_0_15_0_0__8                                       |    <0.001 |
|           ram_reg_0_15_0_0__9                                       |    <0.001 |
|       C5_y_U                                                        |    <0.001 |
|         dateport_C5_v_ram_U                                         |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_0_0__0                                       |    <0.001 |
|           ram_reg_0_15_0_0__1                                       |    <0.001 |
|           ram_reg_0_15_0_0__10                                      |    <0.001 |
|           ram_reg_0_15_0_0__11                                      |    <0.001 |
|           ram_reg_0_15_0_0__12                                      |    <0.001 |
|           ram_reg_0_15_0_0__13                                      |    <0.001 |
|           ram_reg_0_15_0_0__14                                      |    <0.001 |
|           ram_reg_0_15_0_0__15                                      |    <0.001 |
|           ram_reg_0_15_0_0__16                                      |    <0.001 |
|           ram_reg_0_15_0_0__17                                      |    <0.001 |
|           ram_reg_0_15_0_0__18                                      |    <0.001 |
|           ram_reg_0_15_0_0__19                                      |    <0.001 |
|           ram_reg_0_15_0_0__2                                       |    <0.001 |
|           ram_reg_0_15_0_0__20                                      |    <0.001 |
|           ram_reg_0_15_0_0__21                                      |    <0.001 |
|           ram_reg_0_15_0_0__22                                      |    <0.001 |
|           ram_reg_0_15_0_0__23                                      |    <0.001 |
|           ram_reg_0_15_0_0__24                                      |    <0.001 |
|           ram_reg_0_15_0_0__25                                      |    <0.001 |
|           ram_reg_0_15_0_0__26                                      |    <0.001 |
|           ram_reg_0_15_0_0__27                                      |    <0.001 |
|           ram_reg_0_15_0_0__28                                      |    <0.001 |
|           ram_reg_0_15_0_0__29                                      |    <0.001 |
|           ram_reg_0_15_0_0__3                                       |    <0.001 |
|           ram_reg_0_15_0_0__30                                      |    <0.001 |
|           ram_reg_0_15_0_0__31                                      |    <0.001 |
|           ram_reg_0_15_0_0__32                                      |    <0.001 |
|           ram_reg_0_15_0_0__33                                      |    <0.001 |
|           ram_reg_0_15_0_0__34                                      |    <0.001 |
|           ram_reg_0_15_0_0__35                                      |    <0.001 |
|           ram_reg_0_15_0_0__36                                      |    <0.001 |
|           ram_reg_0_15_0_0__37                                      |    <0.001 |
|           ram_reg_0_15_0_0__38                                      |    <0.001 |
|           ram_reg_0_15_0_0__39                                      |    <0.001 |
|           ram_reg_0_15_0_0__4                                       |    <0.001 |
|           ram_reg_0_15_0_0__40                                      |    <0.001 |
|           ram_reg_0_15_0_0__41                                      |    <0.001 |
|           ram_reg_0_15_0_0__42                                      |    <0.001 |
|           ram_reg_0_15_0_0__43                                      |    <0.001 |
|           ram_reg_0_15_0_0__44                                      |    <0.001 |
|           ram_reg_0_15_0_0__45                                      |    <0.001 |
|           ram_reg_0_15_0_0__46                                      |    <0.001 |
|           ram_reg_0_15_0_0__47                                      |    <0.001 |
|           ram_reg_0_15_0_0__48                                      |    <0.001 |
|           ram_reg_0_15_0_0__49                                      |    <0.001 |
|           ram_reg_0_15_0_0__5                                       |    <0.001 |
|           ram_reg_0_15_0_0__50                                      |    <0.001 |
|           ram_reg_0_15_0_0__51                                      |    <0.001 |
|           ram_reg_0_15_0_0__52                                      |    <0.001 |
|           ram_reg_0_15_0_0__53                                      |    <0.001 |
|           ram_reg_0_15_0_0__54                                      |    <0.001 |
|           ram_reg_0_15_0_0__55                                      |    <0.001 |
|           ram_reg_0_15_0_0__56                                      |    <0.001 |
|           ram_reg_0_15_0_0__57                                      |    <0.001 |
|           ram_reg_0_15_0_0__58                                      |    <0.001 |
|           ram_reg_0_15_0_0__59                                      |    <0.001 |
|           ram_reg_0_15_0_0__6                                       |    <0.001 |
|           ram_reg_0_15_0_0__60                                      |    <0.001 |
|           ram_reg_0_15_0_0__61                                      |    <0.001 |
|           ram_reg_0_15_0_0__62                                      |    <0.001 |
|           ram_reg_0_15_0_0__7                                       |    <0.001 |
|           ram_reg_0_15_0_0__8                                       |    <0.001 |
|           ram_reg_0_15_0_0__9                                       |    <0.001 |
|       S2_d_U                                                        |     0.002 |
|         dateport_S2_d_ram_U                                         |     0.002 |
|       S2_y_U                                                        |     0.003 |
|         dateport_S2_y_ram_U                                         |     0.003 |
|       S4_d_U                                                        |     0.003 |
|         dateport_S4_d_ram_U                                         |     0.003 |
|       S4_y_U                                                        |     0.002 |
|         dateport_S4_y_ram_U                                         |     0.002 |
|       dateport_AXILiteS_s_axi_U                                     |    <0.001 |
|       dateport_fcmp_32ns_32ns_1_1_U127                              |    <0.001 |
|         dateport_ap_fcmp_0_no_dsp_32_u                              |    <0.001 |
|           U0                                                        |    <0.001 |
|             i_synth                                                 |    <0.001 |
|               COMP_OP.SPD.OP                                        |    <0.001 |
|                 STRUCT_CMP.A_EQ_B_DET                               |    <0.001 |
|                   WIDE_AND                                          |    <0.001 |
|                 STRUCT_CMP.A_EXP_ALL_ONE_DET                        |    <0.001 |
|                   CARRY_ZERO_DET                                    |    <0.001 |
|                 STRUCT_CMP.A_FRAC_NOT_ZERO_DET                      |    <0.001 |
|                   WIDE_NOR                                          |    <0.001 |
|                 STRUCT_CMP.A_GT_B_DET                               |    <0.001 |
|                   C_CHAIN                                           |    <0.001 |
|                 STRUCT_CMP.B_EXP_ALL_ONE_DET                        |    <0.001 |
|                   CARRY_ZERO_DET                                    |    <0.001 |
|                 STRUCT_CMP.B_FRAC_NOT_ZERO_DET                      |    <0.001 |
|                   WIDE_NOR                                          |    <0.001 |
|                 STRUCT_CMP.EXP_ALL_ZERO_DET                         |    <0.001 |
|                   CARRY_ZERO_DET                                    |    <0.001 |
|       dateport_fsub_32ns_32ns_32_5_full_dsp_U125                    |     0.006 |
|         dateport_ap_fsub_3_full_dsp_32_u                            |     0.005 |
|           U0                                                        |     0.005 |
|             i_synth                                                 |     0.005 |
|               ADDSUB_OP.ADDSUB                                      |     0.005 |
|                 SPEED_OP.DSP.OP                                     |     0.005 |
|                   A_IP_DELAY                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   B_IP_DELAY                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   DSP48E1_BODY.ALIGN_ADD                            |     0.001 |
|                     DSP2                                            |     0.001 |
|                     ZERO_14_DET.CARRY_MUX                           |    <0.001 |
|                     ZERO_14_DET.ZERO_DET                            |    <0.001 |
|                       CARRY_ZERO_DET                                |    <0.001 |
|                     Z_14_LZD_DELAY                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   DSP48E1_BODY.NORM_RND                             |     0.001 |
|                     LOD                                             |    <0.001 |
|                     MSBS_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ROUND_BIT_DELAY                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SHIFT_RND                                       |     0.001 |
|                   EXP                                               |     0.002 |
|                     A_EXP_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     A_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     BMA_EXP_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_EXP_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_SIGN_DELAY                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     CANCELLATION_DELAY                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     DET_SIGN_DELAY                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     EXP_OFF.LRG_EXP_DELAY                           |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     EXP_OFF.STRUCT_ADD                              |    <0.001 |
|                     NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY        |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     NUMB_CMP                                        |    <0.001 |
|                       NOT_FAST.CMP                                  |    <0.001 |
|                         C_CHAIN                                     |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SUB_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|       dateport_sitofp_32ns_32_6_U126                                |    <0.001 |
|         dateport_ap_sitofp_4_no_dsp_32_u                            |    <0.001 |
|           U0                                                        |    <0.001 |
|             i_synth                                                 |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                  |    <0.001 |
|                 EXP                                                 |    <0.001 |
|                   IP_SIGN_DELAY                                     |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   ZERO_DELAY                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                 LZE                                                 |    <0.001 |
|                   ENCODE[0].DIST_DEL                                |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   ENCODE[1].DIST_DEL                                |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   ENCODE[1].MUX_0                                   |    <0.001 |
|                     OP_DEL                                          |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   ZERO_DET_CC_1                                     |    <0.001 |
|                   ZERO_DET_CC_2.CC                                  |    <0.001 |
|                 M_ABS                                               |    <0.001 |
|                   Q_DEL                                             |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                 NEED_Z_DET.Z_DET                                    |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                               |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   Z_C_DEL                                           |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                 NORM_SHIFT                                          |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                             |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                 OP                                                  |    <0.001 |
|                 ROUND                                               |     0.000 |
|                   LOGIC.RND1                                        |     0.000 |
|                   LOGIC.RND2                                        |     0.000 |
|                   RND_BIT_GEN                                       |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1             |     0.000 |
|                 Z_C_DEL                                             |    <0.001 |
|                   i_pipe                                            |    <0.001 |
|       grp_dateport_C1_conv_fu_402                                   |     0.013 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U0                    |     0.007 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |    <0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U2                              |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U1                     |     0.002 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.001 |
|             U0                                                      |     0.001 |
|               i_synth                                               |     0.001 |
|                 MULT.OP                                             |     0.001 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_C3_conv_fu_378                                   |     0.028 |
|         C3_v_U                                                      |     0.006 |
|           dateport_C3_conv_C3_v_ram_U                               |     0.006 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U12                   |     0.010 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.009 |
|             U0                                                      |     0.009 |
|               i_synth                                               |     0.009 |
|                 ADDSUB_OP.ADDSUB                                    |     0.009 |
|                   SPEED_OP.DSP.OP                                   |     0.009 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.002 |
|                       DSP2                                          |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.004 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U14                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U13                    |     0.006 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_C5_conv_fu_474                                   |     0.018 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U24                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 ADDSUB_OP.ADDSUB                                    |     0.007 |
|                   SPEED_OP.DSP.OP                                   |     0.007 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U26                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U25                    |     0.005 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_DC1_layer_fu_342                                 |     0.028 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U70                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U71                   |     0.006 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.002 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U74                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U75                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U72                    |     0.003 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.002 |
|             U0                                                      |     0.002 |
|               i_synth                                               |     0.002 |
|                 MULT.OP                                             |     0.002 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U73                    |     0.003 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.002 |
|             U0                                                      |     0.002 |
|               i_synth                                               |     0.002 |
|                 MULT.OP                                             |     0.002 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_DC3_layer_fu_354                                 |     0.028 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U54                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U55                   |     0.007 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U58                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U59                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U56                    |     0.004 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.002 |
|             U0                                                      |     0.002 |
|               i_synth                                               |     0.002 |
|                 MULT.OP                                             |     0.002 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U57                    |     0.003 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.003 |
|             U0                                                      |     0.003 |
|               i_synth                                               |     0.003 |
|                 MULT.OP                                             |     0.003 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_DC5_layer_fu_488                                 |     0.017 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U41                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 ADDSUB_OP.ADDSUB                                    |     0.007 |
|                   SPEED_OP.DSP.OP                                   |     0.007 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.002 |
|                         i_pipe                                      |     0.002 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fcmp_32ns_32ns_1_1_U43                             |    <0.001 |
|           dateport_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 COMP_OP.SPD.OP                                      |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|                     WIDE_AND                                        |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                      |     0.000 |
|                     CARRY_ZERO_DET                                  |     0.000 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |     0.000 |
|                     WIDE_NOR                                        |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U42                    |     0.006 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_DS2_layer_fu_392                                 |     0.050 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U64                   |     0.009 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 ADDSUB_OP.ADDSUB                                    |     0.007 |
|                   SPEED_OP.DSP.OP                                   |     0.007 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.002 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U65                    |     0.007 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         tmp1_U                                                      |     0.029 |
|           dateport_DS2_layer_tmp1_ram_U                             |     0.029 |
|       grp_dateport_DS4_layer_fu_464                                 |     0.021 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U49                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U50                    |     0.006 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_O_layer_fu_328                                   |     0.059 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U32                   |     0.007 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |    <0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fdiv_32ns_32ns_32_16_U34                           |     0.020 |
|           dateport_ap_fdiv_14_no_dsp_32_u                           |     0.020 |
|             U0                                                      |     0.020 |
|               i_synth                                               |     0.020 |
|                 DIV_OP.SPD.OP                                       |     0.020 |
|                   EXP                                               |    <0.001 |
|                     DIV_BY_ZERO_DEL                                 |     0.000 |
|                       i_pipe                                        |     0.000 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     EXP_SIG_DEL                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     FLOW_DEC_DEL                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIGN_UP_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_UP_DELAY                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MANT_DIV                                          |     0.018 |
|                     MSB_DEL                                         |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[0].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[10].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[11].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[11].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[12].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[13].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[13].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[14].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[15].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[15].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[16].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[17].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[17].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[18].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[19].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[19].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[1].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[1].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[20].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[21].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[21].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[22].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[23].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[23].MANT_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[23].Q_DEL                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[24].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[25].ADDSUB                                   |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[25].Q_DEL                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[2].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[3].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[3].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[4].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[5].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[5].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[6].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[7].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[7].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RT[8].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                     RT[9].ADDSUB                                    |    <0.001 |
|                       ADDSUB                                        |    <0.001 |
|                         Q_DEL                                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     RT[9].MANT_DEL                                  |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   OP                                                |    <0.001 |
|                   ROUND                                             |    <0.001 |
|                     EXP_ADD.ADD                                     |    <0.001 |
|                     LOGIC.RND1                                      |    <0.001 |
|                     LOGIC.RND2                                      |    <0.001 |
|                     RND_BIT_GEN                                     |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1           |     0.000 |
|         dateport_fexp_32ns_32ns_32_9_full_dsp_U35                   |     0.024 |
|           dateport_ap_fexp_7_full_dsp_32_u                          |     0.023 |
|             U0                                                      |     0.023 |
|               i_synth                                               |     0.023 |
|                 EXP_OP.OP                                           |     0.023 |
|                   g_Fr_sp_dsp.i_calculate_Fr                        |     0.001 |
|                   i_Fr_less_than_one_at_res_exp                     |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_Sx_at_Xf                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_Sx_at_Xi                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_Sx_at_op                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_XFix_at_Xf                                      |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_Xi_at_op                                        |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|                   i_Xi_gt_bias_sub1                                 |    <0.001 |
|                     C_CHAIN                                         |    <0.001 |
|                   i_calculate_Xf                                    |     0.005 |
|                     dsp.one.dsp48e1_add                             |     0.005 |
|                   i_calculate_e2A                                   |     0.008 |
|                   i_calculate_e2zmzm1                               |    <0.001 |
|                   i_ccm_ln2                                         |     0.001 |
|                     g_tables[0].i_addsub                            |    <0.001 |
|                       dsp.one.dsp48e1_add                           |    <0.001 |
|                     g_tables[1].i_addsub                            |    <0.001 |
|                       dsp.one.dsp48e1_add                           |    <0.001 |
|                   i_ccm_recip_ln2                                   |     0.001 |
|                     g_tables[0].i_addsub                            |    <0.001 |
|                       dsp.one.dsp48e1_add                           |    <0.001 |
|                     g_tables[1].i_addsub                            |    <0.001 |
|                       dsp.one.dsp48e1_add                           |    <0.001 |
|                   i_recombination                                   |    <0.001 |
|                     result_delay                                    |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   i_renorm_and_round                                |     0.001 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                |    <0.001 |
|                     FULL_MANT_RND1_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     NORMALIZE_RND1_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     RND_BIT_GEN                                     |    <0.001 |
|                       NORM_1_OR_0.RTL_REQ.RND_DELAY                 |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                   i_res_exp                                         |    <0.001 |
|                   i_shift_to_fixed                                  |     0.004 |
|                     ALIGN_Z_D                                       |    <0.001 |
|                       EQ_ZERO                                       |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     OP_STATE_P1_REG                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ROUND                                           |     0.002 |
|                       Q_DEL                                         |     0.002 |
|                         i_pipe                                      |     0.002 |
|                     ROUND_BYPASS_DEL                                |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   i_special_detect                                  |    <0.001 |
|                     detector                                        |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       MANT_LUTS.CHUNK_IS_ZERO_DEL                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     input_sign_delay_balance                        |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     range_overflow_detect                           |    <0.001 |
|                       C_CHAIN                                       |    <0.001 |
|                         CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     range_underflow_detect                          |    <0.001 |
|                       C_CHAIN                                       |    <0.001 |
|                         CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                     specialcase_delay_balance                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   i_unbiased_is_127                                 |    <0.001 |
|                     CARRY_ZERO_DET                                  |    <0.001 |
|                   i_unbiased_lower_not_all_zeros                    |    <0.001 |
|                     WIDE_NOR                                        |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U33                    |     0.004 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                      |     0.004 |
|               i_synth                                               |     0.004 |
|                 MULT.OP                                             |     0.004 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         output_v_U                                                  |    <0.001 |
|           dateport_O_layer_output_v_ram_U                           |    <0.001 |
|             ram_reg_0_15_0_0                                        |    <0.001 |
|             ram_reg_0_15_10_10                                      |    <0.001 |
|             ram_reg_0_15_11_11                                      |    <0.001 |
|             ram_reg_0_15_12_12                                      |    <0.001 |
|             ram_reg_0_15_13_13                                      |    <0.001 |
|             ram_reg_0_15_14_14                                      |    <0.001 |
|             ram_reg_0_15_15_15                                      |    <0.001 |
|             ram_reg_0_15_16_16                                      |    <0.001 |
|             ram_reg_0_15_17_17                                      |    <0.001 |
|             ram_reg_0_15_18_18                                      |    <0.001 |
|             ram_reg_0_15_19_19                                      |    <0.001 |
|             ram_reg_0_15_1_1                                        |    <0.001 |
|             ram_reg_0_15_20_20                                      |    <0.001 |
|             ram_reg_0_15_21_21                                      |    <0.001 |
|             ram_reg_0_15_22_22                                      |    <0.001 |
|             ram_reg_0_15_23_23                                      |    <0.001 |
|             ram_reg_0_15_24_24                                      |    <0.001 |
|             ram_reg_0_15_25_25                                      |    <0.001 |
|             ram_reg_0_15_26_26                                      |    <0.001 |
|             ram_reg_0_15_27_27                                      |    <0.001 |
|             ram_reg_0_15_28_28                                      |    <0.001 |
|             ram_reg_0_15_29_29                                      |    <0.001 |
|             ram_reg_0_15_2_2                                        |    <0.001 |
|             ram_reg_0_15_30_30                                      |    <0.001 |
|             ram_reg_0_15_31_31                                      |    <0.001 |
|             ram_reg_0_15_3_3                                        |    <0.001 |
|             ram_reg_0_15_4_4                                        |    <0.001 |
|             ram_reg_0_15_5_5                                        |    <0.001 |
|             ram_reg_0_15_6_6                                        |    <0.001 |
|             ram_reg_0_15_7_7                                        |    <0.001 |
|             ram_reg_0_15_8_8                                        |    <0.001 |
|             ram_reg_0_15_9_9                                        |    <0.001 |
|       grp_dateport_S2_pool_fu_502                                   |     0.013 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U8                    |     0.007 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U9                     |     0.002 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.002 |
|             U0                                                      |     0.002 |
|               i_synth                                               |     0.002 |
|                 MULT.OP                                             |     0.002 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_S4_pool_fu_510                                   |     0.014 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U20                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 ADDSUB_OP.ADDSUB                                    |     0.007 |
|                   SPEED_OP.DSP.OP                                   |     0.007 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U21                    |     0.002 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.002 |
|             U0                                                      |     0.002 |
|               i_synth                                               |     0.002 |
|                 MULT.OP                                             |     0.002 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |     0.000 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       grp_dateport_upadteall_fu_416                                 |     0.022 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U108                   |     0.006 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |     0.000 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         dateport_fsub_32ns_32ns_32_5_full_dsp_U107                  |     0.007 |
|           dateport_ap_fsub_3_full_dsp_32_u                          |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|       grp_dateport_update_C1_fu_316                                 |     0.029 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U80                   |     0.009 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 ADDSUB_OP.ADDSUB                                    |     0.007 |
|                   SPEED_OP.DSP.OP                                   |     0.007 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |     0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |     0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U81                    |     0.008 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.007 |
|             U0                                                      |     0.007 |
|               i_synth                                               |     0.007 |
|                 MULT.OP                                             |     0.007 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |     0.003 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         tmp_U                                                       |     0.001 |
|           dateport_update_C1_tmp_ram_U                              |     0.001 |
|             ram_reg_0_15_0_0                                        |    <0.001 |
|             ram_reg_0_15_0_0__0                                     |    <0.001 |
|             ram_reg_0_15_0_0__1                                     |    <0.001 |
|             ram_reg_0_15_0_0__10                                    |    <0.001 |
|             ram_reg_0_15_0_0__11                                    |    <0.001 |
|             ram_reg_0_15_0_0__12                                    |    <0.001 |
|             ram_reg_0_15_0_0__13                                    |    <0.001 |
|             ram_reg_0_15_0_0__14                                    |    <0.001 |
|             ram_reg_0_15_0_0__15                                    |    <0.001 |
|             ram_reg_0_15_0_0__16                                    |    <0.001 |
|             ram_reg_0_15_0_0__17                                    |    <0.001 |
|             ram_reg_0_15_0_0__18                                    |    <0.001 |
|             ram_reg_0_15_0_0__19                                    |    <0.001 |
|             ram_reg_0_15_0_0__2                                     |    <0.001 |
|             ram_reg_0_15_0_0__20                                    |    <0.001 |
|             ram_reg_0_15_0_0__21                                    |    <0.001 |
|             ram_reg_0_15_0_0__22                                    |    <0.001 |
|             ram_reg_0_15_0_0__23                                    |    <0.001 |
|             ram_reg_0_15_0_0__24                                    |    <0.001 |
|             ram_reg_0_15_0_0__25                                    |    <0.001 |
|             ram_reg_0_15_0_0__26                                    |    <0.001 |
|             ram_reg_0_15_0_0__27                                    |    <0.001 |
|             ram_reg_0_15_0_0__28                                    |    <0.001 |
|             ram_reg_0_15_0_0__29                                    |    <0.001 |
|             ram_reg_0_15_0_0__3                                     |    <0.001 |
|             ram_reg_0_15_0_0__30                                    |    <0.001 |
|             ram_reg_0_15_0_0__31                                    |    <0.001 |
|             ram_reg_0_15_0_0__32                                    |    <0.001 |
|             ram_reg_0_15_0_0__33                                    |    <0.001 |
|             ram_reg_0_15_0_0__34                                    |    <0.001 |
|             ram_reg_0_15_0_0__35                                    |    <0.001 |
|             ram_reg_0_15_0_0__36                                    |    <0.001 |
|             ram_reg_0_15_0_0__37                                    |    <0.001 |
|             ram_reg_0_15_0_0__38                                    |    <0.001 |
|             ram_reg_0_15_0_0__39                                    |    <0.001 |
|             ram_reg_0_15_0_0__4                                     |    <0.001 |
|             ram_reg_0_15_0_0__40                                    |    <0.001 |
|             ram_reg_0_15_0_0__41                                    |    <0.001 |
|             ram_reg_0_15_0_0__42                                    |    <0.001 |
|             ram_reg_0_15_0_0__43                                    |    <0.001 |
|             ram_reg_0_15_0_0__44                                    |    <0.001 |
|             ram_reg_0_15_0_0__45                                    |    <0.001 |
|             ram_reg_0_15_0_0__46                                    |    <0.001 |
|             ram_reg_0_15_0_0__47                                    |    <0.001 |
|             ram_reg_0_15_0_0__48                                    |    <0.001 |
|             ram_reg_0_15_0_0__49                                    |    <0.001 |
|             ram_reg_0_15_0_0__5                                     |    <0.001 |
|             ram_reg_0_15_0_0__50                                    |    <0.001 |
|             ram_reg_0_15_0_0__51                                    |    <0.001 |
|             ram_reg_0_15_0_0__52                                    |    <0.001 |
|             ram_reg_0_15_0_0__53                                    |    <0.001 |
|             ram_reg_0_15_0_0__54                                    |    <0.001 |
|             ram_reg_0_15_0_0__55                                    |    <0.001 |
|             ram_reg_0_15_0_0__56                                    |    <0.001 |
|             ram_reg_0_15_0_0__57                                    |    <0.001 |
|             ram_reg_0_15_0_0__58                                    |    <0.001 |
|             ram_reg_0_15_0_0__59                                    |    <0.001 |
|             ram_reg_0_15_0_0__6                                     |    <0.001 |
|             ram_reg_0_15_0_0__60                                    |    <0.001 |
|             ram_reg_0_15_0_0__61                                    |    <0.001 |
|             ram_reg_0_15_0_0__62                                    |    <0.001 |
|             ram_reg_0_15_0_0__7                                     |    <0.001 |
|             ram_reg_0_15_0_0__8                                     |    <0.001 |
|             ram_reg_0_15_0_0__9                                     |    <0.001 |
|       grp_dateport_update_C3_fu_366                                 |     0.024 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U87                   |     0.008 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 ADDSUB_OP.ADDSUB                                    |     0.006 |
|                   SPEED_OP.DSP.OP                                   |     0.006 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                       DSP2                                          |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |    <0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U88                    |     0.007 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.006 |
|             U0                                                      |     0.006 |
|               i_synth                                               |     0.006 |
|                 MULT.OP                                             |     0.006 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |     0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         tmp_U                                                       |     0.001 |
|           dateport_update_C1_tmp_ram_U                              |     0.001 |
|             ram_reg_0_15_0_0                                        |    <0.001 |
|             ram_reg_0_15_0_0__0                                     |    <0.001 |
|             ram_reg_0_15_0_0__1                                     |    <0.001 |
|             ram_reg_0_15_0_0__10                                    |    <0.001 |
|             ram_reg_0_15_0_0__11                                    |    <0.001 |
|             ram_reg_0_15_0_0__12                                    |    <0.001 |
|             ram_reg_0_15_0_0__13                                    |    <0.001 |
|             ram_reg_0_15_0_0__14                                    |    <0.001 |
|             ram_reg_0_15_0_0__15                                    |    <0.001 |
|             ram_reg_0_15_0_0__16                                    |    <0.001 |
|             ram_reg_0_15_0_0__17                                    |    <0.001 |
|             ram_reg_0_15_0_0__18                                    |    <0.001 |
|             ram_reg_0_15_0_0__19                                    |    <0.001 |
|             ram_reg_0_15_0_0__2                                     |    <0.001 |
|             ram_reg_0_15_0_0__20                                    |    <0.001 |
|             ram_reg_0_15_0_0__21                                    |    <0.001 |
|             ram_reg_0_15_0_0__22                                    |    <0.001 |
|             ram_reg_0_15_0_0__23                                    |    <0.001 |
|             ram_reg_0_15_0_0__24                                    |    <0.001 |
|             ram_reg_0_15_0_0__25                                    |    <0.001 |
|             ram_reg_0_15_0_0__26                                    |    <0.001 |
|             ram_reg_0_15_0_0__27                                    |    <0.001 |
|             ram_reg_0_15_0_0__28                                    |    <0.001 |
|             ram_reg_0_15_0_0__29                                    |    <0.001 |
|             ram_reg_0_15_0_0__3                                     |    <0.001 |
|             ram_reg_0_15_0_0__30                                    |    <0.001 |
|             ram_reg_0_15_0_0__31                                    |    <0.001 |
|             ram_reg_0_15_0_0__32                                    |    <0.001 |
|             ram_reg_0_15_0_0__33                                    |    <0.001 |
|             ram_reg_0_15_0_0__34                                    |    <0.001 |
|             ram_reg_0_15_0_0__35                                    |    <0.001 |
|             ram_reg_0_15_0_0__36                                    |    <0.001 |
|             ram_reg_0_15_0_0__37                                    |    <0.001 |
|             ram_reg_0_15_0_0__38                                    |    <0.001 |
|             ram_reg_0_15_0_0__39                                    |    <0.001 |
|             ram_reg_0_15_0_0__4                                     |    <0.001 |
|             ram_reg_0_15_0_0__40                                    |    <0.001 |
|             ram_reg_0_15_0_0__41                                    |    <0.001 |
|             ram_reg_0_15_0_0__42                                    |    <0.001 |
|             ram_reg_0_15_0_0__43                                    |    <0.001 |
|             ram_reg_0_15_0_0__44                                    |    <0.001 |
|             ram_reg_0_15_0_0__45                                    |    <0.001 |
|             ram_reg_0_15_0_0__46                                    |    <0.001 |
|             ram_reg_0_15_0_0__47                                    |    <0.001 |
|             ram_reg_0_15_0_0__48                                    |    <0.001 |
|             ram_reg_0_15_0_0__49                                    |    <0.001 |
|             ram_reg_0_15_0_0__5                                     |    <0.001 |
|             ram_reg_0_15_0_0__50                                    |    <0.001 |
|             ram_reg_0_15_0_0__51                                    |    <0.001 |
|             ram_reg_0_15_0_0__52                                    |    <0.001 |
|             ram_reg_0_15_0_0__53                                    |    <0.001 |
|             ram_reg_0_15_0_0__54                                    |    <0.001 |
|             ram_reg_0_15_0_0__55                                    |    <0.001 |
|             ram_reg_0_15_0_0__56                                    |    <0.001 |
|             ram_reg_0_15_0_0__57                                    |    <0.001 |
|             ram_reg_0_15_0_0__58                                    |    <0.001 |
|             ram_reg_0_15_0_0__59                                    |    <0.001 |
|             ram_reg_0_15_0_0__6                                     |    <0.001 |
|             ram_reg_0_15_0_0__60                                    |    <0.001 |
|             ram_reg_0_15_0_0__61                                    |    <0.001 |
|             ram_reg_0_15_0_0__62                                    |    <0.001 |
|             ram_reg_0_15_0_0__7                                     |    <0.001 |
|             ram_reg_0_15_0_0__8                                     |    <0.001 |
|             ram_reg_0_15_0_0__9                                     |    <0.001 |
|       grp_dateport_update_C5_fu_452                                 |     0.023 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U93                   |     0.005 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.004 |
|             U0                                                      |     0.004 |
|               i_synth                                               |     0.004 |
|                 ADDSUB_OP.ADDSUB                                    |     0.004 |
|                   SPEED_OP.DSP.OP                                   |     0.004 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |    <0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.002 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U94                    |     0.006 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U95                    |     0.005 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                      |     0.004 |
|               i_synth                                               |     0.004 |
|                 MULT.OP                                             |     0.004 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|         tmp_U                                                       |     0.003 |
|           dateport_update_C5_tmp_ram_U                              |     0.003 |
|       grp_dateport_update_OUT_fu_518                                |     0.014 |
|         dateport_fadd_32ns_32ns_32_5_full_dsp_U101                  |     0.007 |
|           dateport_ap_fadd_3_full_dsp_32_u                          |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 ADDSUB_OP.ADDSUB                                    |     0.005 |
|                   SPEED_OP.DSP.OP                                   |     0.005 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                         |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                       Z_14_LZD_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                           |    <0.001 |
|                       LOD                                           |    <0.001 |
|                       MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SHIFT_RND                                     |    <0.001 |
|                     EXP                                             |     0.003 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |     0.001 |
|                         i_pipe                                      |     0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         NOT_FAST.CMP                                |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         dateport_fmul_32ns_32ns_32_4_max_dsp_U102                   |     0.005 |
|           dateport_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                      |     0.004 |
|               i_synth                                               |     0.004 |
|                 MULT.OP                                             |     0.004 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     COND_DET_B                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     INV_OP_DEL                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |     0.002 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |     0.002 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|       input_img_U                                                   |    <0.001 |
|         dateport_input_img_ram_U                                    |    <0.001 |
|       output_bias_U                                                 |    <0.001 |
|         dateport_O_layer_output_v_ram_U                             |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       output_d_U                                                    |    <0.001 |
|         dateport_O_layer_output_v_ram_U                             |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       output_dbias_U                                                |    <0.001 |
|         dateport_O_layer_output_v_ram_U                             |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       output_dwei_U                                                 |     0.001 |
|         dateport_output_dwei_ram_U                                  |     0.001 |
|       output_wei_U                                                  |    <0.001 |
|         dateport_output_wei_ram_U                                   |    <0.001 |
|       output_y_U                                                    |    <0.001 |
|         dateport_O_layer_output_v_ram_U                             |    <0.001 |
|           ram_reg_0_15_0_0                                          |    <0.001 |
|           ram_reg_0_15_10_10                                        |    <0.001 |
|           ram_reg_0_15_11_11                                        |    <0.001 |
|           ram_reg_0_15_12_12                                        |    <0.001 |
|           ram_reg_0_15_13_13                                        |    <0.001 |
|           ram_reg_0_15_14_14                                        |    <0.001 |
|           ram_reg_0_15_15_15                                        |    <0.001 |
|           ram_reg_0_15_16_16                                        |    <0.001 |
|           ram_reg_0_15_17_17                                        |    <0.001 |
|           ram_reg_0_15_18_18                                        |    <0.001 |
|           ram_reg_0_15_19_19                                        |    <0.001 |
|           ram_reg_0_15_1_1                                          |    <0.001 |
|           ram_reg_0_15_20_20                                        |    <0.001 |
|           ram_reg_0_15_21_21                                        |    <0.001 |
|           ram_reg_0_15_22_22                                        |    <0.001 |
|           ram_reg_0_15_23_23                                        |    <0.001 |
|           ram_reg_0_15_24_24                                        |    <0.001 |
|           ram_reg_0_15_25_25                                        |    <0.001 |
|           ram_reg_0_15_26_26                                        |    <0.001 |
|           ram_reg_0_15_27_27                                        |    <0.001 |
|           ram_reg_0_15_28_28                                        |    <0.001 |
|           ram_reg_0_15_29_29                                        |    <0.001 |
|           ram_reg_0_15_2_2                                          |    <0.001 |
|           ram_reg_0_15_30_30                                        |    <0.001 |
|           ram_reg_0_15_31_31                                        |    <0.001 |
|           ram_reg_0_15_3_3                                          |    <0.001 |
|           ram_reg_0_15_4_4                                          |    <0.001 |
|           ram_reg_0_15_5_5                                          |    <0.001 |
|           ram_reg_0_15_6_6                                          |    <0.001 |
|           ram_reg_0_15_7_7                                          |    <0.001 |
|           ram_reg_0_15_8_8                                          |    <0.001 |
|           ram_reg_0_15_9_9                                          |    <0.001 |
|       resid_U                                                       |    <0.001 |
|         dateport_resid_rom_U                                        |    <0.001 |
|   processing_system7_0                                              |     1.529 |
|     inst                                                            |     1.529 |
|   processing_system7_0_axi_periph                                   |     0.006 |
|     s00_couplers                                                    |     0.006 |
|       auto_pc                                                       |     0.006 |
|         inst                                                        |     0.006 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                      |     0.006 |
|             RD.ar_channel_0                                         |     0.001 |
|               ar_cmd_fsm_0                                          |    <0.001 |
|               cmd_translator_0                                      |    <0.001 |
|                 incr_cmd_0                                          |    <0.001 |
|                 wrap_cmd_0                                          |    <0.001 |
|             RD.r_channel_0                                          |     0.002 |
|               rd_data_fifo_0                                        |     0.001 |
|               transaction_fifo_0                                    |    <0.001 |
|             SI_REG                                                  |     0.001 |
|               ar_pipe                                               |    <0.001 |
|               aw_pipe                                               |    <0.001 |
|               b_pipe                                                |    <0.001 |
|               r_pipe                                                |    <0.001 |
|             WR.aw_channel_0                                         |     0.001 |
|               aw_cmd_fsm_0                                          |    <0.001 |
|               cmd_translator_0                                      |    <0.001 |
|                 incr_cmd_0                                          |    <0.001 |
|                 wrap_cmd_0                                          |    <0.001 |
|             WR.b_channel_0                                          |    <0.001 |
|               bid_fifo_0                                            |    <0.001 |
|               bresp_fifo_0                                          |    <0.001 |
|   rst_processing_system7_0_50M                                      |    <0.001 |
|     U0                                                              |    <0.001 |
|       EXT_LPF                                                       |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                   |    <0.001 |
|       SEQ                                                           |    <0.001 |
|         SEQ_COUNTER                                                 |    <0.001 |
+---------------------------------------------------------------------+-----------+


