$date
	Sat Nov 15 13:28:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_imem $end
$var wire 32 ! instruction [31:0] $end
$var wire 32 " pc [31:0] $end
$var reg 1 # branch_taken $end
$var reg 32 $ branch_target [31:0] $end
$var reg 1 % clk $end
$var reg 1 & jal $end
$var reg 32 ' jal_target [31:0] $end
$var reg 1 ( jalr $end
$var reg 32 ) jalr_target [31:0] $end
$var reg 1 * reset $end
$scope module uut_pc $end
$var wire 1 + branch_taken $end
$var wire 32 , branch_target [31:0] $end
$var wire 1 - clk $end
$var wire 1 . jal $end
$var wire 32 / jal_target [31:0] $end
$var wire 1 0 jalr $end
$var wire 32 1 jalr_target [31:0] $end
$var wire 1 2 reset $end
$var reg 32 3 pc [31:0] $end
$var reg 32 4 pc_next [31:0] $end
$upscope $end
$scope module uut_imem $end
$var wire 32 5 pc [31:0] $end
$var reg 32 6 instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 6
b0 5
b100 4
b0 3
12
b0 1
00
b0 /
0.
0-
b0 ,
0+
1*
b0 )
0(
b0 '
0&
0%
b0 $
0#
b0 "
b10011 !
$end
#5000
1%
1-
#10000
0%
0-
#15000
1%
1-
#20000
0%
0-
0*
02
#25000
b100000000000000010011 6
b100000000000000010011 !
b1000 4
b100 3
b100 "
b100 5
1%
1-
#30000
0%
0-
#35000
b1000000000000000010011 6
b1000000000000000010011 !
b1100 4
b1000 3
b1000 "
b1000 5
1%
1-
#40000
0%
0-
#45000
b1100000000000000010011 6
b1100000000000000010011 !
b10000 4
b1100 3
b1100 "
b1100 5
1%
1-
#50000
0%
0-
#55000
b11011110101011011011111011101111 6
b11011110101011011011111011101111 !
b10100 4
b10000 3
b10000 "
b10000 5
1%
1-
#60000
0%
0-
#65000
b10101010101110111100110011011101 6
b10101010101110111100110011011101 !
b11000 4
b10100 3
b10100 "
b10100 5
1%
1-
#70000
0%
0-
#75000
b10001001000100011001101000100 6
b10001001000100011001101000100 !
b11000 3
b11000 "
b11000 5
b1000000 4
b1000000 '
b1000000 /
1&
1.
1%
1-
#80000
0%
0-
#85000
bx 6
bx !
b1000000 3
b1000000 "
b1000000 5
b1000100 4
0&
0.
1%
1-
#90000
0%
0-
#95000
b1001000 4
b1000100 3
b1000100 "
b1000100 5
1%
1-
#100000
0%
0-
#105000
b1001100 4
b1001000 3
b1001000 "
b1001000 5
1%
1-
#110000
0%
0-
#115000
b1010000 4
b1001100 3
b1001100 "
b1001100 5
1%
1-
#120000
0%
0-
#125000
b1010000 3
b1010000 "
b1010000 5
b10000000 4
b10000000 )
b10000000 1
1(
10
1%
1-
#130000
0%
0-
#135000
b10000000 3
b10000000 "
b10000000 5
b10000100 4
0(
00
1%
1-
#140000
0%
0-
#145000
b10001000 4
b10000100 3
b10000100 "
b10000100 5
1%
1-
#150000
0%
0-
#155000
b10001100 4
b10001000 3
b10001000 "
b10001000 5
1%
1-
#160000
0%
0-
#165000
b10010000 4
b10001100 3
b10001100 "
b10001100 5
1%
1-
