Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Patrick Schaumont\Desktop\platformdemo2\qsystop.qsys" --block-symbol-file --output-directory="C:\Users\Patrick Schaumont\Desktop\platformdemo2\qsystop" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading platformdemo2/qsystop.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hexdriver_0 [hexdriver 1.0]
Progress: Parameterizing module hexdriver_0
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding master_0 [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_0
Progress: Adding switch [altera_avalon_pio 17.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsystop.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Patrick Schaumont\Desktop\platformdemo2\qsystop.qsys" --synthesis=VERILOG --output-directory="C:\Users\Patrick Schaumont\Desktop\platformdemo2\qsystop\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading platformdemo2/qsystop.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hexdriver_0 [hexdriver 1.0]
Progress: Parameterizing module hexdriver_0
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding master_0 [altera_jtag_avalon_master 17.0]
Progress: Parameterizing module master_0
Progress: Adding switch [altera_avalon_pio 17.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsystop.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsystop: Generating qsystop "qsystop" for QUARTUS_SYNTH
Info: hexdriver_0: "qsystop" instantiated hexdriver "hexdriver_0"
Info: led: Starting RTL generation for module 'qsystop_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsystop_led --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8002_1592921858132707268.dir/0003_led_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8002_1592921858132707268.dir/0003_led_gen//qsystop_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'qsystop_led'
Info: led: "qsystop" instantiated altera_avalon_pio "led"
Info: master_0: "qsystop" instantiated altera_jtag_avalon_master "master_0"
Info: switch: Starting RTL generation for module 'qsystop_switch'
Info: switch:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsystop_switch --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt8002_1592921858132707268.dir/0004_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt8002_1592921858132707268.dir/0004_switch_gen//qsystop_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'qsystop_switch'
Info: switch: "qsystop" instantiated altera_avalon_pio "switch"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsystop" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "qsystop" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: hexdriver_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hexdriver_0_avalon_slave_0_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: hexdriver_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hexdriver_0_avalon_slave_0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/Users/Patrick Schaumont/Desktop/platformdemo2/qsystop/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Patrick Schaumont/Desktop/platformdemo2/qsystop/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Patrick Schaumont/Desktop/platformdemo2/qsystop/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsystop: Done "qsystop" with 28 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
