// Seed: 941398819
macromodule module_0 (
    id_1
);
  output uwire id_1;
  wire id_2;
  assign id_1 = 1;
  logic [-1 : 1 'b0] id_3;
  module_2 modCall_1 (id_3);
  always begin : LABEL_0
    $clog2(51);
    ;
  end
  tri0 id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1#(
        .id_2 ((1)),
        .id_3 (1),
        .id_4 (1),
        .id_5 (1),
        .id_6 (1),
        .id_7 (id_6++),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11('b0 + 1)
    )
);
  inout wire id_1;
  wire id_12;
  ;
  assign id_5 = -1'b0;
endmodule
