// Seed: 4285236022
module module_0 #(
    parameter id_4 = 32'd13
) (
    output wand id_0,
    input  tri  id_1,
    output wire id_2
);
  wire _id_4;
  assign module_1.id_0 = 0;
  localparam id_5 = module_0[-1 : id_4];
  wire id_6;
  tri1 id_7 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3,
    input tri0 id_4
);
  always @(posedge id_4) begin : LABEL_0
    if (!1) begin : LABEL_1
      id_0 <= 1;
    end
  end
  wire id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
endmodule
