{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559462915295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559462915295 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10ARM 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559462915483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559462915531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559462915531 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559462915919 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559462916465 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559462916465 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559462916514 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559462916514 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559462916515 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559462916515 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559462916515 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559462916515 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559462916528 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559462918412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10ARM.sdc " "Synopsys Design Constraints File file not found: 'DE10ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559462921995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559462921995 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559462922304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559462922304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559462922307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Destination node clk_div~0" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 38752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559462924715 ""}  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 15605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559462924715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559462924715 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 19101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559462924715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " "Destination node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 19101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559462924715 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 10425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559462924715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_sys_rst_n  " "Automatically promoted node reg_sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[0\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[0\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[0\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[0\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[8\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[8\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[8\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[8\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[16\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[16\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[16\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[16\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[24\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[24\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[24\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[24\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Treg_sys_rst_n~output " "Destination node Treg_sys_rst_n~output" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559462924715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559462924715 ""}  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 15608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559462924715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559462924716 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 10429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559462924716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559462927033 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559462927053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559462927055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559462927082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559462927115 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559462927151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559462928394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559462928415 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559462928415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559462930406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559462930441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559462933635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559462940499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559462940702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559463006675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:06 " "Fitter placement operations ending: elapsed time is 00:01:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559463006675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559463010510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559463036826 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559463036826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559463112183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559463112183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559463112189 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 46.15 " "Total time spent on timing analysis during the Fitter is 46.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559463112972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559463113122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559463124328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559463124339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559463136760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559463140816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.fit.smsg " "Generated suppressed messages file D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559463144907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5992 " "Peak virtual memory: 5992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559463149326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:12:29 2019 " "Processing ended: Sun Jun 02 16:12:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559463149326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:55 " "Elapsed time: 00:03:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559463149326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:10 " "Total CPU time (on all processors): 00:08:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559463149326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559463149326 ""}
