5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd repeat2.vcd -o repeat2.cdd -v repeat2.v
3 0 $root $root NA 0 0 1
3 0 main main repeat2.v 1 34 1
2 1 6 8000c 1 3d 121002 0 0 1 2 102 $u0
1 a 3 83000b 1 0 0 0 1 1 1102
1 b 3 3000e 1 0 0 0 1 1 1102
1 c 4 3000b 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 main.$u0 repeat2.v 0 15 1
2 2 7 50008 1 0 20004 0 0 1 4 0
2 3 7 10001 0 1 400 0 0 a
2 4 7 10008 1 37 11006 2 3
2 5 8 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 8 10003 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 9 90009 1 1 8 0 0 c
2 8 9 10006 1 0 20004 0 0 32 64 10 0 0 0 0 0 0 0
2 9 9 1000b 4 41 2008a 7 8 1 2 1002
2 10 14 60006 0 1 10 0 0 a
2 11 14 50005 0 1b 20020 10 0 1 2 2
2 12 14 10001 0 1 400 0 0 a
2 13 14 10006 0 37 22 11 12
2 14 10 30007 7 3d 12600a 0 0 1 2 1102 $u1
4 13 0 0
4 14 9 0
4 9 14 13
4 6 9 0
4 4 6 6
3 1 main.$u0.$u1 main.$u0.$u1 repeat2.v 0 13 1
2 15 11 90009 4 1 1c 0 0 a
2 16 11 80008 4 1b 2002c 15 0 1 2 1102
2 17 11 40004 0 1 400 0 0 a
2 18 11 40009 4 37 1102e 16 17
2 19 12 d000d 4 1 c 0 0 b
2 20 12 d000d 0 2a 20000 0 0 1 2 2
2 21 12 d000d 7 29 2000a 19 20 1 2 2
4 21 0 0
4 18 21 21
3 1 main.$u2 main.$u2 repeat2.v 0 32 1
