set_property PACKAGE_PIN AT11 [get_ports sys_clk0_0_clk_p]
set_property PACKAGE_PIN AU12 [get_ports sys_clk0_0_clk_n]
set_property PACKAGE_PIN BC20 [get_ports sys_clk1_0_clk_p]
set_property PACKAGE_PIN BD20 [get_ports sys_clk1_0_clk_n]
set_property PACKAGE_PIN BE32 [get_ports sys_clk2_0_clk_p]
set_property PACKAGE_PIN BE33 [get_ports sys_clk2_0_clk_n]
set_property PACKAGE_PIN G31  [get_ports sys_clk3_0_clk_p]
set_property PACKAGE_PIN F31  [get_ports sys_clk3_0_clk_n]

set_property PACKAGE_PIN BC13 [get_ports CH0_LPDDR4_0_0_dmi_a[0]]
set_property PACKAGE_PIN BD12 [get_ports CH0_LPDDR4_0_0_cs_b[0]]
set_property PACKAGE_PIN BA10 [get_ports CH0_LPDDR4_0_0_dq_a[3]]
set_property PACKAGE_PIN BB10 [get_ports CH0_LPDDR4_0_0_dq_a[2]]
set_property PACKAGE_PIN BC12 [get_ports CH0_LPDDR4_0_0_dq_a[1]]
set_property PACKAGE_PIN BD11 [get_ports CH0_LPDDR4_0_0_dq_a[0]]
set_property PACKAGE_PIN BC9  [get_ports CH0_LPDDR4_0_0_dqs_t_a[0]]
set_property PACKAGE_PIN BC10 [get_ports CH0_LPDDR4_0_0_dqs_c_a[0]]
set_property PACKAGE_PIN BD10 [get_ports CH0_LPDDR4_0_0_dq_a[7]]
set_property PACKAGE_PIN BE10 [get_ports CH0_LPDDR4_0_0_dq_a[6]]
set_property PACKAGE_PIN BE9  [get_ports CH0_LPDDR4_0_0_dq_a[5]]
set_property PACKAGE_PIN BF10 [get_ports CH0_LPDDR4_0_0_dq_a[4]]
set_property PACKAGE_PIN AW14 [get_ports CH0_LPDDR4_0_0_dqs_t_b[0]]
set_property PACKAGE_PIN AY14 [get_ports CH0_LPDDR4_0_0_dqs_c_b[0]]
set_property PACKAGE_PIN AW11 [get_ports CH0_LPDDR4_0_0_dq_b[4]]
set_property PACKAGE_PIN AY11 [get_ports CH0_LPDDR4_0_0_dq_b[5]]
set_property PACKAGE_PIN AW13 [get_ports CH0_LPDDR4_0_0_dq_b[1]]
set_property PACKAGE_PIN AY12 [get_ports CH0_LPDDR4_0_0_dq_b[3]]
set_property PACKAGE_PIN AY9  [get_ports CH0_LPDDR4_0_0_dmi_b[0]]
#set_property PACKAGE_PIN BA9  [get_ports CH0_LPDDR4_0_0_cs_b[1]]
set_property PACKAGE_PIN BA13 [get_ports CH0_LPDDR4_0_0_dq_b[0]]
set_property PACKAGE_PIN BB12 [get_ports CH0_LPDDR4_0_0_dq_b[6]]
set_property PACKAGE_PIN BA12 [get_ports CH0_LPDDR4_0_0_dq_b[2]]
set_property PACKAGE_PIN BB11 [get_ports CH0_LPDDR4_0_0_dq_b[7]]
set_property PACKAGE_PIN AN14 [get_ports CH0_LPDDR4_0_0_ck_t_b[0]]
set_property PACKAGE_PIN AP15 [get_ports CH0_LPDDR4_0_0_ck_c_b[0]]
set_property PACKAGE_PIN AP11 [get_ports CH0_LPDDR4_0_0_ca_b[5]]
set_property PACKAGE_PIN AR12 [get_ports CH0_LPDDR4_0_0_ca_b[4]]
set_property PACKAGE_PIN AP12 [get_ports CH0_LPDDR4_0_0_cke_b[0]]
set_property PACKAGE_PIN AR13 [get_ports CH0_LPDDR4_0_0_ca_b[1]]
set_property PACKAGE_PIN AT13 [get_ports CH0_LPDDR4_0_0_ca_b[0]]
set_property PACKAGE_PIN AT14 [get_ports CH0_LPDDR4_0_0_cke_b[1]]
set_property PACKAGE_PIN AU14 [get_ports CH0_LPDDR4_0_0_ca_b[3]]
set_property PACKAGE_PIN AV13 [get_ports CH0_LPDDR4_0_0_ca_b[2]]
set_property PACKAGE_PIN AJ15 [get_ports CH0_LPDDR4_0_0_ck_t_a[0]]
set_property PACKAGE_PIN AK14 [get_ports CH0_LPDDR4_0_0_ck_c_a[0]]
set_property PACKAGE_PIN AJ12 [get_ports CH0_LPDDR4_0_0_ca_a[4]]
set_property PACKAGE_PIN AJ13 [get_ports CH0_LPDDR4_0_0_ca_a[5]]
set_property PACKAGE_PIN AL15 [get_ports CH0_LPDDR4_0_0_cke_a[0]]
set_property PACKAGE_PIN AM15 [get_ports CH0_LPDDR4_0_0_cke_a[1]]
set_property PACKAGE_PIN AK13 [get_ports CH0_LPDDR4_0_0_ca_a[2]]
#set_property PACKAGE_PIN AL12 [get_ports CH0_LPDDR4_0_0_cs_a[1]]
set_property PACKAGE_PIN AL14 [get_ports CH0_LPDDR4_0_0_ca_a[1]]
set_property PACKAGE_PIN AM13 [get_ports CH0_LPDDR4_0_0_ca_a[0]]
set_property PACKAGE_PIN AM12 [get_ports CH0_LPDDR4_0_0_cs_a[0]]
set_property PACKAGE_PIN AN13 [get_ports CH0_LPDDR4_0_0_ca_a[3]]
set_property PACKAGE_PIN AT10 [get_ports CH0_LPDDR4_0_0_reset_n]
set_property PACKAGE_PIN AU9  [get_ports CH1_LPDDR4_0_0_reset_n]
set_property PACKAGE_PIN BJ7  [get_ports CH0_LPDDR4_0_0_dqs_t_a[1]]
set_property PACKAGE_PIN BK6  [get_ports CH0_LPDDR4_0_0_dqs_c_a[1]]
set_property PACKAGE_PIN BJ5  [get_ports CH0_LPDDR4_0_0_dq_a[15]]
set_property PACKAGE_PIN BK5  [get_ports CH0_LPDDR4_0_0_dq_a[14]]
set_property PACKAGE_PIN BL4  [get_ports CH0_LPDDR4_0_0_dq_a[13]]
set_property PACKAGE_PIN BL3  [get_ports CH0_LPDDR4_0_0_dq_a[12]]
set_property PACKAGE_PIN BH4  [get_ports CH0_LPDDR4_0_0_dmi_a[1]]
set_property PACKAGE_PIN BJ3  [get_ports CH0_LPDDR4_0_0_dq_a[11]]
set_property PACKAGE_PIN BK3  [get_ports CH0_LPDDR4_0_0_dq_a[9]]
set_property PACKAGE_PIN BJ2  [get_ports CH0_LPDDR4_0_0_dq_a[8]]
set_property PACKAGE_PIN BK2  [get_ports CH0_LPDDR4_0_0_dq_a[10]]
set_property PACKAGE_PIN BN9  [get_ports CH1_LPDDR4_0_0_dqs_t_b[1]]
set_property PACKAGE_PIN BM8  [get_ports CH1_LPDDR4_0_0_dqs_c_b[1]]
set_property PACKAGE_PIN BL8  [get_ports CH1_LPDDR4_0_0_dq_b[15]]
set_property PACKAGE_PIN BK7  [get_ports CH1_LPDDR4_0_0_dq_b[14]]
set_property PACKAGE_PIN BM7  [get_ports CH1_LPDDR4_0_0_dq_b[9]]
set_property PACKAGE_PIN BN7  [get_ports CH1_LPDDR4_0_0_dq_b[8]]
set_property PACKAGE_PIN BM6  [get_ports CH1_LPDDR4_0_0_dmi_b[1]]
set_property PACKAGE_PIN BN5  [get_ports CH1_LPDDR4_0_0_dq_b[10]]
set_property PACKAGE_PIN BM4  [get_ports CH1_LPDDR4_0_0_dq_b[11]]
set_property PACKAGE_PIN BL6  [get_ports CH1_LPDDR4_0_0_dq_b[13]]
set_property PACKAGE_PIN BL5  [get_ports CH1_LPDDR4_0_0_dq_b[12]]
set_property PACKAGE_PIN BE13 [get_ports CH0_LPDDR4_0_0_dqs_t_b[1]]
set_property PACKAGE_PIN BF12 [get_ports CH0_LPDDR4_0_0_dqs_c_b[1]]
set_property PACKAGE_PIN BE12 [get_ports CH0_LPDDR4_0_0_dq_b[13]]
set_property PACKAGE_PIN BF11 [get_ports CH0_LPDDR4_0_0_dq_b[12]]
set_property PACKAGE_PIN BG13 [get_ports CH0_LPDDR4_0_0_dq_b[15]]
set_property PACKAGE_PIN BH12 [get_ports CH0_LPDDR4_0_0_dq_b[11]]
set_property PACKAGE_PIN BG9  [get_ports CH0_LPDDR4_0_0_dmi_b[1]]
set_property PACKAGE_PIN BG12 [get_ports CH0_LPDDR4_0_0_dq_b[14]]
set_property PACKAGE_PIN BH11 [get_ports CH0_LPDDR4_0_0_dq_b[9]]
set_property PACKAGE_PIN BG10 [get_ports CH0_LPDDR4_0_0_dq_b[10]]
set_property PACKAGE_PIN BH10 [get_ports CH0_LPDDR4_0_0_dq_b[8]]
set_property PACKAGE_PIN BL13 [get_ports CH1_LPDDR4_0_0_dmi_a[1]]
set_property PACKAGE_PIN BJ12 [get_ports CH1_LPDDR4_0_0_dq_a[10]]
set_property PACKAGE_PIN BK11 [get_ports CH1_LPDDR4_0_0_dq_a[14]]
set_property PACKAGE_PIN BM12 [get_ports CH1_LPDDR4_0_0_dq_a[8]]
set_property PACKAGE_PIN BN12 [get_ports CH1_LPDDR4_0_0_dq_a[11]]
set_property PACKAGE_PIN BM11 [get_ports CH1_LPDDR4_0_0_dqs_t_a[1]]
set_property PACKAGE_PIN BN11 [get_ports CH1_LPDDR4_0_0_dqs_c_a[1]]
set_property PACKAGE_PIN BL11 [get_ports CH1_LPDDR4_0_0_dq_a[15]]
set_property PACKAGE_PIN BL10 [get_ports CH1_LPDDR4_0_0_dq_a[13]]
set_property PACKAGE_PIN BJ10 [get_ports CH1_LPDDR4_0_0_dq_a[9]]
set_property PACKAGE_PIN BK10 [get_ports CH1_LPDDR4_0_0_dq_a[12]]
set_property PACKAGE_PIN BK17 [get_ports CH1_LPDDR4_0_0_ck_t_a[0]]
set_property PACKAGE_PIN BL16 [get_ports CH1_LPDDR4_0_0_ck_c_a[0]]
set_property PACKAGE_PIN BK16 [get_ports CH1_LPDDR4_0_0_ca_a[4]]
set_property PACKAGE_PIN BL15 [get_ports CH1_LPDDR4_0_0_ca_a[5]]
set_property PACKAGE_PIN BM18 [get_ports CH1_LPDDR4_0_0_cke_a[0]]
#set_property PACKAGE_PIN BN17 [get_ports CH1_LPDDR4_0_0_cs_a[1]]
set_property PACKAGE_PIN BM14 [get_ports CH1_LPDDR4_0_0_cs_a[0]]
set_property PACKAGE_PIN BN14 [get_ports CH1_LPDDR4_0_0_cke_a[1]]
set_property PACKAGE_PIN BM17 [get_ports CH1_LPDDR4_0_0_ca_a[1]]
set_property PACKAGE_PIN BN16 [get_ports CH1_LPDDR4_0_0_ca_a[0]]
set_property PACKAGE_PIN BM16 [get_ports CH1_LPDDR4_0_0_ca_a[3]]
set_property PACKAGE_PIN BN15 [get_ports CH1_LPDDR4_0_0_ca_a[2]]
set_property PACKAGE_PIN BH17 [get_ports CH1_LPDDR4_0_0_dmi_a[0]]
set_property PACKAGE_PIN BJ18 [get_ports CH1_LPDDR4_0_0_cs_b[0]]
set_property PACKAGE_PIN BH14 [get_ports CH1_LPDDR4_0_0_dq_a[3]]
set_property PACKAGE_PIN BJ14 [get_ports CH1_LPDDR4_0_0_dq_a[2]]
set_property PACKAGE_PIN BH16 [get_ports CH1_LPDDR4_0_0_dq_a[7]]
set_property PACKAGE_PIN BJ17 [get_ports CH1_LPDDR4_0_0_dq_a[6]]
set_property PACKAGE_PIN BH15 [get_ports CH1_LPDDR4_0_0_dqs_t_a[0]]
set_property PACKAGE_PIN BJ15 [get_ports CH1_LPDDR4_0_0_dqs_c_a[0]]
set_property PACKAGE_PIN BK18 [get_ports CH1_LPDDR4_0_0_dq_a[5]]
set_property PACKAGE_PIN BL18 [get_ports CH1_LPDDR4_0_0_dq_a[4]]
set_property PACKAGE_PIN BK15 [get_ports CH1_LPDDR4_0_0_dq_a[0]]
set_property PACKAGE_PIN BL14 [get_ports CH1_LPDDR4_0_0_dq_a[1]]
set_property PACKAGE_PIN BB16 [get_ports CH1_LPDDR4_0_0_ck_t_b[0]]
set_property PACKAGE_PIN BC17 [get_ports CH1_LPDDR4_0_0_ck_c_b[0]]
set_property PACKAGE_PIN BB14 [get_ports CH1_LPDDR4_0_0_ca_b[4]]
set_property PACKAGE_PIN BB15 [get_ports CH1_LPDDR4_0_0_ca_b[3]]
set_property PACKAGE_PIN BC16 [get_ports CH1_LPDDR4_0_0_ca_b[0]]
set_property PACKAGE_PIN BD16 [get_ports CH1_LPDDR4_0_0_ca_b[1]]
set_property PACKAGE_PIN BD15 [get_ports CH1_LPDDR4_0_0_cke_b[1]]
set_property PACKAGE_PIN BE16 [get_ports CH1_LPDDR4_0_0_cke_b[0]]
set_property PACKAGE_PIN BE17 [get_ports CH1_LPDDR4_0_0_ca_b[5]]
set_property PACKAGE_PIN BF16 [get_ports CH1_LPDDR4_0_0_ca_b[2]]
set_property PACKAGE_PIN AT17 [get_ports CH1_LPDDR4_0_0_dqs_t_b[0]]
set_property PACKAGE_PIN AU17 [get_ports CH1_LPDDR4_0_0_dqs_c_b[0]]
set_property PACKAGE_PIN AT16 [get_ports CH1_LPDDR4_0_0_dq_b[6]]
set_property PACKAGE_PIN AU15 [get_ports CH1_LPDDR4_0_0_dq_b[7]]
set_property PACKAGE_PIN AV16 [get_ports CH1_LPDDR4_0_0_dq_b[0]]
set_property PACKAGE_PIN AW17 [get_ports CH1_LPDDR4_0_0_dq_b[1]]
set_property PACKAGE_PIN AV15 [get_ports CH1_LPDDR4_0_0_dmi_b[0]]
#set_property PACKAGE_PIN AW16 [get_ports CH1_LPDDR4_0_0_cs_b[1]]
set_property PACKAGE_PIN AY17 [get_ports CH1_LPDDR4_0_0_dq_b[2]]
set_property PACKAGE_PIN BA16 [get_ports CH1_LPDDR4_0_0_dq_b[4]]
set_property PACKAGE_PIN AY15 [get_ports CH1_LPDDR4_0_0_dq_b[3]]
set_property PACKAGE_PIN BA15 [get_ports CH1_LPDDR4_0_0_dq_b[5]]

set_property PACKAGE_PIN BK22 [get_ports CH0_LPDDR4_1_0_dmi_b[1]]
set_property PACKAGE_PIN BL21 [get_ports CH0_LPDDR4_1_0_cs_b[0]]
set_property PACKAGE_PIN BK21 [get_ports CH0_LPDDR4_1_0_dq_b[13]]
set_property PACKAGE_PIN BL20 [get_ports CH0_LPDDR4_1_0_dq_b[14]]
set_property PACKAGE_PIN BL19 [get_ports CH0_LPDDR4_1_0_dq_b[15]]
set_property PACKAGE_PIN BM19 [get_ports CH0_LPDDR4_1_0_dq_b[12]]
set_property PACKAGE_PIN BN19 [get_ports CH0_LPDDR4_1_0_dqs_t_b[1]]
set_property PACKAGE_PIN BN20 [get_ports CH0_LPDDR4_1_0_dqs_c_b[1]]
set_property PACKAGE_PIN BM22 [get_ports CH0_LPDDR4_1_0_dq_b[9]]
set_property PACKAGE_PIN BN22 [get_ports CH0_LPDDR4_1_0_dq_b[8]]
set_property PACKAGE_PIN BM21 [get_ports CH0_LPDDR4_1_0_dq_b[11]]
set_property PACKAGE_PIN BN21 [get_ports CH0_LPDDR4_1_0_dq_b[10]]
set_property PACKAGE_PIN BF22 [get_ports CH0_LPDDR4_1_0_dqs_t_a[1]]
set_property PACKAGE_PIN BG22 [get_ports CH0_LPDDR4_1_0_dqs_c_a[1]]
set_property PACKAGE_PIN BG20 [get_ports CH0_LPDDR4_1_0_dq_a[15]]
set_property PACKAGE_PIN BH19 [get_ports CH0_LPDDR4_1_0_dq_a[8]]
set_property PACKAGE_PIN BG21 [get_ports CH0_LPDDR4_1_0_dq_a[13]]
set_property PACKAGE_PIN BH22 [get_ports CH0_LPDDR4_1_0_dq_a[12]]
set_property PACKAGE_PIN BH20 [get_ports CH0_LPDDR4_1_0_dmi_a[1]]
set_property PACKAGE_PIN BJ19 [get_ports CH0_LPDDR4_1_0_cs_b[1]]
set_property PACKAGE_PIN BH21 [get_ports CH0_LPDDR4_1_0_dq_a[14]]
set_property PACKAGE_PIN BJ22 [get_ports CH0_LPDDR4_1_0_dq_a[10]]
set_property PACKAGE_PIN BJ20 [get_ports CH0_LPDDR4_1_0_dq_a[9]]
set_property PACKAGE_PIN BK20 [get_ports CH0_LPDDR4_1_0_dq_a[11]]
set_property PACKAGE_PIN AY21 [get_ports CH0_LPDDR4_1_0_ck_t_b[0]]
set_property PACKAGE_PIN BA22 [get_ports CH0_LPDDR4_1_0_ck_c_b[0]]
set_property PACKAGE_PIN AY18 [get_ports CH0_LPDDR4_1_0_ca_b[5]]
set_property PACKAGE_PIN BA18 [get_ports CH0_LPDDR4_1_0_ca_b[4]]
set_property PACKAGE_PIN AY20 [get_ports CH0_LPDDR4_1_0_cke_b[0]]
set_property PACKAGE_PIN BA21 [get_ports CH0_LPDDR4_1_0_ca_b[1]]
set_property PACKAGE_PIN BB22 [get_ports CH0_LPDDR4_1_0_ca_b[0]]
set_property PACKAGE_PIN BC21 [get_ports CH0_LPDDR4_1_0_cke_b[1]]
set_property PACKAGE_PIN BB19 [get_ports CH0_LPDDR4_1_0_ca_b[3]]
set_property PACKAGE_PIN BB20 [get_ports CH0_LPDDR4_1_0_ca_b[2]]
set_property PACKAGE_PIN AT20 [get_ports CH0_LPDDR4_1_0_ck_t_a[0]]
set_property PACKAGE_PIN AU21 [get_ports CH0_LPDDR4_1_0_ck_c_a[0]]
set_property PACKAGE_PIN AT19 [get_ports CH0_LPDDR4_1_0_ca_a[4]]
set_property PACKAGE_PIN AU18 [get_ports CH0_LPDDR4_1_0_ca_a[5]]
set_property PACKAGE_PIN AU20 [get_ports CH0_LPDDR4_1_0_cke_a[0]]
set_property PACKAGE_PIN AV21 [get_ports CH0_LPDDR4_1_0_cke_a[1]]
set_property PACKAGE_PIN AV18 [get_ports CH0_LPDDR4_1_0_ca_a[2]]
set_property PACKAGE_PIN AW19 [get_ports CH0_LPDDR4_1_0_cs_a[1]]
set_property PACKAGE_PIN AV22 [get_ports CH0_LPDDR4_1_0_ca_a[1]]
set_property PACKAGE_PIN AW22 [get_ports CH0_LPDDR4_1_0_ca_a[0]]
set_property PACKAGE_PIN AV19 [get_ports CH0_LPDDR4_1_0_cs_a[0]]
set_property PACKAGE_PIN AW20 [get_ports CH0_LPDDR4_1_0_ca_a[3]]
set_property PACKAGE_PIN BE20 [get_ports CH0_LPDDR4_1_0_reset_n]
set_property PACKAGE_PIN BF19 [get_ports CH1_LPDDR4_1_0_reset_n]

set_property PACKAGE_PIN BG24 [get_ports CH0_LPDDR4_1_0_dqs_t_b[0]]
set_property PACKAGE_PIN BH24 [get_ports CH0_LPDDR4_1_0_dqs_c_b[0]]
set_property PACKAGE_PIN BJ23 [get_ports CH0_LPDDR4_1_0_dq_b[4]]
set_property PACKAGE_PIN BK23 [get_ports CH0_LPDDR4_1_0_dq_b[7]]
set_property PACKAGE_PIN BJ24 [get_ports CH0_LPDDR4_1_0_dq_b[5]]
set_property PACKAGE_PIN BK25 [get_ports CH0_LPDDR4_1_0_dq_b[6]]
set_property PACKAGE_PIN BL23 [get_ports CH0_LPDDR4_1_0_dmi_b[0]]
set_property PACKAGE_PIN BL24 [get_ports CH0_LPDDR4_1_0_dq_b[0]]
set_property PACKAGE_PIN BM24 [get_ports CH0_LPDDR4_1_0_dq_b[2]]
set_property PACKAGE_PIN BN24 [get_ports CH0_LPDDR4_1_0_dq_b[1]]
set_property PACKAGE_PIN BN25 [get_ports CH0_LPDDR4_1_0_dq_b[3]]
set_property PACKAGE_PIN BG26 [get_ports CH1_LPDDR4_1_0_dqs_t_b[1]]
set_property PACKAGE_PIN BH26 [get_ports CH1_LPDDR4_1_0_dqs_c_b[1]]
set_property PACKAGE_PIN BH25 [get_ports CH1_LPDDR4_1_0_dq_b[13]]
set_property PACKAGE_PIN BJ25 [get_ports CH1_LPDDR4_1_0_dq_b[12]]
set_property PACKAGE_PIN BK27 [get_ports CH1_LPDDR4_1_0_dq_b[15]]
set_property PACKAGE_PIN BL26 [get_ports CH1_LPDDR4_1_0_dq_b[8]]
set_property PACKAGE_PIN BK26 [get_ports CH1_LPDDR4_1_0_dmi_b[1]]
set_property PACKAGE_PIN BM27 [get_ports CH1_LPDDR4_1_0_dq_b[9]]
set_property PACKAGE_PIN BN27 [get_ports CH1_LPDDR4_1_0_dq_b[10]]
set_property PACKAGE_PIN BM26 [get_ports CH1_LPDDR4_1_0_dq_b[14]]
set_property PACKAGE_PIN BN26 [get_ports CH1_LPDDR4_1_0_dq_b[11]]
set_property PACKAGE_PIN AT22 [get_ports CH0_LPDDR4_1_0_dqs_t_a[0]]
set_property PACKAGE_PIN AT23 [get_ports CH0_LPDDR4_1_0_dqs_c_a[0]]
set_property PACKAGE_PIN AU23 [get_ports CH0_LPDDR4_1_0_dq_a[7]]
set_property PACKAGE_PIN AV24 [get_ports CH0_LPDDR4_1_0_dq_a[5]]
set_property PACKAGE_PIN AT25 [get_ports CH0_LPDDR4_1_0_dq_a[4]]
set_property PACKAGE_PIN AU24 [get_ports CH0_LPDDR4_1_0_dq_a[6]]
set_property PACKAGE_PIN AW23 [get_ports CH0_LPDDR4_1_0_dmi_a[0]]
set_property PACKAGE_PIN BA24 [get_ports CH0_LPDDR4_1_0_dq_a[3]]
set_property PACKAGE_PIN BB23 [get_ports CH0_LPDDR4_1_0_dq_a[2]]
set_property PACKAGE_PIN BB24 [get_ports CH0_LPDDR4_1_0_dq_a[0]]
set_property PACKAGE_PIN BC24 [get_ports CH0_LPDDR4_1_0_dq_a[1]]
set_property PACKAGE_PIN AT26 [get_ports CH1_LPDDR4_1_0_dmi_a[1]]
set_property PACKAGE_PIN AV25 [get_ports CH1_LPDDR4_1_0_dq_a[15]]
set_property PACKAGE_PIN AW26 [get_ports CH1_LPDDR4_1_0_dq_a[14]]
set_property PACKAGE_PIN AY26 [get_ports CH1_LPDDR4_1_0_dq_a[12]]
set_property PACKAGE_PIN BA25 [get_ports CH1_LPDDR4_1_0_dq_a[13]]
set_property PACKAGE_PIN AY24 [get_ports CH1_LPDDR4_1_0_dqs_t_a[1]]
set_property PACKAGE_PIN AW25 [get_ports CH1_LPDDR4_1_0_dqs_c_a[1]]
set_property PACKAGE_PIN BB26 [get_ports CH1_LPDDR4_1_0_dq_a[11]]
set_property PACKAGE_PIN BC25 [get_ports CH1_LPDDR4_1_0_dq_a[10]]
set_property PACKAGE_PIN BD24 [get_ports CH1_LPDDR4_1_0_dq_a[8]]
set_property PACKAGE_PIN BE25 [get_ports CH1_LPDDR4_1_0_dq_a[9]]

set_property PACKAGE_PIN BK31 [get_ports CH1_LPDDR4_1_0_ck_t_a[0]]
set_property PACKAGE_PIN BL31 [get_ports CH1_LPDDR4_1_0_ck_c_a[0]]
set_property PACKAGE_PIN BL28 [get_ports CH1_LPDDR4_1_0_ca_a[4]]
set_property PACKAGE_PIN BM28 [get_ports CH1_LPDDR4_1_0_ca_a[5]]
set_property PACKAGE_PIN BK30 [get_ports CH1_LPDDR4_1_0_cke_a[0]]
set_property PACKAGE_PIN BL29 [get_ports CH1_LPDDR4_1_0_cs_a[1]]
set_property PACKAGE_PIN BL30 [get_ports CH1_LPDDR4_1_0_cs_a[0]]
set_property PACKAGE_PIN BM29 [get_ports CH1_LPDDR4_1_0_cke_a[1]]
set_property PACKAGE_PIN BM31 [get_ports CH1_LPDDR4_1_0_ca_a[1]]
set_property PACKAGE_PIN BN31 [get_ports CH1_LPDDR4_1_0_ca_a[0]]
set_property PACKAGE_PIN BN29 [get_ports CH1_LPDDR4_1_0_ca_a[3]]
set_property PACKAGE_PIN BN30 [get_ports CH1_LPDDR4_1_0_ca_a[2]]
set_property PACKAGE_PIN BG30 [get_ports CH1_LPDDR4_1_0_dmi_a[0]]
set_property PACKAGE_PIN BH31 [get_ports CH1_LPDDR4_1_0_cs_b[0]]
set_property PACKAGE_PIN BF27 [get_ports CH1_LPDDR4_1_0_dq_a[7]]
set_property PACKAGE_PIN BG28 [get_ports CH1_LPDDR4_1_0_dq_a[6]]
set_property PACKAGE_PIN BH30 [get_ports CH1_LPDDR4_1_0_dq_a[1]]
set_property PACKAGE_PIN BJ30 [get_ports CH1_LPDDR4_1_0_dq_a[3]]
set_property PACKAGE_PIN BH27 [get_ports CH1_LPDDR4_1_0_dqs_t_a[0]]
set_property PACKAGE_PIN BJ27 [get_ports CH1_LPDDR4_1_0_dqs_c_a[0]]
set_property PACKAGE_PIN BH29 [get_ports CH1_LPDDR4_1_0_dq_a[2]]
set_property PACKAGE_PIN BJ29 [get_ports CH1_LPDDR4_1_0_dq_a[4]]
set_property PACKAGE_PIN BJ28 [get_ports CH1_LPDDR4_1_0_dq_a[0]]
set_property PACKAGE_PIN BK28 [get_ports CH1_LPDDR4_1_0_dq_a[5]]
set_property PACKAGE_PIN AY30 [get_ports CH1_LPDDR4_1_0_ck_t_b[0]]
set_property PACKAGE_PIN BA30 [get_ports CH1_LPDDR4_1_0_ck_c_b[0]]
set_property PACKAGE_PIN AY29 [get_ports CH1_LPDDR4_1_0_ca_b[4]]
set_property PACKAGE_PIN BA28 [get_ports CH1_LPDDR4_1_0_ca_b[3]]
set_property PACKAGE_PIN BB30 [get_ports CH1_LPDDR4_1_0_ca_b[0]]
set_property PACKAGE_PIN BC30 [get_ports CH1_LPDDR4_1_0_ca_b[1]]
set_property PACKAGE_PIN BB27 [get_ports CH1_LPDDR4_1_0_cke_b[1]]
set_property PACKAGE_PIN BC28 [get_ports CH1_LPDDR4_1_0_cke_b[0]]
set_property PACKAGE_PIN BD28 [get_ports CH1_LPDDR4_1_0_ca_b[5]]
set_property PACKAGE_PIN BE28 [get_ports CH1_LPDDR4_1_0_ca_b[2]]
set_property PACKAGE_PIN AT29 [get_ports CH1_LPDDR4_1_0_dqs_t_b[0]]
set_property PACKAGE_PIN AU30 [get_ports CH1_LPDDR4_1_0_dqs_c_b[0]]
set_property PACKAGE_PIN AT28 [get_ports CH1_LPDDR4_1_0_dq_b[0]]
set_property PACKAGE_PIN AU27 [get_ports CH1_LPDDR4_1_0_dq_b[1]]
set_property PACKAGE_PIN AU29 [get_ports CH1_LPDDR4_1_0_dq_b[6]]
set_property PACKAGE_PIN AV28 [get_ports CH1_LPDDR4_1_0_dq_b[2]]
set_property PACKAGE_PIN AV27 [get_ports CH1_LPDDR4_1_0_dmi_b[0]]
set_property PACKAGE_PIN AW28 [get_ports CH1_LPDDR4_1_0_cs_b[1]]
set_property PACKAGE_PIN AV30 [get_ports CH1_LPDDR4_1_0_dq_b[7]]
set_property PACKAGE_PIN AW29 [get_ports CH1_LPDDR4_1_0_dq_b[5]]
set_property PACKAGE_PIN AY27 [get_ports CH1_LPDDR4_1_0_dq_b[3]]
set_property PACKAGE_PIN BA27 [get_ports CH1_LPDDR4_1_0_dq_b[4]]

set_property PACKAGE_PIN BL34 [get_ports CH0_LPDDR4_2_0_dmi_b[1]]
set_property PACKAGE_PIN BM35 [get_ports CH0_LPDDR4_2_0_cs_b[0]]
set_property PACKAGE_PIN BK32 [get_ports CH0_LPDDR4_2_0_dq_b[9]]
set_property PACKAGE_PIN BL33 [get_ports CH0_LPDDR4_2_0_dq_b[14]]
set_property PACKAGE_PIN BJ33 [get_ports CH0_LPDDR4_2_0_dq_b[15]]
set_property PACKAGE_PIN BK33 [get_ports CH0_LPDDR4_2_0_dq_b[8]]
set_property PACKAGE_PIN BM33 [get_ports CH0_LPDDR4_2_0_dqs_t_b[1]]
set_property PACKAGE_PIN BN34 [get_ports CH0_LPDDR4_2_0_dqs_c_b[1]]
set_property PACKAGE_PIN BM34 [get_ports CH0_LPDDR4_2_0_dq_b[10]]
set_property PACKAGE_PIN BN35 [get_ports CH0_LPDDR4_2_0_dq_b[11]]
set_property PACKAGE_PIN BM32 [get_ports CH0_LPDDR4_2_0_dq_b[12]]
set_property PACKAGE_PIN BN32 [get_ports CH0_LPDDR4_2_0_dq_b[13]]
set_property PACKAGE_PIN BF34 [get_ports CH0_LPDDR4_2_0_dqs_t_a[1]]
set_property PACKAGE_PIN BG34 [get_ports CH0_LPDDR4_2_0_dqs_c_a[1]]
set_property PACKAGE_PIN BF31 [get_ports CH0_LPDDR4_2_0_dq_a[11]]
set_property PACKAGE_PIN BF32 [get_ports CH0_LPDDR4_2_0_dq_a[10]]
set_property PACKAGE_PIN BF35 [get_ports CH0_LPDDR4_2_0_dq_a[9]]
set_property PACKAGE_PIN BG35 [get_ports CH0_LPDDR4_2_0_dq_a[8]]
set_property PACKAGE_PIN BG32 [get_ports CH0_LPDDR4_2_0_dmi_a[1]]
set_property PACKAGE_PIN BG33 [get_ports CH0_LPDDR4_2_0_cs_b[1]]
set_property PACKAGE_PIN BH34 [get_ports CH0_LPDDR4_2_0_dq_a[15]]
set_property PACKAGE_PIN BJ34 [get_ports CH0_LPDDR4_2_0_dq_a[14]]
set_property PACKAGE_PIN BH32 [get_ports CH0_LPDDR4_2_0_dq_a[13]]
set_property PACKAGE_PIN BJ32 [get_ports CH0_LPDDR4_2_0_dq_a[12]]
set_property PACKAGE_PIN AW34 [get_ports CH0_LPDDR4_2_0_ck_t_b[0]]
set_property PACKAGE_PIN AY33 [get_ports CH0_LPDDR4_2_0_ck_c_b[0]]
set_property PACKAGE_PIN AY32 [get_ports CH0_LPDDR4_2_0_ca_b[5]]
set_property PACKAGE_PIN BA31 [get_ports CH0_LPDDR4_2_0_ca_b[4]]
set_property PACKAGE_PIN AW35 [get_ports CH0_LPDDR4_2_0_cke_b[0]]
set_property PACKAGE_PIN AY35 [get_ports CH0_LPDDR4_2_0_ca_b[1]]
set_property PACKAGE_PIN BA33 [get_ports CH0_LPDDR4_2_0_ca_b[0]]
set_property PACKAGE_PIN BA34 [get_ports CH0_LPDDR4_2_0_cke_b[1]]
set_property PACKAGE_PIN BB34 [get_ports CH0_LPDDR4_2_0_ca_b[3]]
set_property PACKAGE_PIN BC34 [get_ports CH0_LPDDR4_2_0_ca_b[2]]
set_property PACKAGE_PIN AT34 [get_ports CH0_LPDDR4_2_0_ck_t_a[0]]
set_property PACKAGE_PIN AT35 [get_ports CH0_LPDDR4_2_0_ck_c_a[0]]
set_property PACKAGE_PIN AT31 [get_ports CH0_LPDDR4_2_0_ca_a[4]]
set_property PACKAGE_PIN AU32 [get_ports CH0_LPDDR4_2_0_ca_a[5]]
set_property PACKAGE_PIN AT32 [get_ports CH0_LPDDR4_2_0_cke_a[0]]
set_property PACKAGE_PIN AU33 [get_ports CH0_LPDDR4_2_0_cke_a[1]]
set_property PACKAGE_PIN AV31 [get_ports CH0_LPDDR4_2_0_ca_a[2]]
set_property PACKAGE_PIN AW31 [get_ports CH0_LPDDR4_2_0_cs_a[1]]
set_property PACKAGE_PIN AU35 [get_ports CH0_LPDDR4_2_0_ca_a[1]]
set_property PACKAGE_PIN AV34 [get_ports CH0_LPDDR4_2_0_ca_a[0]]
set_property PACKAGE_PIN AV33 [get_ports CH0_LPDDR4_2_0_cs_a[0]]
set_property PACKAGE_PIN AW32 [get_ports CH0_LPDDR4_2_0_ca_a[3]]
set_property PACKAGE_PIN BD35 [get_ports CH0_LPDDR4_2_0_reset_n]
set_property PACKAGE_PIN BE34 [get_ports CH1_LPDDR4_2_0_reset_n]

set_property PACKAGE_PIN BB43 [get_ports CH0_LPDDR4_2_0_dqs_t_b[0]]
set_property PACKAGE_PIN BB44 [get_ports CH0_LPDDR4_2_0_dqs_c_b[0]]
set_property PACKAGE_PIN BE42 [get_ports CH0_LPDDR4_2_0_dq_b[6]]
set_property PACKAGE_PIN BD42 [get_ports CH0_LPDDR4_2_0_dq_b[5]]
set_property PACKAGE_PIN BC42 [get_ports CH0_LPDDR4_2_0_dq_b[4]]
set_property PACKAGE_PIN BB42 [get_ports CH0_LPDDR4_2_0_dq_b[3]]
set_property PACKAGE_PIN BC44 [get_ports CH0_LPDDR4_2_0_dmi_b[0]]
set_property PACKAGE_PIN BD43 [get_ports CH0_LPDDR4_2_0_dq_b[7]]
set_property PACKAGE_PIN BD44 [get_ports CH0_LPDDR4_2_0_dq_b[1]]
set_property PACKAGE_PIN BE44 [get_ports CH0_LPDDR4_2_0_dq_b[0]]
set_property PACKAGE_PIN BE45 [get_ports CH0_LPDDR4_2_0_dq_b[2]]
set_property PACKAGE_PIN BB40 [get_ports CH1_LPDDR4_2_0_dqs_t_b[1]]
set_property PACKAGE_PIN BA40 [get_ports CH1_LPDDR4_2_0_dqs_c_b[1]]
set_property PACKAGE_PIN AW40 [get_ports CH1_LPDDR4_2_0_dq_b[8]]
set_property PACKAGE_PIN AY41 [get_ports CH1_LPDDR4_2_0_dq_b[10]]
set_property PACKAGE_PIN AV40 [get_ports CH1_LPDDR4_2_0_dq_b[15]]
set_property PACKAGE_PIN AW41 [get_ports CH1_LPDDR4_2_0_dq_b[9]]
set_property PACKAGE_PIN BA42 [get_ports CH1_LPDDR4_2_0_dmi_b[1]]
set_property PACKAGE_PIN BA43 [get_ports CH1_LPDDR4_2_0_dq_b[14]]
set_property PACKAGE_PIN BA44 [get_ports CH1_LPDDR4_2_0_dq_b[13]]
set_property PACKAGE_PIN BA45 [get_ports CH1_LPDDR4_2_0_dq_b[12]]
set_property PACKAGE_PIN AY45 [get_ports CH1_LPDDR4_2_0_dq_b[11]]
set_property PACKAGE_PIN BB36 [get_ports CH0_LPDDR4_2_0_dqs_t_a[0]]
set_property PACKAGE_PIN BC37 [get_ports CH0_LPDDR4_2_0_dqs_c_a[0]]
set_property PACKAGE_PIN BB35 [get_ports CH0_LPDDR4_2_0_dq_a[6]]
set_property PACKAGE_PIN BA36 [get_ports CH0_LPDDR4_2_0_dq_a[5]]
set_property PACKAGE_PIN AY36 [get_ports CH0_LPDDR4_2_0_dq_a[7]]
set_property PACKAGE_PIN BA37 [get_ports CH0_LPDDR4_2_0_dq_a[0]]
set_property PACKAGE_PIN BD38 [get_ports CH0_LPDDR4_2_0_dmi_a[0]]
set_property PACKAGE_PIN BB38 [get_ports CH0_LPDDR4_2_0_dq_a[2]]
set_property PACKAGE_PIN BB39 [get_ports CH0_LPDDR4_2_0_dq_a[1]]
set_property PACKAGE_PIN BE37 [get_ports CH0_LPDDR4_2_0_dq_a[4]]
set_property PACKAGE_PIN BE38 [get_ports CH0_LPDDR4_2_0_dq_a[3]]
set_property PACKAGE_PIN AU38 [get_ports CH1_LPDDR4_2_0_dmi_a[1]]
set_property PACKAGE_PIN AU36 [get_ports CH1_LPDDR4_2_0_dq_a[13]]
set_property PACKAGE_PIN AV37 [get_ports CH1_LPDDR4_2_0_dq_a[15]]
set_property PACKAGE_PIN AT37 [get_ports CH1_LPDDR4_2_0_dq_a[10]]
set_property PACKAGE_PIN AT38 [get_ports CH1_LPDDR4_2_0_dq_a[11]]
set_property PACKAGE_PIN AY38 [get_ports CH1_LPDDR4_2_0_dqs_t_a[1]]
set_property PACKAGE_PIN BA39 [get_ports CH1_LPDDR4_2_0_dqs_c_a[1]]
set_property PACKAGE_PIN AW38 [get_ports CH1_LPDDR4_2_0_dq_a[9]]
set_property PACKAGE_PIN AY39 [get_ports CH1_LPDDR4_2_0_dq_a[8]]
set_property PACKAGE_PIN AV36 [get_ports CH1_LPDDR4_2_0_dq_a[12]]
set_property PACKAGE_PIN AW37 [get_ports CH1_LPDDR4_2_0_dq_a[14]]

set_property PACKAGE_PIN AT43 [get_ports CH1_LPDDR4_2_0_ck_t_a[0]]
set_property PACKAGE_PIN AU42 [get_ports CH1_LPDDR4_2_0_ck_c_a[0]]
set_property PACKAGE_PIN AT40 [get_ports CH1_LPDDR4_2_0_ca_a[4]]
set_property PACKAGE_PIN AU39 [get_ports CH1_LPDDR4_2_0_ca_a[5]]
set_property PACKAGE_PIN AU44 [get_ports CH1_LPDDR4_2_0_cke_a[0]]
set_property PACKAGE_PIN AU45 [get_ports CH1_LPDDR4_2_0_cs_a[1]]
set_property PACKAGE_PIN AV42 [get_ports CH1_LPDDR4_2_0_cs_a[0]]
set_property PACKAGE_PIN AW43 [get_ports CH1_LPDDR4_2_0_cke_a[1]]
set_property PACKAGE_PIN AV44 [get_ports CH1_LPDDR4_2_0_ca_a[1]]
set_property PACKAGE_PIN AW45 [get_ports CH1_LPDDR4_2_0_ca_a[0]]
set_property PACKAGE_PIN AV43 [get_ports CH1_LPDDR4_2_0_ca_a[3]]
set_property PACKAGE_PIN AW44 [get_ports CH1_LPDDR4_2_0_ca_a[2]]
set_property PACKAGE_PIN AM42 [get_ports CH1_LPDDR4_2_0_dmi_a[0]]
set_property PACKAGE_PIN AN41 [get_ports CH1_LPDDR4_2_0_cs_b[0]]
set_property PACKAGE_PIN AM39 [get_ports CH1_LPDDR4_2_0_dq_a[3]]
set_property PACKAGE_PIN AM40 [get_ports CH1_LPDDR4_2_0_dq_a[2]]
set_property PACKAGE_PIN AP41 [get_ports CH1_LPDDR4_2_0_dq_a[5]]
set_property PACKAGE_PIN AP42 [get_ports CH1_LPDDR4_2_0_dq_a[4]]
set_property PACKAGE_PIN AN40 [get_ports CH1_LPDDR4_2_0_dqs_t_a[0]]
set_property PACKAGE_PIN AP39 [get_ports CH1_LPDDR4_2_0_dqs_c_a[0]]
set_property PACKAGE_PIN AT41 [get_ports CH1_LPDDR4_2_0_dq_a[6]]
set_property PACKAGE_PIN AU41 [get_ports CH1_LPDDR4_2_0_dq_a[7]]
set_property PACKAGE_PIN AR39 [get_ports CH1_LPDDR4_2_0_dq_a[1]]
set_property PACKAGE_PIN AR40 [get_ports CH1_LPDDR4_2_0_dq_a[0]]
set_property PACKAGE_PIN AH44 [get_ports CH1_LPDDR4_2_0_ck_t_b[0]]
set_property PACKAGE_PIN AJ43 [get_ports CH1_LPDDR4_2_0_ck_c_b[0]]
set_property PACKAGE_PIN AH41 [get_ports CH1_LPDDR4_2_0_ca_b[4]]
set_property PACKAGE_PIN AJ40 [get_ports CH1_LPDDR4_2_0_ca_b[3]]
set_property PACKAGE_PIN AH42 [get_ports CH1_LPDDR4_2_0_ca_b[0]]
set_property PACKAGE_PIN AJ42 [get_ports CH1_LPDDR4_2_0_ca_b[1]]
set_property PACKAGE_PIN AK40 [get_ports CH1_LPDDR4_2_0_cke_b[1]]
set_property PACKAGE_PIN AL39 [get_ports CH1_LPDDR4_2_0_cke_b[0]]
set_property PACKAGE_PIN AK41 [get_ports CH1_LPDDR4_2_0_ca_b[5]]
set_property PACKAGE_PIN AL41 [get_ports CH1_LPDDR4_2_0_ca_b[2]]
set_property PACKAGE_PIN AD41 [get_ports CH1_LPDDR4_2_0_dqs_t_b[0]]
set_property PACKAGE_PIN AE42 [get_ports CH1_LPDDR4_2_0_dqs_c_b[0]]
set_property PACKAGE_PIN AD40 [get_ports CH1_LPDDR4_2_0_dq_b[0]]
set_property PACKAGE_PIN AE39 [get_ports CH1_LPDDR4_2_0_dq_b[2]]
set_property PACKAGE_PIN AE41 [get_ports CH1_LPDDR4_2_0_dq_b[7]]
set_property PACKAGE_PIN AF42 [get_ports CH1_LPDDR4_2_0_dq_b[6]]
set_property PACKAGE_PIN AF39 [get_ports CH1_LPDDR4_2_0_dmi_b[0]]
set_property PACKAGE_PIN AG40 [get_ports CH1_LPDDR4_2_0_cs_b[1]]
set_property PACKAGE_PIN AF40 [get_ports CH1_LPDDR4_2_0_dq_b[1]]
set_property PACKAGE_PIN AG41 [get_ports CH1_LPDDR4_2_0_dq_b[5]]
set_property PACKAGE_PIN AH39 [get_ports CH1_LPDDR4_2_0_dq_b[3]]
set_property PACKAGE_PIN AJ39 [get_ports CH1_LPDDR4_2_0_dq_b[4]]

set_property PACKAGE_PIN D22 [get_ports CH1_LPDDR4_3_0_dmi_b[0]]
set_property PACKAGE_PIN C21 [get_ports CH1_LPDDR4_3_0_cs_b[1]]
set_property PACKAGE_PIN D24 [get_ports CH1_LPDDR4_3_0_dq_b[1]]
set_property PACKAGE_PIN C24 [get_ports CH1_LPDDR4_3_0_dq_b[5]]
set_property PACKAGE_PIN C22 [get_ports CH1_LPDDR4_3_0_dq_b[3]]
set_property PACKAGE_PIN B22 [get_ports CH1_LPDDR4_3_0_dq_b[2]]
set_property PACKAGE_PIN B21 [get_ports CH1_LPDDR4_3_0_dqs_t_b[0]]
set_property PACKAGE_PIN A21 [get_ports CH1_LPDDR4_3_0_dqs_c_b[0]]
set_property PACKAGE_PIN B23 [get_ports CH1_LPDDR4_3_0_dq_b[6]]
set_property PACKAGE_PIN A23 [get_ports CH1_LPDDR4_3_0_dq_b[0]]
set_property PACKAGE_PIN B24 [get_ports CH1_LPDDR4_3_0_dq_b[7]]
set_property PACKAGE_PIN A24 [get_ports CH1_LPDDR4_3_0_dq_b[4]]
set_property PACKAGE_PIN K23 [get_ports CH1_LPDDR4_3_0_cke_b[1]]
set_property PACKAGE_PIN J23 [get_ports CH1_LPDDR4_3_0_cke_b[0]]
set_property PACKAGE_PIN G23 [get_ports CH1_LPDDR4_3_0_ca_b[5]]
set_property PACKAGE_PIN G22 [get_ports CH1_LPDDR4_3_0_ca_b[2]]
set_property PACKAGE_PIN F24 [get_ports CH1_LPDDR4_3_0_ck_t_b[0]]
set_property PACKAGE_PIN F23 [get_ports CH1_LPDDR4_3_0_ck_c_b[0]]
set_property PACKAGE_PIN E22 [get_ports CH1_LPDDR4_3_0_ca_b[4]]
set_property PACKAGE_PIN E21 [get_ports CH1_LPDDR4_3_0_ca_b[3]]
set_property PACKAGE_PIN E23 [get_ports CH1_LPDDR4_3_0_ca_b[0]]
set_property PACKAGE_PIN D23 [get_ports CH1_LPDDR4_3_0_ca_b[1]]
set_property PACKAGE_PIN R21 [get_ports CH1_LPDDR4_3_0_dqs_t_a[0]]
set_property PACKAGE_PIN P22 [get_ports CH1_LPDDR4_3_0_dqs_c_a[0]]
set_property PACKAGE_PIN R22 [get_ports CH1_LPDDR4_3_0_dq_a[0]]
set_property PACKAGE_PIN P23 [get_ports CH1_LPDDR4_3_0_dq_a[7]]
set_property PACKAGE_PIN R23 [get_ports CH1_LPDDR4_3_0_dq_a[3]]
set_property PACKAGE_PIN P24 [get_ports CH1_LPDDR4_3_0_dq_a[4]]
set_property PACKAGE_PIN N22 [get_ports CH1_LPDDR4_3_0_dmi_a[0]]
set_property PACKAGE_PIN M22 [get_ports CH1_LPDDR4_3_0_cs_b[0]]
set_property PACKAGE_PIN N24 [get_ports CH1_LPDDR4_3_0_dq_a[6]]
set_property PACKAGE_PIN M23 [get_ports CH1_LPDDR4_3_0_dq_a[5]]
set_property PACKAGE_PIN N21 [get_ports CH1_LPDDR4_3_0_dq_a[1]]
set_property PACKAGE_PIN M21 [get_ports CH1_LPDDR4_3_0_dq_a[2]]
set_property PACKAGE_PIN V21 [get_ports CH1_LPDDR4_3_0_cs_a[0]]
set_property PACKAGE_PIN V20 [get_ports CH1_LPDDR4_3_0_cke_a[1]]
set_property PACKAGE_PIN V22 [get_ports CH1_LPDDR4_3_0_ca_a[1]]
set_property PACKAGE_PIN U23 [get_ports CH1_LPDDR4_3_0_ca_a[0]]
set_property PACKAGE_PIN U22 [get_ports CH1_LPDDR4_3_0_ca_a[3]]
set_property PACKAGE_PIN T21 [get_ports CH1_LPDDR4_3_0_ca_a[2]]
set_property PACKAGE_PIN U21 [get_ports CH1_LPDDR4_3_0_ck_t_a[0]]
set_property PACKAGE_PIN T20 [get_ports CH1_LPDDR4_3_0_ck_c_a[0]]
set_property PACKAGE_PIN T24 [get_ports CH1_LPDDR4_3_0_ca_a[4]]
set_property PACKAGE_PIN T23 [get_ports CH1_LPDDR4_3_0_ca_a[5]]
set_property PACKAGE_PIN R20 [get_ports CH1_LPDDR4_3_0_cke_a[0]]
set_property PACKAGE_PIN P20 [get_ports CH1_LPDDR4_3_0_cs_a[1]]

set_property PACKAGE_PIN H26 [get_ports CH1_LPDDR4_3_0_dqs_t_b[1]]
set_property PACKAGE_PIN G27 [get_ports CH1_LPDDR4_3_0_dqs_c_b[1]]
set_property PACKAGE_PIN H27 [get_ports CH1_LPDDR4_3_0_dq_b[12]]
set_property PACKAGE_PIN G28 [get_ports CH1_LPDDR4_3_0_dq_b[13]]
set_property PACKAGE_PIN F28 [get_ports CH1_LPDDR4_3_0_dq_b[14]]
set_property PACKAGE_PIN E28 [get_ports CH1_LPDDR4_3_0_dq_b[15]]
set_property PACKAGE_PIN D27 [get_ports CH1_LPDDR4_3_0_dmi_b[1]]
set_property PACKAGE_PIN D28 [get_ports CH1_LPDDR4_3_0_dq_b[9]]
set_property PACKAGE_PIN C27 [get_ports CH1_LPDDR4_3_0_dq_b[8]]
set_property PACKAGE_PIN B28 [get_ports CH1_LPDDR4_3_0_dq_b[10]]
set_property PACKAGE_PIN A28 [get_ports CH1_LPDDR4_3_0_dq_b[11]]
set_property PACKAGE_PIN G26 [get_ports CH0_LPDDR4_3_0_dmi_a[0]]
set_property PACKAGE_PIN E27 [get_ports CH0_LPDDR4_3_0_dq_a[4]]
set_property PACKAGE_PIN E26 [get_ports CH0_LPDDR4_3_0_dq_a[5]]
set_property PACKAGE_PIN F25 [get_ports CH0_LPDDR4_3_0_dq_a[6]]
set_property PACKAGE_PIN E25 [get_ports CH0_LPDDR4_3_0_dq_a[1]]
set_property PACKAGE_PIN D25 [get_ports CH0_LPDDR4_3_0_dqs_t_a[0]]
set_property PACKAGE_PIN C25 [get_ports CH0_LPDDR4_3_0_dqs_c_a[0]]
set_property PACKAGE_PIN B27 [get_ports CH0_LPDDR4_3_0_dq_a[7]]
set_property PACKAGE_PIN A26 [get_ports CH0_LPDDR4_3_0_dq_a[2]]
set_property PACKAGE_PIN B26 [get_ports CH0_LPDDR4_3_0_dq_a[3]]
set_property PACKAGE_PIN A25 [get_ports CH0_LPDDR4_3_0_dq_a[0]]
set_property PACKAGE_PIN V27 [get_ports CH1_LPDDR4_3_0_dmi_a[1]]
set_property PACKAGE_PIN V26 [get_ports CH1_LPDDR4_3_0_dq_a[10]]
set_property PACKAGE_PIN U26 [get_ports CH1_LPDDR4_3_0_dq_a[9]]
set_property PACKAGE_PIN T26 [get_ports CH1_LPDDR4_3_0_dq_a[8]]
set_property PACKAGE_PIN R26 [get_ports CH1_LPDDR4_3_0_dq_a[11]]
set_property PACKAGE_PIN R27 [get_ports CH1_LPDDR4_3_0_dqs_t_a[1]]
set_property PACKAGE_PIN P27 [get_ports CH1_LPDDR4_3_0_dqs_c_a[1]]
set_property PACKAGE_PIN R28 [get_ports CH1_LPDDR4_3_0_dq_a[15]]
set_property PACKAGE_PIN P28 [get_ports CH1_LPDDR4_3_0_dq_a[13]]
set_property PACKAGE_PIN N27 [get_ports CH1_LPDDR4_3_0_dq_a[14]]
set_property PACKAGE_PIN M28 [get_ports CH1_LPDDR4_3_0_dq_a[12]]
set_property PACKAGE_PIN V25 [get_ports CH0_LPDDR4_3_0_dmi_b[0]]
set_property PACKAGE_PIN U24 [get_ports CH0_LPDDR4_3_0_dq_b[5]]
set_property PACKAGE_PIN T25 [get_ports CH0_LPDDR4_3_0_dq_b[6]]
set_property PACKAGE_PIN R25 [get_ports CH0_LPDDR4_3_0_dq_b[7]]
set_property PACKAGE_PIN P25 [get_ports CH0_LPDDR4_3_0_dq_b[4]]
set_property PACKAGE_PIN N26 [get_ports CH0_LPDDR4_3_0_dqs_t_b[0]]
set_property PACKAGE_PIN N25 [get_ports CH0_LPDDR4_3_0_dqs_c_b[0]]
set_property PACKAGE_PIN M27 [get_ports CH0_LPDDR4_3_0_dq_b[0]]
set_property PACKAGE_PIN L26 [get_ports CH0_LPDDR4_3_0_dq_b[2]]
set_property PACKAGE_PIN M26 [get_ports CH0_LPDDR4_3_0_dq_b[1]]
set_property PACKAGE_PIN L25 [get_ports CH0_LPDDR4_3_0_dq_b[3]]

set_property PACKAGE_PIN C32 [get_ports CH0_LPDDR4_3_0_ca_a[2]]
set_property PACKAGE_PIN B32 [get_ports CH0_LPDDR4_3_0_cs_a[1]]
set_property PACKAGE_PIN C31 [get_ports CH0_LPDDR4_3_0_ca_a[1]]
set_property PACKAGE_PIN B31 [get_ports CH0_LPDDR4_3_0_ca_a[0]]
set_property PACKAGE_PIN D29 [get_ports CH0_LPDDR4_3_0_cs_a[0]]
set_property PACKAGE_PIN C29 [get_ports CH0_LPDDR4_3_0_ca_a[3]]
set_property PACKAGE_PIN B33 [get_ports CH0_LPDDR4_3_0_ck_t_a[0]]
set_property PACKAGE_PIN A33 [get_ports CH0_LPDDR4_3_0_ck_c_a[0]]
set_property PACKAGE_PIN B29 [get_ports CH0_LPDDR4_3_0_ca_a[4]]
set_property PACKAGE_PIN A29 [get_ports CH0_LPDDR4_3_0_ca_a[5]]
set_property PACKAGE_PIN A31 [get_ports CH0_LPDDR4_3_0_cke_a[0]]
set_property PACKAGE_PIN A30 [get_ports CH0_LPDDR4_3_0_cke_a[1]]
set_property PACKAGE_PIN F30 [get_ports CH0_LPDDR4_3_0_ca_b[0]]
set_property PACKAGE_PIN E30 [get_ports CH0_LPDDR4_3_0_cke_b[1]]
set_property PACKAGE_PIN E31 [get_ports CH0_LPDDR4_3_0_ca_b[3]]
set_property PACKAGE_PIN D32 [get_ports CH0_LPDDR4_3_0_ca_b[2]]
set_property PACKAGE_PIN D30 [get_ports CH0_LPDDR4_3_0_ck_t_b[0]]
set_property PACKAGE_PIN C30 [get_ports CH0_LPDDR4_3_0_ck_c_b[0]]
set_property PACKAGE_PIN E33 [get_ports CH0_LPDDR4_3_0_ca_b[5]]
set_property PACKAGE_PIN D34 [get_ports CH0_LPDDR4_3_0_ca_b[4]]
set_property PACKAGE_PIN E32 [get_ports CH0_LPDDR4_3_0_cke_b[0]]
set_property PACKAGE_PIN D33 [get_ports CH0_LPDDR4_3_0_ca_b[1]]
set_property PACKAGE_PIN N31 [get_ports CH0_LPDDR4_3_0_dmi_a[1]]
set_property PACKAGE_PIN M31 [get_ports CH0_LPDDR4_3_0_cs_b[1]]
set_property PACKAGE_PIN M29 [get_ports CH0_LPDDR4_3_0_dq_a[11]]
set_property PACKAGE_PIN L29 [get_ports CH0_LPDDR4_3_0_dq_a[10]]
set_property PACKAGE_PIN L30 [get_ports CH0_LPDDR4_3_0_dq_a[12]]
set_property PACKAGE_PIN K30 [get_ports CH0_LPDDR4_3_0_dq_a[13]]
set_property PACKAGE_PIN L31 [get_ports CH0_LPDDR4_3_0_dqs_t_a[1]]
set_property PACKAGE_PIN K31 [get_ports CH0_LPDDR4_3_0_dqs_c_a[1]]
set_property PACKAGE_PIN J29 [get_ports CH0_LPDDR4_3_0_dq_a[9]]
set_property PACKAGE_PIN H29 [get_ports CH0_LPDDR4_3_0_dq_a[8]]
set_property PACKAGE_PIN J30 [get_ports CH0_LPDDR4_3_0_dq_a[14]]
set_property PACKAGE_PIN H30 [get_ports CH0_LPDDR4_3_0_dq_a[15]]
set_property PACKAGE_PIN V30 [get_ports CH0_LPDDR4_3_0_dqs_t_b[1]]
set_property PACKAGE_PIN V29 [get_ports CH0_LPDDR4_3_0_dqs_c_b[1]]
set_property PACKAGE_PIN U29 [get_ports CH0_LPDDR4_3_0_dq_b[15]]
set_property PACKAGE_PIN T29 [get_ports CH0_LPDDR4_3_0_dq_b[13]]
set_property PACKAGE_PIN U28 [get_ports CH0_LPDDR4_3_0_dq_b[14]]
set_property PACKAGE_PIN T28 [get_ports CH0_LPDDR4_3_0_dq_b[12]]
set_property PACKAGE_PIN T30 [get_ports CH0_LPDDR4_3_0_dmi_b[1]]
set_property PACKAGE_PIN R30 [get_ports CH0_LPDDR4_3_0_cs_b[0]]
set_property PACKAGE_PIN P30 [get_ports CH0_LPDDR4_3_0_dq_b[11]]
set_property PACKAGE_PIN N30 [get_ports CH0_LPDDR4_3_0_dq_b[8]]
set_property PACKAGE_PIN P29 [get_ports CH0_LPDDR4_3_0_dq_b[10]]
set_property PACKAGE_PIN N29 [get_ports CH0_LPDDR4_3_0_dq_b[9]]
set_property PACKAGE_PIN H31 [get_ports CH0_LPDDR4_3_0_reset_n]
set_property PACKAGE_PIN G32 [get_ports CH1_LPDDR4_3_0_reset_n]

set_property PACKAGE_PIN BG2 [get_ports PCIE0_GT_0_grx_p[0]]
set_property PACKAGE_PIN BG1 [get_ports PCIE0_GT_0_grx_n[0]]
set_property PACKAGE_PIN BE2 [get_ports PCIE0_GT_0_grx_p[1]]
set_property PACKAGE_PIN BE1 [get_ports PCIE0_GT_0_grx_n[1]]
set_property PACKAGE_PIN BC2 [get_ports PCIE0_GT_0_grx_p[2]]
set_property PACKAGE_PIN BC1 [get_ports PCIE0_GT_0_grx_n[2]]
set_property PACKAGE_PIN BB4 [get_ports PCIE0_GT_0_grx_p[3]]
set_property PACKAGE_PIN BB3 [get_ports PCIE0_GT_0_grx_n[3]]
set_property PACKAGE_PIN BA2 [get_ports PCIE0_GT_0_grx_p[4]]
set_property PACKAGE_PIN BA1 [get_ports PCIE0_GT_0_grx_n[4]]
set_property PACKAGE_PIN AY4 [get_ports PCIE0_GT_0_grx_p[5]]
set_property PACKAGE_PIN AY3 [get_ports PCIE0_GT_0_grx_n[5]]
set_property PACKAGE_PIN AW2 [get_ports PCIE0_GT_0_grx_p[6]]
set_property PACKAGE_PIN AW1 [get_ports PCIE0_GT_0_grx_n[6]]
set_property PACKAGE_PIN AU2 [get_ports PCIE0_GT_0_grx_p[7]]
set_property PACKAGE_PIN AU1 [get_ports PCIE0_GT_0_grx_n[7]]
set_property PACKAGE_PIN AR2 [get_ports PCIE0_GT_0_grx_p[8]]
set_property PACKAGE_PIN AR1 [get_ports PCIE0_GT_0_grx_n[8]]
set_property PACKAGE_PIN AN2 [get_ports PCIE0_GT_0_grx_p[9]]
set_property PACKAGE_PIN AN1 [get_ports PCIE0_GT_0_grx_n[9]]
set_property PACKAGE_PIN AL2 [get_ports PCIE0_GT_0_grx_p[10]]
set_property PACKAGE_PIN AL1 [get_ports PCIE0_GT_0_grx_n[10]]
set_property PACKAGE_PIN AJ2 [get_ports PCIE0_GT_0_grx_p[11]]
set_property PACKAGE_PIN AJ1 [get_ports PCIE0_GT_0_grx_n[11]]
set_property PACKAGE_PIN AG2 [get_ports PCIE0_GT_0_grx_p[12]]
set_property PACKAGE_PIN AG1 [get_ports PCIE0_GT_0_grx_n[12]]
set_property PACKAGE_PIN AE2 [get_ports PCIE0_GT_0_grx_p[13]]
set_property PACKAGE_PIN AE1 [get_ports PCIE0_GT_0_grx_n[13]]
set_property PACKAGE_PIN AD4 [get_ports PCIE0_GT_0_grx_p[14]]
set_property PACKAGE_PIN AD3 [get_ports PCIE0_GT_0_grx_n[14]]
set_property PACKAGE_PIN AC2 [get_ports PCIE0_GT_0_grx_p[15]]
set_property PACKAGE_PIN AC1 [get_ports PCIE0_GT_0_grx_n[15]]

set_property PACKAGE_PIN BG7 [get_ports PCIE0_GT_0_gtx_p[0]]
set_property PACKAGE_PIN BG6 [get_ports PCIE0_GT_0_gtx_n[0]]
set_property PACKAGE_PIN BF5 [get_ports PCIE0_GT_0_gtx_p[1]]
set_property PACKAGE_PIN BF4 [get_ports PCIE0_GT_0_gtx_n[1]]
set_property PACKAGE_PIN BE7 [get_ports PCIE0_GT_0_gtx_p[2]]
set_property PACKAGE_PIN BE6 [get_ports PCIE0_GT_0_gtx_n[2]]
set_property PACKAGE_PIN BD5 [get_ports PCIE0_GT_0_gtx_p[3]]
set_property PACKAGE_PIN BD4 [get_ports PCIE0_GT_0_gtx_n[3]]
set_property PACKAGE_PIN BC7 [get_ports PCIE0_GT_0_gtx_p[4]]
set_property PACKAGE_PIN BC6 [get_ports PCIE0_GT_0_gtx_n[4]]
set_property PACKAGE_PIN BA7 [get_ports PCIE0_GT_0_gtx_p[5]]
set_property PACKAGE_PIN BA6 [get_ports PCIE0_GT_0_gtx_n[5]]
set_property PACKAGE_PIN AW7 [get_ports PCIE0_GT_0_gtx_p[6]]
set_property PACKAGE_PIN AW6 [get_ports PCIE0_GT_0_gtx_n[6]]
set_property PACKAGE_PIN AV5 [get_ports PCIE0_GT_0_gtx_p[7]]
set_property PACKAGE_PIN AV4 [get_ports PCIE0_GT_0_gtx_n[7]]
set_property PACKAGE_PIN AT5 [get_ports PCIE0_GT_0_gtx_p[8]]
set_property PACKAGE_PIN AT4 [get_ports PCIE0_GT_0_gtx_n[8]]
set_property PACKAGE_PIN AR7 [get_ports PCIE0_GT_0_gtx_p[9]]
set_property PACKAGE_PIN AR6 [get_ports PCIE0_GT_0_gtx_n[9]]
set_property PACKAGE_PIN AP5 [get_ports PCIE0_GT_0_gtx_p[10]]
set_property PACKAGE_PIN AP4 [get_ports PCIE0_GT_0_gtx_n[10]]
set_property PACKAGE_PIN AN7 [get_ports PCIE0_GT_0_gtx_p[11]]
set_property PACKAGE_PIN AN6 [get_ports PCIE0_GT_0_gtx_n[11]]
set_property PACKAGE_PIN AM5 [get_ports PCIE0_GT_0_gtx_p[12]]
set_property PACKAGE_PIN AM4 [get_ports PCIE0_GT_0_gtx_n[12]]
set_property PACKAGE_PIN AL7 [get_ports PCIE0_GT_0_gtx_p[13]]
set_property PACKAGE_PIN AL6 [get_ports PCIE0_GT_0_gtx_n[13]]
set_property PACKAGE_PIN AK5 [get_ports PCIE0_GT_0_gtx_p[14]]
set_property PACKAGE_PIN AK4 [get_ports PCIE0_GT_0_gtx_n[14]]
set_property PACKAGE_PIN AJ7 [get_ports PCIE0_GT_0_gtx_p[15]]
set_property PACKAGE_PIN AJ6 [get_ports PCIE0_GT_0_gtx_n[15]]

create_clock -period 10.000 -name sys_clk [get_ports gt_refclk0_0_clk_p]

#set_property PACKAGE_PIN AU6  [get_ports gt_refclk0_0_clk_n]
#set_property PACKAGE_PIN AU7  [get_ports gt_refclk0_0_clk_p]
set_property PACKAGE_PIN AF8  [get_ports gt_refclk0_0_clk_n]
set_property PACKAGE_PIN AF9  [get_ports gt_refclk0_0_clk_p]
