"""
==========================================================================
MiscRTL.py
==========================================================================
Miscellaneous components for building the RTL processor.

Author : Shunning Jiang
  Date : June 13, 2019
"""
from __future__ import absolute_import, division, print_function

from pymtl3 import *
from pymtl3.stdlib.ifcs import RecvIfcRTL, SendIfcRTL
from pymtl3.stdlib.rtl import RegRst

from .TinyRV0InstRTL import *

# State Constants

SNOOP = Bits1(0)
WAIT  = Bits1(1)

#-------------------------------------------------------------------------
# DropUnit
#-------------------------------------------------------------------------
# Drop Unit drops a transaction between any two models connected by
# using the val-rdy handshake protocol. It receives a drop signal as an
# input and if the drop signal is high, it will drop the next message
# it sees.

class DropUnitRTL( Component ):

  def construct( s, Type ):

    s.drop = InPort( Bits1 )
    s.in_  = RecvIfcRTL( Type )
    s.out  = SendIfcRTL( Type )
    s.connect( s.in_.msg, s.out.msg )

    s.snoop_state = RegRst( Bits1, reset_value=0 )

    @s.update
    def state_transitions():
      curr_state = s.snoop_state.out

      s.snoop_state.in_ = curr_state

      if s.snoop_state.out == SNOOP:
        # we wait if we haven't received the response yet
        if s.drop & (~s.out.rdy | ~s.in_.en):
          s.snoop_state.in_ = WAIT

      elif s.snoop_state.out == WAIT:
        # we are done waiting if the response arrives
        if s.in_.en:
          s.snoop_state.in_ = SNOOP

    @s.update
    def state_output_val():
      if   s.snoop_state.out == SNOOP:
        s.out.en = s.in_.en & ~s.drop # if in is enabled, s.in_.rdy and s.out.rdy must be True

      elif s.snoop_state.out == WAIT:
        s.out.en = b1(0)

      else:
        s.out.en = b1(0)

    @s.update
    def state_output_rdy():
      if   s.snoop_state.out == SNOOP:
        s.in_.rdy = s.out.rdy

      elif s.snoop_state.out == WAIT:
        s.in_.rdy = b1(1)

      else:
        s.in_.rdy = b1(1)

#-------------------------------------------------------------------------
# Generate intermediate (imm) based on type
#-------------------------------------------------------------------------

class ImmGenRTL( Component ):

  # Interface

  def construct( s ):
    dtype = mk_bits( 32 )

    s.imm_type = InPort( Bits3 )
    s.inst     = InPort( dtype )
    s.imm      = OutPort( dtype )

    @s.update
    def up_immgen():
      s.imm = dtype(0)

      # Always sext!
      if   s.imm_type == b3(0): # I-type
        s.imm = concat( sext( s.inst[ I_IMM ], 32 ) )

      elif s.imm_type == b3(2): # B-type
        s.imm = concat( sext( s.inst[ B_IMM3 ], 20 ),
                                    s.inst[ B_IMM2 ],
                                    s.inst[ B_IMM1 ],
                                    s.inst[ B_IMM0 ],
                                    Bits1( 0 ) )

      elif s.imm_type == b3(1): # S-type
        s.imm = concat( sext( s.inst[ S_IMM1 ], 27 ),
                              s.inst[ S_IMM0 ] )

#-------------------------------------------------------------------------
# ALU
#-------------------------------------------------------------------------

class AluRTL( Component ):

  def construct( s, nbits=32 ):
    dtype = mk_bits( nbits )

    s.in0      = InPort ( dtype )
    s.in1      = InPort ( dtype )
    s.fn       = InPort ( Bits4 )

    s.out      = OutPort( dtype )
    s.ops_ne   = OutPort( Bits1 )

    @s.update
    def comb_logic():
      if   s.fn == b4(0): s.out = s.in0               # COPY OP0
      elif s.fn == b4(1): s.out = s.in1               # COPY OP1
      elif s.fn == b4(2): s.out = s.in0 + s.in1       # ADD
      elif s.fn == b4(3): s.out = s.in0 << s.in1[0:5] # SLL
      elif s.fn == b4(4): s.out = s.in0 >> s.in1[0:5] # SRL

      # ''' TUTORIAL TASK ''''''''''''''''''''''''''''''''''''''''''''''''
      # Implement AND in the ALU
      # ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''
      # Add code to implement a bitwise-and operation for in0 and in1.

      else:               s.out = dtype(0)            # Unknown

      s.ops_ne = s.in0 != s.in1

  def line_trace( s ):
    op_dict = { 0:" +", 1:"c0", 2:"c1", 3:"<< ", 4:" &"}
    return "[{}({} ){} >>> {}]".format( s.in0, op_dict[int(s.fn)], s.in1, s.out )
