
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 16 16:18:15 2023
| Design       : dds
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk)      69           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  40.0000      {0.0000 20.0000}    Generated (sys_clk)     249           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                129           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                           100.0000 MHz    177.9359 MHz        10.0000         5.6200          4.380
 DebugCore_JCLK             20.0000 MHz    154.4640 MHz        50.0000         6.4740         43.526
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            25.0000 MHz    271.9608 MHz        40.0000         3.6770         36.323
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.380       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK              23.693       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              20.469       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           46.486       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    36.323       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.808       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.345       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK               0.341       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              23.274       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            1.456       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.314       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.347       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    37.389       0.000              0            192
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.699       0.000              0            192
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         4.380       0.000              0             69
 DebugCore_JCLK                                     24.102       0.000              0            129
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        19.102       0.000              0            249
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.035       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK              24.104       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              21.581       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           47.940       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    37.412       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.572       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.277       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              24.336       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            0.982       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.253       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    38.144       0.000              0            192
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.563       0.000              0            192
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         4.504       0.000              0             69
 DebugCore_JCLK                                     24.282       0.000              0            129
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        19.282       0.000              0            249
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.038       4.410         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.289       4.699 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.512       5.211         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.478       5.689 r       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.141         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.468       6.609 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.119       6.728         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.322       7.050 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.456       7.506         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.287       7.793 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.558       8.351         u_da_wave_send/_N247
                                   td                    0.477       8.828 f       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.828         u_da_wave_send/_N234
 CLMA_82_56/Y2                     td                    0.271       9.099 r       u_da_wave_send/N84_1_7/gateop_A2/Y0
                                   net (fanout=1)        0.549       9.648         u_da_wave_send/_N368
 CLMA_74_53/B4                                                             r       u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.648         Logic Levels: 5  
                                                                                   Logic: 2.592ns(49.485%), Route: 2.646ns(50.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.699      13.546         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      14.298                          
 clock uncertainty                                      -0.150      14.148                          

 Setup time                                             -0.120      14.028                          

 Data required time                                                 14.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.028                          
 Data arrival time                                                   9.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.038       4.410         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.289       4.699 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.512       5.211         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.478       5.689 r       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.141         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.468       6.609 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.119       6.728         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.322       7.050 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.456       7.506         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.287       7.793 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.407       8.200         u_da_wave_send/_N247
                                   td                    0.477       8.677 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       8.677         u_da_wave_send/_N230
 CLMA_82_52/COUT                   td                    0.058       8.735 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       8.735         u_da_wave_send/_N232
 CLMA_82_56/Y1                     td                    0.498       9.233 r       u_da_wave_send/N84_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.397       9.630         u_da_wave_send/_N363
 CLMS_82_53/D4                                                             r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.630         Logic Levels: 6  
                                                                                   Logic: 2.877ns(55.115%), Route: 2.343ns(44.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.705      13.552         ntclkbufg_2      
 CLMS_82_53/CLK                                                            r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.833      14.385                          
 clock uncertainty                                      -0.150      14.235                          

 Setup time                                             -0.120      14.115                          

 Data required time                                                 14.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.115                          
 Data arrival time                                                   9.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.038       4.410         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.289       4.699 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.512       5.211         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.478       5.689 r       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.141         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.468       6.609 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.119       6.728         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.322       7.050 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.456       7.506         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.287       7.793 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.558       8.351         u_da_wave_send/_N247
                                   td                    0.477       8.828 f       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.828         u_da_wave_send/_N234
 CLMA_82_56/Y3                     td                    0.501       9.329 r       u_da_wave_send/N84_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.262       9.591         u_da_wave_send/_N373
 CLMS_82_57/A4                                                             r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.591         Logic Levels: 5  
                                                                                   Logic: 2.822ns(54.468%), Route: 2.359ns(45.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.700      13.547         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.863      14.410                          
 clock uncertainty                                      -0.150      14.260                          

 Setup time                                             -0.121      14.139                          

 Data required time                                                 14.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.139                          
 Data arrival time                                                   9.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/key_wave_filter_d0/opit_0/CLK
Endpoint    : u_da_wave_send/key_wave_filter_d1/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.697       3.544         ntclkbufg_2      
 CLMA_38_60/CLK                                                            r       u_da_wave_send/key_wave_filter_d0/opit_0/CLK

 CLMA_38_60/Q2                     tco                   0.228       3.772 r       u_da_wave_send/key_wave_filter_d0/opit_0/Q
                                   net (fanout=2)        0.217       3.989         u_da_wave_send/key_wave_filter_d0
 CLMA_42_57/M3                                                             r       u_da_wave_send/key_wave_filter_d1/opit_0/D

 Data arrival time                                                   3.989         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.236%), Route: 0.217ns(48.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.038       4.410         ntclkbufg_2      
 CLMA_42_57/CLK                                                            r       u_da_wave_send/key_wave_filter_d1/opit_0/CLK
 clock pessimism                                        -0.752       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Hold time                                              -0.014       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/I00
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.400
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.690       3.537         ntclkbufg_2      
 CLMA_70_56/CLK                                                            r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_70_56/Q0                     tco                   0.222       3.759 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       3.847         u_da_wave_send/freq_cnt [0]
 CLMS_70_57/A0                                                             f       u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   3.847         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.028       4.400         ntclkbufg_2      
 CLMS_70_57/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.833       3.567                          
 clock uncertainty                                       0.000       3.567                          

 Hold time                                              -0.094       3.473                          

 Data required time                                                  3.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.473                          
 Data arrival time                                                   3.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_wave_debounce/key_d1/opit_0/CLK
Endpoint    : u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.732       3.579         ntclkbufg_2      
 CLMS_30_81/CLK                                                            r       u_key_wave_debounce/key_d1/opit_0/CLK

 CLMS_30_81/Q3                     tco                   0.221       3.800 f       u_key_wave_debounce/key_d1/opit_0/Q
                                   net (fanout=9)        0.088       3.888         u_key_wave_debounce/key_d1
 CLMS_30_81/B0                                                             f       u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.071       4.443         ntclkbufg_2      
 CLMS_30_81/CLK                                                            r       u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.580                          
 clock uncertainty                                       0.000       3.580                          

 Hold time                                              -0.080       3.500                          

 Data required time                                                  3.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.500                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.045
  Launch Clock Delay      :  4.702
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.067       4.702         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.289       4.991 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.666       5.657         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_93/A1                                                             r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.657         Logic Levels: 0  
                                                                                   Logic: 0.289ns(30.262%), Route: 0.666ns(69.738%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.738      29.045         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.591                          
 clock uncertainty                                      -0.050      29.541                          

 Setup time                                             -0.191      29.350                          

 Data required time                                                 29.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.350                          
 Data arrival time                                                   5.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.045
  Launch Clock Delay      :  4.699
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.064       4.699         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q0                     tco                   0.289       4.988 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.484       5.472         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_50_93/B3                                                             r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.472         Logic Levels: 0  
                                                                                   Logic: 0.289ns(37.387%), Route: 0.484ns(62.613%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.738      29.045         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.591                          
 clock uncertainty                                      -0.050      29.541                          

 Setup time                                             -0.337      29.204                          

 Data required time                                                 29.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.204                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.045
  Launch Clock Delay      :  4.702
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.067       4.702         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.289       4.991 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.466       5.457         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_93/B2                                                             r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.457         Logic Levels: 0  
                                                                                   Logic: 0.289ns(38.278%), Route: 0.466ns(61.722%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.738      29.045         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.591                          
 clock uncertainty                                      -0.050      29.541                          

 Setup time                                             -0.329      29.212                          

 Data required time                                                 29.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.212                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.696
  Launch Clock Delay      :  3.920
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.722       3.920         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_62_93/Q0                     tco                   0.222       4.142 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.227         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_62_93/B4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.061       4.696         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.775       3.921                          
 clock uncertainty                                       0.000       3.921                          

 Hold time                                              -0.035       3.886                          

 Data required time                                                  3.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.886                          
 Data arrival time                                                   4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.696
  Launch Clock Delay      :  3.920
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.722       3.920         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_62_93/Q1                     tco                   0.224       4.144 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.229         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_62_93/C4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.229         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.061       4.696         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.775       3.921                          
 clock uncertainty                                       0.000       3.921                          

 Hold time                                              -0.034       3.887                          

 Data required time                                                  3.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.887                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.699
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.725       3.923         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q0                     tco                   0.222       4.145 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.231         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_66_92/B4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.231         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.064       4.699         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.775       3.924                          
 clock uncertainty                                       0.000       3.924                          

 Hold time                                              -0.035       3.889                          

 Data required time                                                  3.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.889                          
 Data arrival time                                                   4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  2.933
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.933      27.933         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.291      28.224 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.605      28.829         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.459      29.288 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.556      29.844         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.212      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.478      30.660 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.404      31.064         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.212      31.276 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.121      31.397         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.303      31.700 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.119      31.819         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.322      32.141 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.403      32.544         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_42_93/Y3                     td                    0.210      32.754 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.263      33.017         u_CORES/u_debug_core_0/u_rd_addr_gen/_N313
 CLMA_46_92/C3                                                             r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  33.017         Logic Levels: 7  
                                                                                   Logic: 2.487ns(48.918%), Route: 2.597ns(51.082%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.736      53.934         ntclkbufg_1      
 CLMA_46_92/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.934                          
 clock uncertainty                                      -0.050      53.884                          

 Setup time                                             -0.398      53.486                          

 Data required time                                                 53.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.486                          
 Data arrival time                                                  33.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  2.933
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.933      27.933         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.291      28.224 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.605      28.829         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.459      29.288 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.556      29.844         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.212      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.478      30.660 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.404      31.064         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.212      31.276 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.121      31.397         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.303      31.700 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.119      31.819         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.322      32.141 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.411      32.552         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_46_92/Y3                     td                    0.287      32.839 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.251      33.090         u_CORES/u_debug_core_0/u_rd_addr_gen/_N311
 CLMA_46_92/A4                                                             r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.090         Logic Levels: 7  
                                                                                   Logic: 2.564ns(49.719%), Route: 2.593ns(50.281%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.736      53.934         ntclkbufg_1      
 CLMA_46_92/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.934                          
 clock uncertainty                                      -0.050      53.884                          

 Setup time                                             -0.121      53.763                          

 Data required time                                                 53.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.763                          
 Data arrival time                                                  33.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.998  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  2.933
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.933      27.933         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.291      28.224 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.605      28.829         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.459      29.288 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.556      29.844         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.212      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.478      30.660 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.404      31.064         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.212      31.276 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.121      31.397         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.303      31.700 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.119      31.819         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.322      32.141 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.411      32.552         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_42_88/C4                                                             r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.552         Logic Levels: 6  
                                                                                   Logic: 2.277ns(49.296%), Route: 2.342ns(50.704%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.733      53.931         ntclkbufg_1      
 CLMA_42_88/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.931                          
 clock uncertainty                                      -0.050      53.881                          

 Setup time                                             -0.123      53.758                          

 Data required time                                                 53.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.758                          
 Data arrival time                                                  32.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.694
  Launch Clock Delay      :  2.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.461      27.461         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_50_92/Q0                     tco                   0.222      27.683 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.241      27.924         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_50_84/A0                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.948%), Route: 0.241ns(52.052%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.059       4.694         ntclkbufg_1      
 CLMA_50_84/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.694                          
 clock uncertainty                                       0.050       4.744                          

 Hold time                                              -0.094       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                  27.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.693
  Launch Clock Delay      :  2.444
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.444      27.444         u_CORES/capt_o   
 CLMA_66_96/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_66_96/Q0                     tco                   0.222      27.666 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=18)       0.247      27.913         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_66_89/A1                                                             f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  27.913         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.335%), Route: 0.247ns(52.665%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.058       4.693         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000       4.693                          
 clock uncertainty                                       0.050       4.743                          

 Hold time                                              -0.121       4.622                          

 Data required time                                                  4.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.622                          
 Data arrival time                                                  27.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.698
  Launch Clock Delay      :  2.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.461      27.461         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_92/Q3                     tco                   0.226      27.687 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.342      28.029         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_46_85/M3                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.029         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.789%), Route: 0.342ns(60.211%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.063       4.698         ntclkbufg_1      
 CLMS_46_85/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.698                          
 clock uncertainty                                       0.050       4.748                          

 Hold time                                              -0.014       4.734                          

 Data required time                                                  4.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.734                          
 Data arrival time                                                  28.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.461
  Launch Clock Delay      :  4.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.071      79.775         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q2                     tco                   0.318      80.093 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.753      80.846         u_CORES/id_o [3] 
 CLMA_50_92/M2                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  80.846         Logic Levels: 0  
                                                                                   Logic: 0.318ns(29.692%), Route: 0.753ns(70.308%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.461     127.461         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.461                          
 clock uncertainty                                      -0.050     127.411                          

 Setup time                                             -0.079     127.332                          

 Data required time                                                127.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.332                          
 Data arrival time                                                  80.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.461
  Launch Clock Delay      :  4.775
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.071      79.775         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q1                     tco                   0.319      80.094 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.740      80.834         u_CORES/id_o [4] 
 CLMA_50_92/M3                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  80.834         Logic Levels: 0  
                                                                                   Logic: 0.319ns(30.123%), Route: 0.740ns(69.877%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.461     127.461         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.461                          
 clock uncertainty                                      -0.050     127.411                          

 Setup time                                             -0.079     127.332                          

 Data required time                                                127.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.332                          
 Data arrival time                                                  80.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.461
  Launch Clock Delay      :  4.785
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      2.081      79.785         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q1                     tco                   0.289      80.074 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.103      80.177         u_CORES/conf_sel [0]
 CLMA_50_92/CE                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.177         Logic Levels: 0  
                                                                                   Logic: 0.289ns(73.724%), Route: 0.103ns(26.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.461     127.461         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.461                          
 clock uncertainty                                      -0.050     127.411                          

 Setup time                                             -0.617     126.794                          

 Data required time                                                126.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.794                          
 Data arrival time                                                  80.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.958  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  4.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.728     129.035         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q0                     tco                   0.222     129.257 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.379     129.636         u_CORES/id_o [0] 
 CLMS_50_97/AD                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.636         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.938%), Route: 0.379ns(63.062%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.077     128.077         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.077                          
 clock uncertainty                                       0.050     128.127                          

 Hold time                                               0.053     128.180                          

 Data required time                                                128.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.180                          
 Data arrival time                                                 129.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.738     129.045         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q0                     tco                   0.222     129.267 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.338     129.605         u_CORES/id_o [1] 
 CLMS_50_97/M1                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.605         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.643%), Route: 0.338ns(60.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.077     128.077         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.077                          
 clock uncertainty                                       0.050     128.127                          

 Hold time                                              -0.024     128.103                          

 Data required time                                                128.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.103                          
 Data arrival time                                                 129.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.958  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  4.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.728     129.035         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q2                     tco                   0.224     129.259 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.368     129.627         u_CORES/id_o [3] 
 CLMS_50_97/M3                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.627         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.838%), Route: 0.368ns(62.162%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.077     128.077         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.077                          
 clock uncertainty                                       0.050     128.127                          

 Hold time                                              -0.024     128.103                          

 Data required time                                                128.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.103                          
 Data arrival time                                                 129.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.041       4.407         ntclkbufg_0      
 CLMA_66_76/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_76/Q3                     tco                   0.288       4.695 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.416       5.111         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]
 CLMA_62_73/Y1                     td                    0.460       5.571 r       u_CORES/u_debug_core_0/u_Storage_Condition/N394_6/gateop_perm/Z
                                   net (fanout=1)        0.120       5.691         u_CORES/u_debug_core_0/u_Storage_Condition/_N1572
 CLMA_62_73/Y0                     td                    0.478       6.169 r       u_CORES/u_debug_core_0/u_Storage_Condition/N394_9/gateop_perm/Z
                                   net (fanout=1)        0.724       6.893         u_CORES/u_debug_core_0/u_Storage_Condition/_N1575
 CLMA_70_76/Y0                     td                    0.210       7.103 r       u_CORES/u_debug_core_0/u_Storage_Condition/N394_10/gateop_perm/Z
                                   net (fanout=1)        0.593       7.696         u_CORES/u_debug_core_0/u_Storage_Condition/N394_inv_1
 CLMA_66_68/D0                                                             r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.696         Logic Levels: 3  
                                                                                   Logic: 1.436ns(43.661%), Route: 1.853ns(56.339%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.692      43.535         ntclkbufg_0      
 CLMA_66_68/CLK                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.831      44.366                          
 clock uncertainty                                      -0.150      44.216                          

 Setup time                                             -0.197      44.019                          

 Data required time                                                 44.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.019                          
 Data arrival time                                                   7.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  4.422
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.056       4.422         ntclkbufg_0      
 CLMS_70_85/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK

 CLMS_70_85/Q0                     tco                   0.289       4.711 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.405       5.116         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4]
 CLMA_74_80/Y0                     td                    0.320       5.436 r       u_CORES/u_debug_core_0/u_Storage_Condition/N281_3/gateop_perm/Z
                                   net (fanout=1)        0.119       5.555         u_CORES/u_debug_core_0/u_Storage_Condition/_N1513
 CLMA_74_80/Y2                     td                    0.478       6.033 r       u_CORES/u_debug_core_0/u_Storage_Condition/N281_7/gateop_perm/Z
                                   net (fanout=1)        0.539       6.572         u_CORES/u_debug_core_0/u_Storage_Condition/_N1517
 CLMA_74_85/Y0                     td                    0.320       6.892 r       u_CORES/u_debug_core_0/u_Storage_Condition/N281_9/gateop_perm/Z
                                   net (fanout=1)        0.402       7.294         u_CORES/u_debug_core_0/u_Storage_Condition/_N1519
 CLMA_70_80/CD                                                             r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   7.294         Logic Levels: 3  
                                                                                   Logic: 1.407ns(48.990%), Route: 1.465ns(51.010%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.712      43.555         ntclkbufg_0      
 CLMA_70_80/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.831      44.386                          
 clock uncertainty                                      -0.150      44.236                          

 Setup time                                             -0.188      44.048                          

 Data required time                                                 44.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.048                          
 Data arrival time                                                   7.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.046       4.412         ntclkbufg_0      
 CLMS_46_73/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_73/Q1                     tco                   0.291       4.703 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.763       5.466         u_CORES/u_debug_core_0/trigger
 CLMS_66_85/Y2                     td                    0.322       5.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/N421_3/gateop_perm/Z
                                   net (fanout=4)        0.412       6.200         u_CORES/u_debug_core_0/u_Storage_Condition/N421
 CLMS_70_81/CECO                   td                    0.184       6.384 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.384         ntR70            
 CLMS_70_85/CECO                   td                    0.184       6.568 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.568         ntR69            
 CLMS_70_89/CECI                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.568         Logic Levels: 3  
                                                                                   Logic: 0.981ns(45.501%), Route: 1.175ns(54.499%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.723      43.566         ntclkbufg_0      
 CLMS_70_89/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.750      44.316                          
 clock uncertainty                                      -0.150      44.166                          

 Setup time                                             -0.729      43.437                          

 Data required time                                                 43.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.437                          
 Data arrival time                                                   6.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.715       3.558         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK

 CLMA_50_80/Q0                     tco                   0.222       3.780 f       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/Q
                                   net (fanout=1)        0.356       4.136         u_CORES/u_debug_core_0/DATA_ff[0] [8]
 DRM_54_68/DA0[10]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.408%), Route: 0.356ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.050       4.416         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Hold time                                               0.156       3.822                          

 Data required time                                                  3.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.822                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[11]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.706       3.549         ntclkbufg_0      
 CLMS_70_77/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK

 CLMS_70_77/Q0                     tco                   0.222       3.771 f       u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/Q
                                   net (fanout=1)        0.372       4.143         u_CORES/u_debug_core_0/DATA_ff[0] [9]
 DRM_54_68/DA0[11]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[11]

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.374%), Route: 0.372ns(62.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.050       4.416         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Hold time                                               0.156       3.822                          

 Data required time                                                  3.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.822                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  3.568
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.725       3.568         ntclkbufg_0      
 CLMA_38_80/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_80/Q0                     tco                   0.222       3.790 f       u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.874         u_CORES/u_debug_core_0/data_pipe[3] [11]
 CLMA_38_80/B4                                                             f       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.874         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.064       4.430         ntclkbufg_0      
 CLMA_38_80/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.569                          
 clock uncertainty                                       0.000       3.569                          

 Hold time                                              -0.035       3.534                          

 Data required time                                                  3.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.534                          
 Data arrival time                                                   3.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      31.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      31.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      31.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107      31.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      32.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      32.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.047      34.419         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q1                     tco                   0.291      34.710 r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        1.222      35.932         u_da_wave_send/freq_select [0]
 CLMA_42_68/M1                                                             r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D

 Data arrival time                                                  35.932         Logic Levels: 0  
                                                                                   Logic: 0.291ns(19.233%), Route: 1.222ns(80.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.705      43.548         ntclkbufg_0      
 CLMA_42_68/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK
 clock pessimism                                         0.421      43.969                          
 clock uncertainty                                      -0.150      43.819                          

 Setup time                                             -0.079      43.740                          

 Data required time                                                 43.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.740                          
 Data arrival time                                                  35.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.557
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      31.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      31.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      31.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107      31.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      32.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      32.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.047      34.419         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q0                     tco                   0.287      34.706 f       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        1.216      35.922         u_da_wave_send/freq_select [1]
 CLMA_38_72/M2                                                             f       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  35.922         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.095%), Route: 1.216ns(80.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.714      43.557         ntclkbufg_0      
 CLMA_38_72/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                         0.421      43.978                          
 clock uncertainty                                      -0.150      43.828                          

 Setup time                                             -0.088      43.740                          

 Data required time                                                 43.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.740                          
 Data arrival time                                                  35.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  4.421
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      31.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      31.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      31.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107      31.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      32.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      32.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.049      34.421         ntclkbufg_2      
 CLMA_82_48/CLK                                                            r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK

 CLMA_82_48/Q0                     tco                   0.289      34.710 r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.990      35.700         u_da_wave_send/wave_select [1]
 CLMA_70_52/M0                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                  35.700         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.596%), Route: 0.990ns(77.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.695      43.538         ntclkbufg_0      
 CLMA_70_52/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.421      43.959                          
 clock uncertainty                                      -0.150      43.809                          

 Setup time                                             -0.079      43.730                          

 Data required time                                                 43.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.730                          
 Data arrival time                                                  35.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.711      43.558         ntclkbufg_2      
 CLMA_82_48/CLK                                                            r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_82_48/Q1                     tco                   0.229      43.787 r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.678      44.465         u_da_wave_send/wave_select [0]
 CLMS_50_53/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                  44.465         Logic Levels: 0  
                                                                                   Logic: 0.229ns(25.248%), Route: 0.678ns(74.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101      41.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      42.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.037      44.403         ntclkbufg_0      
 CLMS_50_53/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -0.421      43.982                          
 clock uncertainty                                       0.150      44.132                          

 Hold time                                              -0.014      44.118                          

 Data required time                                                 44.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.118                          
 Data arrival time                                                  44.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.709      43.556         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q1                     tco                   0.229      43.785 r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.737      44.522         u_da_wave_send/freq_select [0]
 CLMA_46_48/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                  44.522         Logic Levels: 0  
                                                                                   Logic: 0.229ns(23.706%), Route: 0.737ns(76.294%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101      41.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      42.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.046      44.412         ntclkbufg_0      
 CLMA_46_48/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK
 clock pessimism                                        -0.421      43.991                          
 clock uncertainty                                       0.150      44.141                          

 Hold time                                              -0.014      44.127                          

 Data required time                                                 44.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.127                          
 Data arrival time                                                  44.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.709      43.556         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q0                     tco                   0.226      43.782 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.750      44.532         u_da_wave_send/freq_select [1]
 CLMA_50_48/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                  44.532         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.156%), Route: 0.750ns(76.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101      41.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      42.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.042      44.408         ntclkbufg_0      
 CLMA_50_48/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                        -0.421      43.987                          
 clock uncertainty                                       0.150      44.137                          

 Hold time                                              -0.014      44.123                          

 Data required time                                                 44.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.123                          
 Data arrival time                                                  44.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.057       4.423         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.375       4.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.952       5.750         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.147       5.897 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.897         ntR17            
 CLMS_38_53/RSCO                   td                    0.147       6.044 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.044         ntR16            
 CLMS_38_57/RSCO                   td                    0.147       6.191 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.191         ntR15            
 CLMS_38_61/RSCO                   td                    0.147       6.338 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.338         ntR14            
 CLMS_38_69/RSCO                   td                    0.147       6.485 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR13            
 CLMS_38_73/RSCO                   td                    0.147       6.632 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.632         ntR12            
 CLMS_38_77/RSCO                   td                    0.147       6.779 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.779         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.779         Logic Levels: 7  
                                                                                   Logic: 1.404ns(59.593%), Route: 0.952ns(40.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.725      43.568         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      44.318                          
 clock uncertainty                                      -0.150      44.168                          

 Recovery time                                           0.000      44.168                          

 Data required time                                                 44.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.168                          
 Data arrival time                                                   6.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.057       4.423         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.375       4.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.952       5.750         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.147       5.897 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.897         ntR17            
 CLMS_38_53/RSCO                   td                    0.147       6.044 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.044         ntR16            
 CLMS_38_57/RSCO                   td                    0.147       6.191 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.191         ntR15            
 CLMS_38_61/RSCO                   td                    0.147       6.338 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.338         ntR14            
 CLMS_38_69/RSCO                   td                    0.147       6.485 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR13            
 CLMS_38_73/RSCO                   td                    0.147       6.632 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.632         ntR12            
 CLMS_38_77/RSCO                   td                    0.147       6.779 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.779         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.779         Logic Levels: 7  
                                                                                   Logic: 1.404ns(59.593%), Route: 0.952ns(40.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.725      43.568         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      44.318                          
 clock uncertainty                                      -0.150      44.168                          

 Recovery time                                           0.000      44.168                          

 Data required time                                                 44.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.168                          
 Data arrival time                                                   6.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.057       4.423         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.375       4.798 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.952       5.750         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.147       5.897 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.897         ntR17            
 CLMS_38_53/RSCO                   td                    0.147       6.044 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.044         ntR16            
 CLMS_38_57/RSCO                   td                    0.147       6.191 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.191         ntR15            
 CLMS_38_61/RSCO                   td                    0.147       6.338 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.338         ntR14            
 CLMS_38_69/RSCO                   td                    0.147       6.485 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR13            
 CLMS_38_73/RSCO                   td                    0.147       6.632 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.632         ntR12            
 CLMS_38_77/RSCO                   td                    0.147       6.779 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.779         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.779         Logic Levels: 7  
                                                                                   Logic: 1.404ns(59.593%), Route: 0.952ns(40.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096      41.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      41.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.725      43.568         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      44.318                          
 clock uncertainty                                      -0.150      44.168                          

 Recovery time                                           0.000      44.168                          

 Data required time                                                 44.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.168                          
 Data arrival time                                                   6.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.719       3.562         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.284       3.846 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.315       4.161         u_CORES/u_debug_core_0/resetn
 CLMA_42_84/RS                                                             f       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   4.161         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.412%), Route: 0.315ns(52.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.066       4.432         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.682                          
 clock uncertainty                                       0.000       3.682                          

 Removal time                                           -0.220       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   4.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.719       3.562         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.284       3.846 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.312       4.158         u_CORES/u_debug_core_0/resetn
 CLMA_42_76/RS                                                             f       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.158         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.651%), Route: 0.312ns(52.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.055       4.421         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.671                          
 clock uncertainty                                       0.000       3.671                          

 Removal time                                           -0.220       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   4.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N2              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       1.843         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.719       3.562         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.284       3.846 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.312       4.158         u_CORES/u_debug_core_0/resetn
 CLMA_42_76/RS                                                             f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.158         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.651%), Route: 0.312ns(52.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       2.366         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      2.055       4.421         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.671                          
 clock uncertainty                                       0.000       3.671                          

 Removal time                                           -0.220       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   4.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.044       4.416         ntclkbufg_2      
 CLMA_82_52/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_82_52/Q3                     tco                   0.288       4.704 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.917       5.621         rd_addr[4]       
 CLMA_90_77/L7OUT                  td                    0.530       6.151 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.151         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/ntL7OUT
 CLMA_90_76/Y3                     td                    0.158       6.309 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/LUT8_inst_perm/Z
                                   net (fanout=1)        0.609       6.918         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N214
 CLMA_94_60/Y0                     td                    0.341       7.259 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[2]/gateop_perm/Z
                                   net (fanout=1)        1.152       8.411         rd_data[2]       
 IOL_111_6/DO                      td                    0.139       8.550 f       da_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.550         da_data_obuf[2]/ntO
 IOBD_109_0/PAD                    td                    3.056      11.606 f       da_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.047      11.653         da_data[2]       
 U7                                                                        f       da_data[2] (port)

 Data arrival time                                                  11.653         Logic Levels: 5  
                                                                                   Logic: 4.512ns(62.346%), Route: 2.725ns(37.654%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.037       4.409         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_74_53/Q0                     tco                   0.289       4.698 r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=135)      0.867       5.565         rd_addr[2]       
 CLMS_82_77/L7OUT                  td                    0.530       6.095 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.095         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/ntL7OUT
 CLMA_82_76/Y3                     td                    0.158       6.253 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/LUT8_inst_perm/Z
                                   net (fanout=1)        0.394       6.647         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N209
 CLMA_82_80/Y0                     td                    0.341       6.988 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[5]/gateop_perm/Z
                                   net (fanout=1)        1.337       8.325         rd_data[5]       
 IOL_7_89/DO                       td                    0.139       8.464 f       da_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       8.464         da_data_obuf[5]/ntO
 IOBS_0_88/PAD                     td                    3.056      11.520 f       da_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.050      11.570         da_data[5]       
 L2                                                                        f       da_data[5] (port)

 Data arrival time                                                  11.570         Logic Levels: 5  
                                                                                   Logic: 4.513ns(63.022%), Route: 2.648ns(36.978%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N2              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       2.037       4.409         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_74_53/Q0                     tco                   0.289       4.698 r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=135)      0.737       5.435         rd_addr[2]       
 CLMS_78_57/L7OUT                  td                    0.530       5.965 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       5.965         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/ntL7OUT
 CLMA_78_56/Y3                     td                    0.158       6.123 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/LUT8_inst_perm/Z
                                   net (fanout=1)        0.567       6.690         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N216
 CLMA_74_69/Y0                     td                    0.341       7.031 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[4]/gateop_perm/Z
                                   net (fanout=1)        1.239       8.270         rd_data[4]       
 IOL_7_77/DO                       td                    0.139       8.409 f       da_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       8.409         da_data_obuf[4]/ntO
 IOBS_0_76/PAD                     td                    3.056      11.465 f       da_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.051      11.516         da_data[4]       
 N2                                                                        f       da_data[4] (port)

 Data arrival time                                                  11.516         Logic Levels: 5  
                                                                                   Logic: 4.513ns(63.501%), Route: 2.594ns(36.499%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[5] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M1                                                      0.000       0.000 r       ad_data[5] (port)
                                   net (fanout=1)        0.045       0.045         ad_data[5]       
 IOBS_0_81/DIN                     td                    0.913       0.958 r       ad_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.958         ad_data_ibuf[5]/ntD
 IOL_7_82/RX_DATA_DD               td                    0.082       1.040 r       ad_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.501       1.541         nt_ad_data[5]    
 CLMA_38_80/M3                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/D

 Data arrival time                                                   1.541         Logic Levels: 2  
                                                                                   Logic: 0.995ns(64.568%), Route: 0.546ns(35.432%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.913       0.955 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.955         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.082       1.037 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.620       1.657         nt_ad_data[7]    
 CLMA_42_77/M2                                                             r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D

 Data arrival time                                                   1.657         Logic Levels: 2  
                                                                                   Logic: 0.995ns(60.048%), Route: 0.662ns(39.952%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.913       0.955 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.955         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.082       1.037 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.627       1.664         nt_ad_data[7]    
 CLMA_42_84/M0                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.664         Logic Levels: 2  
                                                                                   Logic: 0.995ns(59.796%), Route: 0.669ns(40.204%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width  CLMS_70_61/CLK          u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.380       5.000           0.620           Low Pulse Width   CLMS_70_61/CLK          u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.380       5.000           0.620           Low Pulse Width   CLMS_70_57/CLK          u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_54_68/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_54_68/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.380      25.000          0.620           High Pulse Width  CLMS_38_61/CLK          u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width  DRM_54_68/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.102      20.000          0.898           Low Pulse Width   DRM_54_68/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.380      20.000          0.620           High Pulse Width  CLMS_46_81/CLK          u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.685
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.072       2.685         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.223       2.908 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.314       3.222         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.378       3.600 f       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.282       3.882         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.360       4.242 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.314         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.264       4.578 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.284       4.862         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.222       5.084 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.355       5.439         u_da_wave_send/_N247
                                   td                    0.368       5.807 f       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.807         u_da_wave_send/_N234
 CLMA_82_56/Y2                     td                    0.202       6.009 f       u_da_wave_send/N84_1_7/gateop_A2/Y0
                                   net (fanout=1)        0.355       6.364         u_da_wave_send/_N368
 CLMA_74_53/B4                                                             f       u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.364         Logic Levels: 5  
                                                                                   Logic: 2.017ns(54.825%), Route: 1.662ns(45.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.951      12.258         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      12.628                          
 clock uncertainty                                      -0.150      12.478                          

 Setup time                                             -0.079      12.399                          

 Data required time                                                 12.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.399                          
 Data arrival time                                                   6.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.264
  Launch Clock Delay      :  2.685
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.072       2.685         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.223       2.908 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.314       3.222         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.378       3.600 f       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.282       3.882         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.360       4.242 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.314         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.264       4.578 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.284       4.862         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.222       5.084 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.261       5.345         u_da_wave_send/_N247
                                   td                    0.368       5.713 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       5.713         u_da_wave_send/_N230
 CLMA_82_52/COUT                   td                    0.044       5.757 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       5.757         u_da_wave_send/_N232
 CLMA_82_56/Y1                     td                    0.383       6.140 r       u_da_wave_send/N84_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.236       6.376         u_da_wave_send/_N363
 CLMS_82_53/D4                                                             r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.376         Logic Levels: 6  
                                                                                   Logic: 2.242ns(60.742%), Route: 1.449ns(39.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.957      12.264         ntclkbufg_2      
 CLMS_82_53/CLK                                                            r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.410      12.674                          
 clock uncertainty                                      -0.150      12.524                          

 Setup time                                             -0.092      12.432                          

 Data required time                                                 12.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.432                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.685
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.072       2.685         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_57/Q0                     tco                   0.223       2.908 r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.314       3.222         rd_addr[8]       
 CLMA_74_49/Y0                     td                    0.378       3.600 f       u_da_wave_send/N167_1_4/gateop_perm/Z
                                   net (fanout=1)        0.282       3.882         u_da_wave_send/_N643
 CLMS_82_45/Y3                     td                    0.360       4.242 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.314         u_da_wave_send/_N237
 CLMS_82_45/Y2                     td                    0.264       4.578 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.284       4.862         u_da_wave_send/_N614
 CLMS_82_57/Y3                     td                    0.222       5.084 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.355       5.439         u_da_wave_send/_N247
                                   td                    0.368       5.807 f       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.807         u_da_wave_send/_N234
 CLMA_82_56/Y3                     td                    0.387       6.194 r       u_da_wave_send/N84_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.155       6.349         u_da_wave_send/_N373
 CLMS_82_57/A4                                                             r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.349         Logic Levels: 5  
                                                                                   Logic: 2.202ns(60.098%), Route: 1.462ns(39.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.953      12.260         ntclkbufg_2      
 CLMS_82_57/CLK                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.425      12.685                          
 clock uncertainty                                      -0.150      12.535                          

 Setup time                                             -0.093      12.442                          

 Data required time                                                 12.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.442                          
 Data arrival time                                                   6.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/key_wave_filter_d0/opit_0/CLK
Endpoint    : u_da_wave_send/key_wave_filter_d1/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.952       2.259         ntclkbufg_2      
 CLMA_38_60/CLK                                                            r       u_da_wave_send/key_wave_filter_d0/opit_0/CLK

 CLMA_38_60/Q2                     tco                   0.183       2.442 r       u_da_wave_send/key_wave_filter_d0/opit_0/Q
                                   net (fanout=2)        0.139       2.581         u_da_wave_send/key_wave_filter_d0
 CLMA_42_57/M3                                                             r       u_da_wave_send/key_wave_filter_d1/opit_0/D

 Data arrival time                                                   2.581         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.072       2.685         ntclkbufg_2      
 CLMA_42_57/CLK                                                            r       u_da_wave_send/key_wave_filter_d1/opit_0/CLK
 clock pessimism                                        -0.370       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Hold time                                              -0.011       2.304                          

 Data required time                                                  2.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.304                          
 Data arrival time                                                   2.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/I00
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.943       2.250         ntclkbufg_2      
 CLMA_70_56/CLK                                                            r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_70_56/Q0                     tco                   0.179       2.429 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       2.491         u_da_wave_send/freq_cnt [0]
 CLMS_70_57/A0                                                             f       u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   2.491         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.062       2.675         ntclkbufg_2      
 CLMS_70_57/CLK                                                            r       u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.409       2.266                          
 clock uncertainty                                       0.000       2.266                          

 Hold time                                              -0.078       2.188                          

 Data required time                                                  2.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.188                          
 Data arrival time                                                   2.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_wave_debounce/key_d1/opit_0/CLK
Endpoint    : u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.980       2.287         ntclkbufg_2      
 CLMS_30_81/CLK                                                            r       u_key_wave_debounce/key_d1/opit_0/CLK

 CLMS_30_81/Q3                     tco                   0.178       2.465 f       u_key_wave_debounce/key_d1/opit_0/Q
                                   net (fanout=9)        0.062       2.527         u_key_wave_debounce/key_d1
 CLMS_30_81/B0                                                             f       u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.527         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.100       2.713         ntclkbufg_2      
 CLMS_30_81/CLK                                                            r       u_key_wave_debounce/cnt[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.288                          
 clock uncertainty                                       0.000       2.288                          

 Hold time                                              -0.066       2.222                          

 Data required time                                                  2.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.222                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.093       2.627         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.221       2.848 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.310       3.158         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_93/B2                                                             f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.158         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.620%), Route: 0.310ns(58.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.984      27.547         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.577                          
 clock uncertainty                                      -0.050      27.527                          

 Setup time                                             -0.265      27.262                          

 Data required time                                                 27.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.262                          
 Data arrival time                                                   3.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.093       2.627         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.221       2.848 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.398       3.246         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_93/A1                                                             f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.246         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.703%), Route: 0.398ns(64.297%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.984      27.547         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.577                          
 clock uncertainty                                      -0.050      27.527                          

 Setup time                                             -0.171      27.356                          

 Data required time                                                 27.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.356                          
 Data arrival time                                                   3.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.090       2.624         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q0                     tco                   0.221       2.845 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.292       3.137         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_50_93/B3                                                             f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.137         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.080%), Route: 0.292ns(56.920%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.984      27.547         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.577                          
 clock uncertainty                                      -0.050      27.527                          

 Setup time                                             -0.267      27.260                          

 Data required time                                                 27.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.260                          
 Data arrival time                                                   3.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  2.323
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.970       2.323         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q0                     tco                   0.179       2.502 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.561         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_66_92/B4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.561         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.090       2.624         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.324                          
 clock uncertainty                                       0.000       2.324                          

 Hold time                                              -0.029       2.295                          

 Data required time                                                  2.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.295                          
 Data arrival time                                                   2.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.620
  Launch Clock Delay      :  2.320
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.967       2.320         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_62_93/Q1                     tco                   0.180       2.500 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.559         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_62_93/C4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.086       2.620         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.320                          
 clock uncertainty                                       0.000       2.320                          

 Hold time                                              -0.028       2.292                          

 Data required time                                                  2.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.292                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.620
  Launch Clock Delay      :  2.320
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.967       2.320         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_62_93/Q0                     tco                   0.179       2.499 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.558         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_62_93/B4                                                             f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.558         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.086       2.620         ntclkbufg_1      
 CLMA_62_93/CLK                                                            r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.320                          
 clock uncertainty                                       0.000       2.320                          

 Hold time                                              -0.029       2.291                          

 Data required time                                                  2.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.291                          
 Data arrival time                                                   2.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.819      26.819         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.223      27.042 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.369      27.411         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.358      27.769 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.362      28.131         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.162      28.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.077      28.370         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.378      28.748 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      29.007         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.162      29.169 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.073      29.242         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.243      29.485 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.069      29.554         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.264      29.818 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.258      30.076         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_42_93/Y3                     td                    0.162      30.238 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.156      30.394         u_CORES/u_debug_core_0/u_rd_addr_gen/_N313
 CLMA_46_92/C3                                                             r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.394         Logic Levels: 7  
                                                                                   Logic: 1.952ns(54.601%), Route: 1.623ns(45.399%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.980      52.333         ntclkbufg_1      
 CLMA_46_92/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.333                          
 clock uncertainty                                      -0.050      52.283                          

 Setup time                                             -0.308      51.975                          

 Data required time                                                 51.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.975                          
 Data arrival time                                                  30.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.819      26.819         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.223      27.042 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.369      27.411         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.358      27.769 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.362      28.131         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.162      28.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.077      28.370         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.378      28.748 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      29.007         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.162      29.169 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.073      29.242         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.243      29.485 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.069      29.554         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.264      29.818 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.264      30.082         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_46_92/Y3                     td                    0.221      30.303 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.147      30.450         u_CORES/u_debug_core_0/u_rd_addr_gen/_N311
 CLMA_46_92/A4                                                             r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.450         Logic Levels: 7  
                                                                                   Logic: 2.011ns(55.384%), Route: 1.620ns(44.616%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.980      52.333         ntclkbufg_1      
 CLMA_46_92/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.333                          
 clock uncertainty                                      -0.050      52.283                          

 Setup time                                             -0.093      52.190                          

 Data required time                                                 52.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.190                          
 Data arrival time                                                  30.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.332
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.819      26.819         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_92/Q1                     tco                   0.223      27.042 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.369      27.411         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_50_85/Y3                     td                    0.358      27.769 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.362      28.131         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_46_93/Y1                     td                    0.162      28.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.077      28.370         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_46_93/Y0                     td                    0.378      28.748 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.259      29.007         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_46_89/Y1                     td                    0.162      29.169 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.073      29.242         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_46_89/Y3                     td                    0.243      29.485 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.069      29.554         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMS_46_89/Y2                     td                    0.264      29.818 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.264      30.082         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_42_88/B4                                                             f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.082         Logic Levels: 6  
                                                                                   Logic: 1.790ns(54.857%), Route: 1.473ns(45.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.979      52.332         ntclkbufg_1      
 CLMA_42_88/CLK                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.332                          
 clock uncertainty                                      -0.050      52.282                          

 Setup time                                             -0.079      52.203                          

 Data required time                                                 52.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.203                          
 Data arrival time                                                  30.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  1.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602      26.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_92/Q3                     tco                   0.182      26.784 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.216      27.000         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_46_85/M3                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.000         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.729%), Route: 0.216ns(54.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.091       2.625         ntclkbufg_1      
 CLMS_46_85/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.625                          
 clock uncertainty                                       0.050       2.675                          

 Hold time                                              -0.011       2.664                          

 Data required time                                                  2.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.664                          
 Data arrival time                                                  27.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  1.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602      26.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_50_92/Q2                     tco                   0.183      26.785 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.221      27.006         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_46_85/M2                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.006         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.297%), Route: 0.221ns(54.703%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.091       2.625         ntclkbufg_1      
 CLMS_46_85/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.625                          
 clock uncertainty                                       0.050       2.675                          

 Hold time                                              -0.011       2.664                          

 Data required time                                                  2.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.664                          
 Data arrival time                                                  27.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  1.602
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602      26.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_50_92/Q0                     tco                   0.182      26.784 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.226      27.010         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_46_85/M0                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.010         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.091       2.625         ntclkbufg_1      
 CLMS_46_85/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.625                          
 clock uncertainty                                       0.050       2.675                          

 Hold time                                              -0.011       2.664                          

 Data required time                                                  2.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.664                          
 Data arrival time                                                  27.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.602
  Launch Clock Delay      :  2.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.108      77.842         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q1                     tco                   0.223      78.065 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.136         u_CORES/conf_sel [0]
 CLMA_50_92/CE                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.136         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602     126.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.602                          
 clock uncertainty                                      -0.050     126.552                          

 Setup time                                             -0.476     126.076                          

 Data required time                                                126.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.076                          
 Data arrival time                                                  78.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.602
  Launch Clock Delay      :  2.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.108      77.842         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q1                     tco                   0.223      78.065 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.136         u_CORES/conf_sel [0]
 CLMA_50_92/CE                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.136         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602     126.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.602                          
 clock uncertainty                                      -0.050     126.552                          

 Setup time                                             -0.476     126.076                          

 Data required time                                                126.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.076                          
 Data arrival time                                                  78.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.602
  Launch Clock Delay      :  2.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.108      77.842         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q1                     tco                   0.223      78.065 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.136         u_CORES/conf_sel [0]
 CLMA_50_92/CE                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.136         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.602     126.602         u_CORES/capt_o   
 CLMA_50_92/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.602                          
 clock uncertainty                                      -0.050     126.552                          

 Setup time                                             -0.476     126.076                          

 Data required time                                                126.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.076                          
 Data arrival time                                                  78.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.907
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.978     127.541         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q0                     tco                   0.179     127.720 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259     127.979         u_CORES/id_o [0] 
 CLMS_50_97/AD                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.979         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.868%), Route: 0.259ns(59.132%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.907     126.907         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.907                          
 clock uncertainty                                       0.050     126.957                          

 Hold time                                               0.040     126.997                          

 Data required time                                                126.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.997                          
 Data arrival time                                                 127.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.907
  Launch Clock Delay      :  2.547
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.984     127.547         ntclkbufg_1      
 CLMS_50_93/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_93/Q0                     tco                   0.200     127.747 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.210     127.957         u_CORES/id_o [1] 
 CLMS_50_97/M1                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.957         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.780%), Route: 0.210ns(51.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.907     126.907         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.907                          
 clock uncertainty                                       0.050     126.957                          

 Hold time                                              -0.011     126.946                          

 Data required time                                                126.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.946                          
 Data arrival time                                                 127.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.907
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.978     127.541         ntclkbufg_1      
 CLMA_62_92/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_92/Q2                     tco                   0.200     127.741 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.234     127.975         u_CORES/id_o [3] 
 CLMS_50_97/M3                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.975         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.083%), Route: 0.234ns(53.917%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.907     126.907         u_CORES/capt_o   
 CLMS_50_97/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.907                          
 clock uncertainty                                       0.050     126.957                          

 Hold time                                              -0.011     126.946                          

 Data required time                                                126.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.946                          
 Data arrival time                                                 127.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.248
  Launch Clock Delay      :  2.681
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.072       2.681         ntclkbufg_0      
 CLMA_66_76/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_76/Q3                     tco                   0.220       2.901 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       3.171         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]
 CLMA_62_73/Y1                     td                    0.355       3.526 r       u_CORES/u_debug_core_0/u_Storage_Condition/N394_6/gateop_perm/Z
                                   net (fanout=1)        0.072       3.598         u_CORES/u_debug_core_0/u_Storage_Condition/_N1572
 CLMA_62_73/Y0                     td                    0.378       3.976 f       u_CORES/u_debug_core_0/u_Storage_Condition/N394_9/gateop_perm/Z
                                   net (fanout=1)        0.449       4.425         u_CORES/u_debug_core_0/u_Storage_Condition/_N1575
 CLMA_70_76/Y0                     td                    0.162       4.587 r       u_CORES/u_debug_core_0/u_Storage_Condition/N394_10/gateop_perm/Z
                                   net (fanout=1)        0.358       4.945         u_CORES/u_debug_core_0/u_Storage_Condition/N394_inv_1
 CLMA_66_68/D0                                                             r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   4.945         Logic Levels: 3  
                                                                                   Logic: 1.115ns(49.249%), Route: 1.149ns(50.751%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.945      42.248         ntclkbufg_0      
 CLMA_66_68/CLK                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.410      42.658                          
 clock uncertainty                                      -0.150      42.508                          

 Setup time                                             -0.151      42.357                          

 Data required time                                                 42.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.357                          
 Data arrival time                                                   4.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.264
  Launch Clock Delay      :  2.693
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.084       2.693         ntclkbufg_0      
 CLMS_70_85/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK

 CLMS_70_85/Q0                     tco                   0.221       2.914 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.260       3.174         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4]
 CLMA_74_80/Y0                     td                    0.264       3.438 f       u_CORES/u_debug_core_0/u_Storage_Condition/N281_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.505         u_CORES/u_debug_core_0/u_Storage_Condition/_N1513
 CLMA_74_80/Y2                     td                    0.379       3.884 f       u_CORES/u_debug_core_0/u_Storage_Condition/N281_7/gateop_perm/Z
                                   net (fanout=1)        0.341       4.225         u_CORES/u_debug_core_0/u_Storage_Condition/_N1517
 CLMA_74_85/Y0                     td                    0.264       4.489 f       u_CORES/u_debug_core_0/u_Storage_Condition/N281_9/gateop_perm/Z
                                   net (fanout=1)        0.254       4.743         u_CORES/u_debug_core_0/u_Storage_Condition/_N1519
 CLMA_70_80/CD                                                             f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   4.743         Logic Levels: 3  
                                                                                   Logic: 1.128ns(55.024%), Route: 0.922ns(44.976%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.961      42.264         ntclkbufg_0      
 CLMA_70_80/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.410      42.674                          
 clock uncertainty                                      -0.150      42.524                          

 Setup time                                             -0.146      42.378                          

 Data required time                                                 42.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.378                          
 Data arrival time                                                   4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.078       2.687         ntclkbufg_0      
 CLMS_46_73/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_73/Q1                     tco                   0.223       2.910 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.495       3.405         u_CORES/u_debug_core_0/trigger
 CLMS_66_85/Y2                     td                    0.264       3.669 f       u_CORES/u_debug_core_0/u_Storage_Condition/N421_3/gateop_perm/Z
                                   net (fanout=4)        0.267       3.936         u_CORES/u_debug_core_0/u_Storage_Condition/N421
 CLMS_70_81/CECO                   td                    0.132       4.068 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.068         ntR70            
 CLMS_70_85/CECO                   td                    0.132       4.200 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.200         ntR69            
 CLMS_70_89/CECI                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   4.200         Logic Levels: 3  
                                                                                   Logic: 0.751ns(49.636%), Route: 0.762ns(50.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.969      42.272         ntclkbufg_0      
 CLMS_70_89/CLK                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.370      42.642                          
 clock uncertainty                                      -0.150      42.492                          

 Setup time                                             -0.576      41.916                          

 Data required time                                                 41.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.916                          
 Data arrival time                                                   4.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.964       2.267         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK

 CLMA_50_80/Q0                     tco                   0.179       2.446 f       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/Q
                                   net (fanout=1)        0.245       2.691         u_CORES/u_debug_core_0/DATA_ff[0] [8]
 DRM_54_68/DA0[10]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]

 Data arrival time                                                   2.691         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.217%), Route: 0.245ns(57.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.080       2.689         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.370       2.319                          
 clock uncertainty                                       0.000       2.319                          

 Hold time                                               0.119       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                   2.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[11]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.956       2.259         ntclkbufg_0      
 CLMS_70_77/CLK                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK

 CLMS_70_77/Q0                     tco                   0.179       2.438 f       u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/Q
                                   net (fanout=1)        0.259       2.697         u_CORES/u_debug_core_0/DATA_ff[0] [9]
 DRM_54_68/DA0[11]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[11]

 Data arrival time                                                   2.697         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.868%), Route: 0.259ns(59.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.080       2.689         ntclkbufg_0      
 DRM_54_68/CLKA[0]                                                         r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.370       2.319                          
 clock uncertainty                                       0.000       2.319                          

 Hold time                                               0.119       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                   2.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.949       2.252         ntclkbufg_0      
 CLMA_42_60/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_60/Q0                     tco                   0.179       2.431 f       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.489         u_CORES/u_debug_core_0/data_pipe[0] [4]
 CLMA_42_60/B4                                                             f       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.489         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.068       2.677         ntclkbufg_0      
 CLMA_42_60/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.253                          
 clock uncertainty                                       0.000       2.253                          

 Hold time                                              -0.029       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   2.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.268
  Launch Clock Delay      :  2.693
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      31.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083      31.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      31.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      31.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.080      32.693         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q0                     tco                   0.221      32.914 f       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.836      33.750         u_da_wave_send/freq_select [1]
 CLMA_38_72/M2                                                             f       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  33.750         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.908%), Route: 0.836ns(79.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.965      42.268         ntclkbufg_0      
 CLMA_38_72/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                         0.272      42.540                          
 clock uncertainty                                      -0.150      42.390                          

 Setup time                                             -0.068      42.322                          

 Data required time                                                 42.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.322                          
 Data arrival time                                                  33.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.693
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      31.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083      31.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      31.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      31.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.080      32.693         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q1                     tco                   0.223      32.916 f       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.779      33.695         u_da_wave_send/freq_select [0]
 CLMA_42_68/M1                                                             f       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D

 Data arrival time                                                  33.695         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.255%), Route: 0.779ns(77.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.957      42.260         ntclkbufg_0      
 CLMA_42_68/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK
 clock pessimism                                         0.272      42.532                          
 clock uncertainty                                      -0.150      42.382                          

 Setup time                                             -0.068      42.314                          

 Data required time                                                 42.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.314                          
 Data arrival time                                                  33.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.694
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      31.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083      31.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      31.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      31.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.081      32.694         ntclkbufg_2      
 CLMA_82_48/CLK                                                            r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK

 CLMA_82_48/Q0                     tco                   0.221      32.915 f       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.643      33.558         u_da_wave_send/wave_select [1]
 CLMA_70_52/M0                                                             f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                  33.558         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.579%), Route: 0.643ns(74.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.948      42.251         ntclkbufg_0      
 CLMA_70_52/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.272      42.523                          
 clock uncertainty                                      -0.150      42.373                          

 Setup time                                             -0.068      42.305                          

 Data required time                                                 42.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.305                          
 Data arrival time                                                  33.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.962      42.269         ntclkbufg_2      
 CLMA_82_48/CLK                                                            r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_82_48/Q1                     tco                   0.184      42.453 r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.434      42.887         u_da_wave_send/wave_select [0]
 CLMS_50_53/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                  42.887         Logic Levels: 0  
                                                                                   Logic: 0.184ns(29.773%), Route: 0.434ns(70.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079      41.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      41.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.070      42.679         ntclkbufg_0      
 CLMS_50_53/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -0.272      42.407                          
 clock uncertainty                                       0.150      42.557                          

 Hold time                                              -0.011      42.546                          

 Data required time                                                 42.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.546                          
 Data arrival time                                                  42.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.961      42.268         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q1                     tco                   0.184      42.452 r       u_da_wave_send/freq_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.466      42.918         u_da_wave_send/freq_select [0]
 CLMA_46_48/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                  42.918         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.308%), Route: 0.466ns(71.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079      41.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      41.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.078      42.687         ntclkbufg_0      
 CLMA_46_48/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK
 clock pessimism                                        -0.272      42.415                          
 clock uncertainty                                       0.150      42.565                          

 Hold time                                              -0.011      42.554                          

 Data required time                                                 42.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.554                          
 Data arrival time                                                  42.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.961      42.268         ntclkbufg_2      
 CLMA_38_68/CLK                                                            r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_38_68/Q0                     tco                   0.182      42.450 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.467      42.917         u_da_wave_send/freq_select [1]
 CLMA_50_48/M2                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                  42.917         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.043%), Route: 0.467ns(71.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079      41.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      41.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.074      42.683         ntclkbufg_0      
 CLMA_50_48/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                        -0.272      42.411                          
 clock uncertainty                                       0.150      42.561                          

 Hold time                                              -0.011      42.550                          

 Data required time                                                 42.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.550                          
 Data arrival time                                                  42.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.086       2.695         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.289       2.984 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.578       3.562         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.113       3.675 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.675         ntR17            
 CLMS_38_53/RSCO                   td                    0.113       3.788 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.788         ntR16            
 CLMS_38_57/RSCO                   td                    0.113       3.901 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.901         ntR15            
 CLMS_38_61/RSCO                   td                    0.113       4.014 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.014         ntR14            
 CLMS_38_69/RSCO                   td                    0.113       4.127 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR13            
 CLMS_38_73/RSCO                   td                    0.113       4.240 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR12            
 CLMS_38_77/RSCO                   td                    0.113       4.353 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.353         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.353         Logic Levels: 7  
                                                                                   Logic: 1.080ns(65.139%), Route: 0.578ns(34.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.974      42.277         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      42.647                          
 clock uncertainty                                      -0.150      42.497                          

 Recovery time                                           0.000      42.497                          

 Data required time                                                 42.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.497                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.086       2.695         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.289       2.984 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.578       3.562         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.113       3.675 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.675         ntR17            
 CLMS_38_53/RSCO                   td                    0.113       3.788 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.788         ntR16            
 CLMS_38_57/RSCO                   td                    0.113       3.901 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.901         ntR15            
 CLMS_38_61/RSCO                   td                    0.113       4.014 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.014         ntR14            
 CLMS_38_69/RSCO                   td                    0.113       4.127 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR13            
 CLMS_38_73/RSCO                   td                    0.113       4.240 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR12            
 CLMS_38_77/RSCO                   td                    0.113       4.353 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.353         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.353         Logic Levels: 7  
                                                                                   Logic: 1.080ns(65.139%), Route: 0.578ns(34.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.974      42.277         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      42.647                          
 clock uncertainty                                      -0.150      42.497                          

 Recovery time                                           0.000      42.497                          

 Data required time                                                 42.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.497                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.695
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.086       2.695         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.289       2.984 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.578       3.562         u_CORES/u_debug_core_0/resetn
 CLMS_38_49/RSCO                   td                    0.113       3.675 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.675         ntR17            
 CLMS_38_53/RSCO                   td                    0.113       3.788 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.788         ntR16            
 CLMS_38_57/RSCO                   td                    0.113       3.901 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.901         ntR15            
 CLMS_38_61/RSCO                   td                    0.113       4.014 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.014         ntR14            
 CLMS_38_69/RSCO                   td                    0.113       4.127 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR13            
 CLMS_38_73/RSCO                   td                    0.113       4.240 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR12            
 CLMS_38_77/RSCO                   td                    0.113       4.353 f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.353         ntR11            
 CLMS_38_81/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.353         Logic Levels: 7  
                                                                                   Logic: 1.080ns(65.139%), Route: 0.578ns(34.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074      41.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      41.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.974      42.277         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      42.647                          
 clock uncertainty                                      -0.150      42.497                          

 Recovery time                                           0.000      42.497                          

 Data required time                                                 42.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.497                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.703
  Launch Clock Delay      :  2.270
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.967       2.270         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.236       2.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.203       2.709         u_CORES/u_debug_core_0/resetn
 CLMA_42_84/RS                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   2.709         Logic Levels: 0  
                                                                                   Logic: 0.236ns(53.759%), Route: 0.203ns(46.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.094       2.703         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.333                          
 clock uncertainty                                       0.000       2.333                          

 Removal time                                           -0.187       2.146                          

 Data required time                                                  2.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.146                          
 Data arrival time                                                   2.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.682
  Launch Clock Delay      :  2.270
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.967       2.270         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.236       2.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.237       2.743         u_CORES/u_debug_core_0/resetn
 CLMS_46_61/RSCO                   td                    0.092       2.835 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.835         ntR20            
 CLMS_46_69/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.835         Logic Levels: 1  
                                                                                   Logic: 0.328ns(58.053%), Route: 0.237ns(41.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.073       2.682         ntclkbufg_0      
 CLMS_46_69/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.272                          
 clock uncertainty                                       0.000       2.272                          

 Removal time                                            0.000       2.272                          

 Data required time                                                  2.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.272                          
 Data arrival time                                                   2.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.682
  Launch Clock Delay      :  2.270
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N2              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       1.303         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.967       2.270         ntclkbufg_0      
 CLMS_46_81/CLK                                                            r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_46_81/Y0                     tco                   0.236       2.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=96)       0.237       2.743         u_CORES/u_debug_core_0/resetn
 CLMS_46_61/RSCO                   td                    0.092       2.835 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.835         ntR20            
 CLMS_46_69/RSCI                                                           f       u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.835         Logic Levels: 1  
                                                                                   Logic: 0.328ns(58.053%), Route: 0.237ns(41.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       1.609         nt_ad_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.073       2.682         ntclkbufg_0      
 CLMS_46_69/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.272                          
 clock uncertainty                                       0.000       2.272                          

 Removal time                                            0.000       2.272                          

 Data required time                                                  2.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.272                          
 Data arrival time                                                   2.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.070       2.683         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_74_53/Q0                     tco                   0.221       2.904 f       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=135)      0.581       3.485         rd_addr[2]       
 CLMA_90_77/L7OUT                  td                    0.413       3.898 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       3.898         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/ntL7OUT
 CLMA_90_76/Y3                     td                    0.123       4.021 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_2/LUT8_inst_perm/Z
                                   net (fanout=1)        0.377       4.398         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N214
 CLMA_94_60/Y0                     td                    0.264       4.662 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[2]/gateop_perm/Z
                                   net (fanout=1)        0.809       5.471         rd_data[2]       
 IOL_111_6/DO                      td                    0.106       5.577 f       da_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.577         da_data_obuf[2]/ntO
 IOBD_109_0/PAD                    td                    2.358       7.935 f       da_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.047       7.982         da_data[2]       
 U7                                                                        f       da_data[2] (port)

 Data arrival time                                                   7.982         Logic Levels: 5  
                                                                                   Logic: 3.485ns(65.767%), Route: 1.814ns(34.233%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.076       2.689         ntclkbufg_2      
 CLMA_82_52/CLK                                                            r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_82_52/Q3                     tco                   0.220       2.909 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.540       3.449         rd_addr[4]       
 CLMS_82_77/L7OUT                  td                    0.413       3.862 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       3.862         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/ntL7OUT
 CLMA_82_76/Y3                     td                    0.123       3.985 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_5/LUT8_inst_perm/Z
                                   net (fanout=1)        0.249       4.234         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N209
 CLMA_82_80/Y0                     td                    0.264       4.498 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[5]/gateop_perm/Z
                                   net (fanout=1)        0.906       5.404         rd_data[5]       
 IOL_7_89/DO                       td                    0.106       5.510 f       da_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       5.510         da_data_obuf[5]/ntO
 IOBS_0_88/PAD                     td                    2.358       7.868 f       da_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.050       7.918         da_data[5]       
 L2                                                                        f       da_data[5] (port)

 Data arrival time                                                   7.918         Logic Levels: 5  
                                                                                   Logic: 3.484ns(66.628%), Route: 1.745ns(33.372%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N2              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_100m         
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.070       2.683         ntclkbufg_2      
 CLMA_74_53/CLK                                                            r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_74_53/Q0                     tco                   0.223       2.906 r       u_da_wave_send/rd_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=135)      0.453       3.359         rd_addr[2]       
 CLMS_78_57/L7OUT                  td                    0.413       3.772 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       3.772         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/ntL7OUT
 CLMA_78_56/Y3                     td                    0.123       3.895 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_4/LUT8_inst_perm/Z
                                   net (fanout=1)        0.361       4.256         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N216
 CLMA_74_69/Y0                     td                    0.264       4.520 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[4]/gateop_perm/Z
                                   net (fanout=1)        0.843       5.363         rd_data[4]       
 IOL_7_77/DO                       td                    0.106       5.469 f       da_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       5.469         da_data_obuf[4]/ntO
 IOBS_0_76/PAD                     td                    2.358       7.827 f       da_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.051       7.878         da_data[4]       
 N2                                                                        f       da_data[4] (port)

 Data arrival time                                                   7.878         Logic Levels: 5  
                                                                                   Logic: 3.487ns(67.122%), Route: 1.708ns(32.878%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[5] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M1                                                      0.000       0.000 r       ad_data[5] (port)
                                   net (fanout=1)        0.045       0.045         ad_data[5]       
 IOBS_0_81/DIN                     td                    0.734       0.779 r       ad_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.779         ad_data_ibuf[5]/ntD
 IOL_7_82/RX_DATA_DD               td                    0.066       0.845 r       ad_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.307       1.152         nt_ad_data[5]    
 CLMA_38_80/M3                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/D

 Data arrival time                                                   1.152         Logic Levels: 2  
                                                                                   Logic: 0.800ns(69.444%), Route: 0.352ns(30.556%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.734       0.776 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.776         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.066       0.842 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.381       1.223         nt_ad_data[7]    
 CLMA_42_77/M2                                                             r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D

 Data arrival time                                                   1.223         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.413%), Route: 0.423ns(34.587%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M3                                                      0.000       0.000 r       ad_data[7] (port)
                                   net (fanout=1)        0.042       0.042         ad_data[7]       
 IOBS_0_80/DIN                     td                    0.734       0.776 r       ad_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.776         ad_data_ibuf[7]/ntD
 IOL_7_81/RX_DATA_DD               td                    0.066       0.842 r       ad_data_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.387       1.229         nt_ad_data[7]    
 CLMA_42_84/M0                                                             r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.229         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.094%), Route: 0.429ns(34.906%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.504       5.000           0.496           High Pulse Width  CLMS_70_61/CLK          u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.504       5.000           0.496           Low Pulse Width   CLMS_70_61/CLK          u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.504       5.000           0.496           Low Pulse Width   CLMS_70_57/CLK          u_da_wave_send/freq_cnt[2]/opit_0_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_54_68/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_54_68/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.504      25.000          0.496           High Pulse Width  CLMS_38_61/CLK          u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_50_97/CLK          u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           High Pulse Width  DRM_54_68/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.282      20.000          0.718           Low Pulse Width   DRM_54_68/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.504      20.000          0.496           High Pulse Width  CLMS_46_81/CLK          u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------+
| Type       | File Name                                               
+-----------------------------------------------------------------------+
| Input      | D:/Desktop/25G/32_dds/prj/place_route/dds_pnr.adf       
| Output     | D:/Desktop/25G/32_dds/prj/report_timing/dds_rtp.adf     
|            | D:/Desktop/25G/32_dds/prj/report_timing/dds.rtr         
|            | D:/Desktop/25G/32_dds/prj/report_timing/rtr.db          
+-----------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 829 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
