ARM GAS  /tmp/ccyPWoAC.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_it.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.NMI_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	NMI_Handler
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	NMI_Handler:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_it.c"
   1:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_it.c **** /**
   3:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_it.c ****   * @file    stm32h7xx_it.c
   5:Core/Src/stm32h7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_it.c ****   * @attention
   8:Core/Src/stm32h7xx_it.c ****   *
   9:Core/Src/stm32h7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32h7xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32h7xx_it.c ****   *
  12:Core/Src/stm32h7xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32h7xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32h7xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32h7xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32h7xx_it.c ****   *
  17:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_it.c ****   */
  19:Core/Src/stm32h7xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_it.c **** 
  21:Core/Src/stm32h7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_it.c **** #include "main.h"
  23:Core/Src/stm32h7xx_it.c **** #include "stm32h7xx_it.h"
  24:Core/Src/stm32h7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32h7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_it.c **** 
  28:Core/Src/stm32h7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_it.c **** 
  31:Core/Src/stm32h7xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccyPWoAC.s 			page 2


  32:Core/Src/stm32h7xx_it.c **** 
  33:Core/Src/stm32h7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32h7xx_it.c **** 
  36:Core/Src/stm32h7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32h7xx_it.c **** 
  38:Core/Src/stm32h7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32h7xx_it.c **** 
  41:Core/Src/stm32h7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32h7xx_it.c **** 
  43:Core/Src/stm32h7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_it.c **** 
  46:Core/Src/stm32h7xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_it.c **** 
  48:Core/Src/stm32h7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_it.c **** 
  51:Core/Src/stm32h7xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_it.c **** 
  53:Core/Src/stm32h7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32h7xx_it.c **** 
  56:Core/Src/stm32h7xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32h7xx_it.c **** 
  58:Core/Src/stm32h7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32h7xx_it.c **** extern HCD_HandleTypeDef hhcd_USB_OTG_FS;
  60:Core/Src/stm32h7xx_it.c **** extern DAC_HandleTypeDef hdac1;
  61:Core/Src/stm32h7xx_it.c **** extern TIM_HandleTypeDef htim7;
  62:Core/Src/stm32h7xx_it.c **** extern TIM_HandleTypeDef htim6;
  63:Core/Src/stm32h7xx_it.c **** 
  64:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32h7xx_it.c **** 
  66:Core/Src/stm32h7xx_it.c **** /* USER CODE END EV */
  67:Core/Src/stm32h7xx_it.c **** 
  68:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32h7xx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  70:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32h7xx_it.c **** /**
  72:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  73:Core/Src/stm32h7xx_it.c ****   */
  74:Core/Src/stm32h7xx_it.c **** void NMI_Handler(void)
  75:Core/Src/stm32h7xx_it.c **** {
  28              		.loc 1 75 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  76:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32h7xx_it.c **** 
  78:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32h7xx_it.c ****   while (1)
  35              		.loc 1 80 3 discriminator 1 view .LVU1
ARM GAS  /tmp/ccyPWoAC.s 			page 3


  81:Core/Src/stm32h7xx_it.c ****   {
  82:Core/Src/stm32h7xx_it.c ****   }
  36              		.loc 1 82 3 discriminator 1 view .LVU2
  80:Core/Src/stm32h7xx_it.c ****   {
  37              		.loc 1 80 9 discriminator 1 view .LVU3
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE144:
  42              		.section	.text.HardFault_Handler,"ax",%progbits
  43              		.align	1
  44              		.global	HardFault_Handler
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  48              		.fpu fpv5-d16
  50              	HardFault_Handler:
  51              	.LFB145:
  83:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32h7xx_it.c **** }
  85:Core/Src/stm32h7xx_it.c **** 
  86:Core/Src/stm32h7xx_it.c **** /**
  87:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  88:Core/Src/stm32h7xx_it.c ****   */
  89:Core/Src/stm32h7xx_it.c **** void HardFault_Handler(void)
  90:Core/Src/stm32h7xx_it.c **** {
  52              		.loc 1 90 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
  91:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  92:Core/Src/stm32h7xx_it.c **** 
  93:Core/Src/stm32h7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  94:Core/Src/stm32h7xx_it.c ****   while (1)
  59              		.loc 1 94 3 discriminator 1 view .LVU5
  95:Core/Src/stm32h7xx_it.c ****   {
  96:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  97:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  98:Core/Src/stm32h7xx_it.c ****   }
  60              		.loc 1 98 3 discriminator 1 view .LVU6
  94:Core/Src/stm32h7xx_it.c ****   {
  61              		.loc 1 94 9 discriminator 1 view .LVU7
  62 0000 FEE7     		b	.L4
  63              		.cfi_endproc
  64              	.LFE145:
  66              		.section	.text.MemManage_Handler,"ax",%progbits
  67              		.align	1
  68              		.global	MemManage_Handler
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  72              		.fpu fpv5-d16
  74              	MemManage_Handler:
  75              	.LFB146:
  99:Core/Src/stm32h7xx_it.c **** }
ARM GAS  /tmp/ccyPWoAC.s 			page 4


 100:Core/Src/stm32h7xx_it.c **** 
 101:Core/Src/stm32h7xx_it.c **** /**
 102:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Memory management fault.
 103:Core/Src/stm32h7xx_it.c ****   */
 104:Core/Src/stm32h7xx_it.c **** void MemManage_Handler(void)
 105:Core/Src/stm32h7xx_it.c **** {
  76              		.loc 1 105 1 view -0
  77              		.cfi_startproc
  78              		@ Volatile: function does not return.
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82              	.L6:
 106:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 107:Core/Src/stm32h7xx_it.c **** 
 108:Core/Src/stm32h7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 109:Core/Src/stm32h7xx_it.c ****   while (1)
  83              		.loc 1 109 3 discriminator 1 view .LVU9
 110:Core/Src/stm32h7xx_it.c ****   {
 111:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 113:Core/Src/stm32h7xx_it.c ****   }
  84              		.loc 1 113 3 discriminator 1 view .LVU10
 109:Core/Src/stm32h7xx_it.c ****   {
  85              		.loc 1 109 9 discriminator 1 view .LVU11
  86 0000 FEE7     		b	.L6
  87              		.cfi_endproc
  88              	.LFE146:
  90              		.section	.text.BusFault_Handler,"ax",%progbits
  91              		.align	1
  92              		.global	BusFault_Handler
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv5-d16
  98              	BusFault_Handler:
  99              	.LFB147:
 114:Core/Src/stm32h7xx_it.c **** }
 115:Core/Src/stm32h7xx_it.c **** 
 116:Core/Src/stm32h7xx_it.c **** /**
 117:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 118:Core/Src/stm32h7xx_it.c ****   */
 119:Core/Src/stm32h7xx_it.c **** void BusFault_Handler(void)
 120:Core/Src/stm32h7xx_it.c **** {
 100              		.loc 1 120 1 view -0
 101              		.cfi_startproc
 102              		@ Volatile: function does not return.
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 106              	.L8:
 121:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 122:Core/Src/stm32h7xx_it.c **** 
 123:Core/Src/stm32h7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 124:Core/Src/stm32h7xx_it.c ****   while (1)
 107              		.loc 1 124 3 discriminator 1 view .LVU13
 125:Core/Src/stm32h7xx_it.c ****   {
ARM GAS  /tmp/ccyPWoAC.s 			page 5


 126:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 127:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 128:Core/Src/stm32h7xx_it.c ****   }
 108              		.loc 1 128 3 discriminator 1 view .LVU14
 124:Core/Src/stm32h7xx_it.c ****   {
 109              		.loc 1 124 9 discriminator 1 view .LVU15
 110 0000 FEE7     		b	.L8
 111              		.cfi_endproc
 112              	.LFE147:
 114              		.section	.text.UsageFault_Handler,"ax",%progbits
 115              		.align	1
 116              		.global	UsageFault_Handler
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 120              		.fpu fpv5-d16
 122              	UsageFault_Handler:
 123              	.LFB148:
 129:Core/Src/stm32h7xx_it.c **** }
 130:Core/Src/stm32h7xx_it.c **** 
 131:Core/Src/stm32h7xx_it.c **** /**
 132:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 133:Core/Src/stm32h7xx_it.c ****   */
 134:Core/Src/stm32h7xx_it.c **** void UsageFault_Handler(void)
 135:Core/Src/stm32h7xx_it.c **** {
 124              		.loc 1 135 1 view -0
 125              		.cfi_startproc
 126              		@ Volatile: function does not return.
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130              	.L10:
 136:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 137:Core/Src/stm32h7xx_it.c **** 
 138:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 139:Core/Src/stm32h7xx_it.c ****   while (1)
 131              		.loc 1 139 3 discriminator 1 view .LVU17
 140:Core/Src/stm32h7xx_it.c ****   {
 141:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 143:Core/Src/stm32h7xx_it.c ****   }
 132              		.loc 1 143 3 discriminator 1 view .LVU18
 139:Core/Src/stm32h7xx_it.c ****   {
 133              		.loc 1 139 9 discriminator 1 view .LVU19
 134 0000 FEE7     		b	.L10
 135              		.cfi_endproc
 136              	.LFE148:
 138              		.section	.text.DebugMon_Handler,"ax",%progbits
 139              		.align	1
 140              		.global	DebugMon_Handler
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv5-d16
 146              	DebugMon_Handler:
 147              	.LFB149:
 144:Core/Src/stm32h7xx_it.c **** }
ARM GAS  /tmp/ccyPWoAC.s 			page 6


 145:Core/Src/stm32h7xx_it.c **** 
 146:Core/Src/stm32h7xx_it.c **** /**
 147:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Debug monitor.
 148:Core/Src/stm32h7xx_it.c ****   */
 149:Core/Src/stm32h7xx_it.c **** void DebugMon_Handler(void)
 150:Core/Src/stm32h7xx_it.c **** {
 148              		.loc 1 150 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 151:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 152:Core/Src/stm32h7xx_it.c **** 
 153:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 154:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 155:Core/Src/stm32h7xx_it.c **** 
 156:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 157:Core/Src/stm32h7xx_it.c **** }
 153              		.loc 1 157 1 view .LVU21
 154 0000 7047     		bx	lr
 155              		.cfi_endproc
 156              	.LFE149:
 158              		.section	.text.TIM6_DAC_IRQHandler,"ax",%progbits
 159              		.align	1
 160              		.global	TIM6_DAC_IRQHandler
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv5-d16
 166              	TIM6_DAC_IRQHandler:
 167              	.LFB150:
 158:Core/Src/stm32h7xx_it.c **** 
 159:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 160:Core/Src/stm32h7xx_it.c **** /* STM32H7xx Peripheral Interrupt Handlers                                    */
 161:Core/Src/stm32h7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 162:Core/Src/stm32h7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 163:Core/Src/stm32h7xx_it.c **** /* please refer to the startup file (startup_stm32h7xx.s).                    */
 164:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 165:Core/Src/stm32h7xx_it.c **** 
 166:Core/Src/stm32h7xx_it.c **** /**
 167:Core/Src/stm32h7xx_it.c ****   * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interr
 168:Core/Src/stm32h7xx_it.c ****   */
 169:Core/Src/stm32h7xx_it.c **** void TIM6_DAC_IRQHandler(void)
 170:Core/Src/stm32h7xx_it.c **** {
 168              		.loc 1 170 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI0:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 171:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
 172:Core/Src/stm32h7xx_it.c **** 
 173:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 0 */
 174:Core/Src/stm32h7xx_it.c ****   if (hdac1.State != HAL_DAC_STATE_RESET) {
ARM GAS  /tmp/ccyPWoAC.s 			page 7


 177              		.loc 1 174 3 view .LVU23
 178              		.loc 1 174 12 is_stmt 0 view .LVU24
 179 0002 054B     		ldr	r3, .L16
 180 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 181              		.loc 1 174 6 view .LVU25
 182 0006 1BB9     		cbnz	r3, .L15
 183              	.L13:
 175:Core/Src/stm32h7xx_it.c ****     HAL_DAC_IRQHandler(&hdac1);
 176:Core/Src/stm32h7xx_it.c ****   }
 177:Core/Src/stm32h7xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 184              		.loc 1 177 3 is_stmt 1 view .LVU26
 185 0008 0448     		ldr	r0, .L16+4
 186 000a FFF7FEFF 		bl	HAL_TIM_IRQHandler
 187              	.LVL0:
 178:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
 179:Core/Src/stm32h7xx_it.c **** 
 180:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 1 */
 181:Core/Src/stm32h7xx_it.c **** }
 188              		.loc 1 181 1 is_stmt 0 view .LVU27
 189 000e 08BD     		pop	{r3, pc}
 190              	.L15:
 175:Core/Src/stm32h7xx_it.c ****     HAL_DAC_IRQHandler(&hdac1);
 191              		.loc 1 175 5 is_stmt 1 view .LVU28
 192 0010 0148     		ldr	r0, .L16
 193 0012 FFF7FEFF 		bl	HAL_DAC_IRQHandler
 194              	.LVL1:
 195 0016 F7E7     		b	.L13
 196              	.L17:
 197              		.align	2
 198              	.L16:
 199 0018 00000000 		.word	hdac1
 200 001c 00000000 		.word	htim6
 201              		.cfi_endproc
 202              	.LFE150:
 204              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 205              		.align	1
 206              		.global	TIM7_IRQHandler
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu fpv5-d16
 212              	TIM7_IRQHandler:
 213              	.LFB151:
 182:Core/Src/stm32h7xx_it.c **** 
 183:Core/Src/stm32h7xx_it.c **** /**
 184:Core/Src/stm32h7xx_it.c ****   * @brief This function handles TIM7 global interrupt.
 185:Core/Src/stm32h7xx_it.c ****   */
 186:Core/Src/stm32h7xx_it.c **** void TIM7_IRQHandler(void)
 187:Core/Src/stm32h7xx_it.c **** {
 214              		.loc 1 187 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218 0000 08B5     		push	{r3, lr}
 219              	.LCFI1:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 3, -8
ARM GAS  /tmp/ccyPWoAC.s 			page 8


 222              		.cfi_offset 14, -4
 188:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 0 */
 189:Core/Src/stm32h7xx_it.c **** 
 190:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM7_IRQn 0 */
 191:Core/Src/stm32h7xx_it.c ****   HAL_TIM_IRQHandler(&htim7);
 223              		.loc 1 191 3 view .LVU30
 224 0002 0248     		ldr	r0, .L20
 225 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 226              	.LVL2:
 192:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 1 */
 193:Core/Src/stm32h7xx_it.c **** 
 194:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM7_IRQn 1 */
 195:Core/Src/stm32h7xx_it.c **** }
 227              		.loc 1 195 1 is_stmt 0 view .LVU31
 228 0008 08BD     		pop	{r3, pc}
 229              	.L21:
 230 000a 00BF     		.align	2
 231              	.L20:
 232 000c 00000000 		.word	htim7
 233              		.cfi_endproc
 234              	.LFE151:
 236              		.section	.text.OTG_FS_IRQHandler,"ax",%progbits
 237              		.align	1
 238              		.global	OTG_FS_IRQHandler
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv5-d16
 244              	OTG_FS_IRQHandler:
 245              	.LFB152:
 196:Core/Src/stm32h7xx_it.c **** 
 197:Core/Src/stm32h7xx_it.c **** /**
 198:Core/Src/stm32h7xx_it.c ****   * @brief This function handles USB On The Go FS global interrupt.
 199:Core/Src/stm32h7xx_it.c ****   */
 200:Core/Src/stm32h7xx_it.c **** void OTG_FS_IRQHandler(void)
 201:Core/Src/stm32h7xx_it.c **** {
 246              		.loc 1 201 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250 0000 08B5     		push	{r3, lr}
 251              	.LCFI2:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 3, -8
 254              		.cfi_offset 14, -4
 202:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN OTG_FS_IRQn 0 */
 203:Core/Src/stm32h7xx_it.c **** 
 204:Core/Src/stm32h7xx_it.c ****   /* USER CODE END OTG_FS_IRQn 0 */
 205:Core/Src/stm32h7xx_it.c ****   HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 255              		.loc 1 205 3 view .LVU33
 256 0002 0248     		ldr	r0, .L24
 257 0004 FFF7FEFF 		bl	HAL_HCD_IRQHandler
 258              	.LVL3:
 206:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN OTG_FS_IRQn 1 */
 207:Core/Src/stm32h7xx_it.c **** 
 208:Core/Src/stm32h7xx_it.c ****   /* USER CODE END OTG_FS_IRQn 1 */
 209:Core/Src/stm32h7xx_it.c **** }
ARM GAS  /tmp/ccyPWoAC.s 			page 9


 259              		.loc 1 209 1 is_stmt 0 view .LVU34
 260 0008 08BD     		pop	{r3, pc}
 261              	.L25:
 262 000a 00BF     		.align	2
 263              	.L24:
 264 000c 00000000 		.word	hhcd_USB_OTG_FS
 265              		.cfi_endproc
 266              	.LFE152:
 268              		.text
 269              	.Letext0:
 270              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 271              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 272              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 273              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 274              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 275              		.file 7 "/usr/include/newlib/sys/_types.h"
 276              		.file 8 "/usr/include/newlib/sys/reent.h"
 277              		.file 9 "/usr/include/newlib/sys/lock.h"
 278              		.file 10 "/usr/include/newlib/math.h"
 279              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 280              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 281              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dac.h"
 282              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 283              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 284              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 285              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 286              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hcd.h"
 287              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccyPWoAC.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_it.c
     /tmp/ccyPWoAC.s:17     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccyPWoAC.s:43     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:50     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccyPWoAC.s:67     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:74     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccyPWoAC.s:91     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:98     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccyPWoAC.s:115    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:122    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccyPWoAC.s:139    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccyPWoAC.s:146    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccyPWoAC.s:159    .text.TIM6_DAC_IRQHandler:0000000000000000 $t
     /tmp/ccyPWoAC.s:166    .text.TIM6_DAC_IRQHandler:0000000000000000 TIM6_DAC_IRQHandler
     /tmp/ccyPWoAC.s:199    .text.TIM6_DAC_IRQHandler:0000000000000018 $d
     /tmp/ccyPWoAC.s:205    .text.TIM7_IRQHandler:0000000000000000 $t
     /tmp/ccyPWoAC.s:212    .text.TIM7_IRQHandler:0000000000000000 TIM7_IRQHandler
     /tmp/ccyPWoAC.s:232    .text.TIM7_IRQHandler:000000000000000c $d
     /tmp/ccyPWoAC.s:237    .text.OTG_FS_IRQHandler:0000000000000000 $t
     /tmp/ccyPWoAC.s:244    .text.OTG_FS_IRQHandler:0000000000000000 OTG_FS_IRQHandler
     /tmp/ccyPWoAC.s:264    .text.OTG_FS_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
HAL_DAC_IRQHandler
hdac1
htim6
htim7
HAL_HCD_IRQHandler
hhcd_USB_OTG_FS
