
---------- Begin Simulation Statistics ----------
final_tick                                  955392500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868092                       # Number of bytes of host memory used
host_op_rate                                    53688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.46                       # Real time elapsed on the host
host_tick_rate                               49091590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000955                       # Number of seconds simulated
sim_ticks                                   955392500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.085010                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  185835                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               241078                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            131383                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            783595                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                126                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             446                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              320                       # Number of indirect misses.
system.cpu.branchPred.lookups                  940031                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29708                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1351473                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1410267                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            130724                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15431                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2595489                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1435165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.728639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.560363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1018363     70.96%     70.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183301     12.77%     83.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        93761      6.53%     90.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        45162      3.15%     93.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29424      2.05%     95.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21977      1.53%     96.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5843      0.41%     97.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        21903      1.53%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        15431      1.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1435165                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.910776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.910776                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                308927                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   858                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               180017                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5187992                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   547945                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    760334                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 130807                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2417                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 89796                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      940031                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    616259                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        985286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 36196                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        5305478                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  262932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.491960                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             721002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             215669                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.776595                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1837809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.999812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.471131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   890958     48.48%     48.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    49409      2.69%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   148741      8.09%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    62020      3.37%     62.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    76552      4.17%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    41637      2.27%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31337      1.71%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    19524      1.06%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   517631     28.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1837809                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               212023                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   582247                       # Number of branches executed
system.cpu.iew.exec_nop                         44107                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.485214                       # Inst execution rate
system.cpu.iew.exec_refs                       434738                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     140147                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  278821                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                419246                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1383                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               207571                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3641747                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                294591                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            262211                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2837927                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     97                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 130807                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2356                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          316                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       264135                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       169464                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       197624                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14399                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2739548                       # num instructions consuming a value
system.cpu.iew.wb_count                       2750998                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577059                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1580882                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.439721                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2792948                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2582771                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2046256                       # number of integer regfile writes
system.cpu.ipc                               0.523347                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.523347                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2549200     82.23%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  294      0.01%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   775      0.02%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   44      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 104      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               356935     11.51%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              192703      6.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3100143                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       68645                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   67209     97.91%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    601      0.88%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   831      1.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3167163                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8116635                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2749735                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6147698                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3597614                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3100143                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2552774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13252                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1200927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1837809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.686869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.394820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1045589     56.89%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              139470      7.59%     64.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126213      6.87%     71.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83321      4.53%     75.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              134840      7.34%     83.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84034      4.57%     87.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               99500      5.41%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               96982      5.28%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               27860      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1837809                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.622444                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1615                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3352                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1263                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2780                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               906                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              654                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               419246                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              207571                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1890702                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                          1910786                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  281994                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1250                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   625234                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    125                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   339                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6946922                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4753448                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5589059                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    770715                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  15475                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 130807                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 18535                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4205172                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4834094                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10524                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                326                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     17485                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1987                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5060407                       # The number of ROB reads
system.cpu.rob.rob_writes                     7703698                       # The number of ROB writes
system.cpu.timesIdled                             834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1324                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     222                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1427                       # Transaction distribution
system.membus.trans_dist::ReadExReq               490                       # Transaction distribution
system.membus.trans_dist::ReadExResp              490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2290                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2807500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10165750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1204                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          537                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          373                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          373                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       137728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        78272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 216000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2606                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2603     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2606                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1730000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1806000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                      316                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 269                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                     316                       # number of overall hits
system.l2.demand_misses::.cpu.inst                935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                982                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               935                       # number of overall misses
system.l2.overall_misses::.cpu.data               982                       # number of overall misses
system.l2.overall_misses::total                  1917                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     80053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        153989500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73936500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     80053000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       153989500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2233                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2233                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.776578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858486                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.776578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858486                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79076.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81520.366599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80328.377673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79076.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81520.366599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80328.377673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1917                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1917                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     70232501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    134819001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     70232501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    134819001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.776578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.776578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.858486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69076.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71519.858452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70328.117371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69076.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71519.858452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70328.117371                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              194                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              946                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          946                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          946                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 490                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     39134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79866.326531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79866.326531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34234001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34234001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69865.308163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69865.308163                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.776578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79076.470588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79076.470588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.776578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69076.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69076.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.916201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83167.682927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83167.682927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.916201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73167.682927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73167.682927                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             373                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          373                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          373                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7096500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7096500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19025.469169                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19025.469169                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1757.981504                       # Cycle average of tags in use
system.l2.tags.total_refs                        3626                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1954                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.855681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.792130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       866.923546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       863.265829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.026456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.026345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.053649                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059631                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     33946                       # Number of tag accesses
system.l2.tags.data_accesses                    33946                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             122688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59840                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1917                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62633944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65782388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128416332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62633944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62633944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62633944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65782388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128416332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1917                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1917                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     19967500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55911250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10416.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29166.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1917                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.857143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.058417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.842590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155     34.60%     34.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          141     31.47%     66.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49     10.94%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      4.91%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      4.24%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.34%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.01%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      2.68%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          448                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 122688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  122688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       128.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     798018000                       # Total gap between requests
system.mem_ctrls.avgGap                     416284.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 62633943.640964321792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65782387.866766802967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26122500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29788750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27938.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30334.78                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1385160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5312160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         90595230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        290580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          463594860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.240213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    754634000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     31720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    169038500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               963930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8375220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        174255270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        220129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          480523500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.959255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    570722500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     31720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    352950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       614421                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           614421                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       614421                       # number of overall hits
system.cpu.icache.overall_hits::total          614421                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1838                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1838                       # number of overall misses
system.cpu.icache.overall_misses::total          1838                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    111344498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111344498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111344498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111344498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       616259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       616259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       616259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       616259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60579.161045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60579.161045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60579.161045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60579.161045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          966                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          948                       # number of writebacks
system.cpu.icache.writebacks::total               948                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          634                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          634                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          634                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          634                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1204                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1204                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1204                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1204                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78614998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78614998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78614998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78614998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001954                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65294.848837                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65294.848837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65294.848837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65294.848837                       # average overall mshr miss latency
system.cpu.icache.replacements                    948                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       614421                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          614421                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1838                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111344498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111344498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       616259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       616259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60579.161045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60579.161045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1204                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1204                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78614998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78614998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65294.848837                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65294.848837                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.194467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              615625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1204                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            511.316445                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.194467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1233722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1233722                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       326753                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326753                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       326757                       # number of overall hits
system.cpu.dcache.overall_hits::total          326757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4686                       # number of overall misses
system.cpu.dcache.overall_misses::total          4686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    293446162                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    293446162                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    293446162                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    293446162                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       331436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       331436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       331443                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       331443                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62662.003417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62662.003417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62621.886897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62621.886897                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13526                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          493                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               536                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.235075                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          493                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          194                       # number of writebacks
system.cpu.dcache.writebacks::total               194                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93326709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93326709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93624709                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93624709                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004227                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66757.302575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66757.302575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66827.058530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66827.058530                       # average overall mshr miss latency
system.cpu.dcache.replacements                    448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       292107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          292107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     86810000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     86810000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       293335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       293335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70692.182410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70692.182410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78476.547842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78476.547842                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194734443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194734443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.081739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63143.464008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63143.464008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39967990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39967990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80906.862348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80906.862348                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11901719                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11901719                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32080.105121                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32080.105121                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11530719                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11530719                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31080.105121                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31080.105121                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           873.543513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              328175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.076320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   873.543513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.853070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.853070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          954                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            664322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           664322                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    955392500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    955392500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
