[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/)[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MultiMemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/generated/MultiMemoryUnitTest/ --test --backend null --testCommand /home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester[0m
In test mode
[[35minfo[0m] [0.134] // COMPILING <MultiMemoryUnitTester (class plasticine.templates.MultiMemoryUnitTesterSim)>(0)
[[35minfo[0m] [0.206] giving names
[[35minfo[0m] [0.251] executing custom transforms
[[35minfo[0m] [0.252] convert masked writes of inline mems
[[35minfo[0m] [0.270] adding clocks and resets
[[35minfo[0m] [0.288] inferring widths
[[35minfo[0m] [0.325] checking widths
[[35minfo[0m] [0.337] lowering complex nodes to primitives
[[35minfo[0m] [0.337] removing type nodes
[[35minfo[0m] [0.354] compiling 382 nodes
[[35minfo[0m] [0.354] computing memory ports
[[35minfo[0m] [0.379] resolving nodes to the components
[[35minfo[0m] [0.444] creating clock domains
[[35minfo[0m] [0.445] pruning unconnected IOs
[[35minfo[0m] [0.450] checking for combinational loops
[[35minfo[0m] [0.467] NO COMBINATIONAL LOOP FOUND
[[33mwarn[0m] MultiMemoryUnit.scala:290: 'end' is an unknown argument. in class plasticine.templates.MultiMemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 1000000000
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
sim start on london at Wed Nov  9 16:29:51 2016
inChannelName: 00118615.in
outChannelName: 00118615.out
cmdChannelName: 00118615.cmd
SEED 1478737790619
STARTING /home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester 
start testing
numCmds = 500; numTranscompleted = 0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
current clock cycle = 1
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
writing vis file to ../results/MultiMemoryUnitTester/DDR3_micron_64M_8B_x4_sg15/16GB.4Ch.4R.scheme1.open_page.1024TQ.1024CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=1000000000Hz
current clock cycle = 1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8192
numCmds = 500; numTranscompleted = 0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2001
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 1
current clock cycle = 2
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 2
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8193
numCmds = 500; numTranscompleted = 1
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2002
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 2
current clock cycle = 2
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 2
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8194
numCmds = 500; numTranscompleted = 2
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2003
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4
[MultiChannelMemorySystem] currentClockCycle = 2
current clock cycle = 3
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 3
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8195
numCmds = 500; numTranscompleted = 3
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2004
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 3
current clock cycle = 4
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 4
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8196
numCmds = 500; numTranscompleted = 4
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2005
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 4
current clock cycle = 4
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 4
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8197
numCmds = 500; numTranscompleted = 5
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2006
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 7
[MultiChannelMemorySystem] currentClockCycle = 4
current clock cycle = 5
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 5
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8198
numCmds = 500; numTranscompleted = 6
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2007
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 5
current clock cycle = 6
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 6
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8199
numCmds = 500; numTranscompleted = 7
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2008
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 6
current clock cycle = 6
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 6
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8200
numCmds = 500; numTranscompleted = 8
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2009
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 6
current clock cycle = 7
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 7
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8201
numCmds = 500; numTranscompleted = 9
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 7
current clock cycle = 8
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 8
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8202
numCmds = 500; numTranscompleted = 10
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 8
current clock cycle = 8
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 8
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8203
numCmds = 500; numTranscompleted = 11
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 8
current clock cycle = 9
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 9
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8204
numCmds = 500; numTranscompleted = 12
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 9
current clock cycle = 10
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 10
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8205
numCmds = 500; numTranscompleted = 13
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 15
[MultiChannelMemorySystem] currentClockCycle = 10
current clock cycle = 10
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 10
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8206
numCmds = 500; numTranscompleted = 14
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x200f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 16
[MultiChannelMemorySystem] currentClockCycle = 10
current clock cycle = 11
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 11
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8207
numCmds = 500; numTranscompleted = 15
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2010
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 17
[MultiChannelMemorySystem] currentClockCycle = 11
current clock cycle = 12
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 12
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8208
numCmds = 500; numTranscompleted = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2011
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 18
[MultiChannelMemorySystem] currentClockCycle = 12
current clock cycle = 12
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 12
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8209
numCmds = 500; numTranscompleted = 17
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2012
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 12
current clock cycle = 13
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 13
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8210
numCmds = 500; numTranscompleted = 18
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2013
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 20
[MultiChannelMemorySystem] currentClockCycle = 13
current clock cycle = 14
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 14
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8211
numCmds = 500; numTranscompleted = 19
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2014
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 14
current clock cycle = 14
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 14
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8212
numCmds = 500; numTranscompleted = 20
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2015
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 22
[MultiChannelMemorySystem] currentClockCycle = 14
current clock cycle = 15
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 15
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8213
numCmds = 500; numTranscompleted = 21
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2016
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 23
[MultiChannelMemorySystem] currentClockCycle = 15
current clock cycle = 16
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8214
numCmds = 500; numTranscompleted = 22
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2017
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 16
current clock cycle = 16
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8215
numCmds = 500; numTranscompleted = 23
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2018
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 16
current clock cycle = 17
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 17
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8216
numCmds = 500; numTranscompleted = 24
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2019
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 26
[MultiChannelMemorySystem] currentClockCycle = 17
current clock cycle = 18
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 18
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8217
numCmds = 500; numTranscompleted = 25
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 27
[MultiChannelMemorySystem] currentClockCycle = 18
current clock cycle = 18
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 18
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8218
numCmds = 500; numTranscompleted = 26
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 28
[MultiChannelMemorySystem] currentClockCycle = 18
current clock cycle = 19
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 19
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8219
numCmds = 500; numTranscompleted = 27
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 29
[MultiChannelMemorySystem] currentClockCycle = 19
current clock cycle = 20
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 20
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8220
numCmds = 500; numTranscompleted = 28
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 30
[MultiChannelMemorySystem] currentClockCycle = 20
current clock cycle = 20
channel 0: isWr: writing to addr = 524288
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 20
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8221
numCmds = 500; numTranscompleted = 29
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 31
[MultiChannelMemorySystem] currentClockCycle = 20
current clock cycle = 21
channel 0: isWr: writing to addr = 524288
current clock cycle = 21
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8222
numCmds = 500; numTranscompleted = 30
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x201f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 32
[MultiChannelMemorySystem] currentClockCycle = 21
current clock cycle = 22
channel 0: isWr: writing to addr = 524288
current clock cycle = 22
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8223
numCmds = 500; numTranscompleted = 31
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2020
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 33
[MultiChannelMemorySystem] currentClockCycle = 22
current clock cycle = 22
channel 0: isWr: writing to addr = 524288
current clock cycle = 22
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8224
numCmds = 500; numTranscompleted = 32
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2021
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 34
[MultiChannelMemorySystem] currentClockCycle = 22
current clock cycle = 23
channel 0: isWr: writing to addr = 524288
current clock cycle = 23
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8225
numCmds = 500; numTranscompleted = 33
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2022
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 35
[MultiChannelMemorySystem] currentClockCycle = 23
current clock cycle = 24
current clock cycle = 24
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8226
numCmds = 500; numTranscompleted = 34
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2023
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 36
[MultiChannelMemorySystem] currentClockCycle = 24
current clock cycle = 24
channel 0: isWr: writing to addr = 524288
current clock cycle = 24
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8227
numCmds = 500; numTranscompleted = 35
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2024
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 37
[MultiChannelMemorySystem] currentClockCycle = 24
current clock cycle = 25
current clock cycle = 25
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8228
numCmds = 500; numTranscompleted = 36
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2025
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 38
[MultiChannelMemorySystem] currentClockCycle = 25
current clock cycle = 26
channel 0: isWr: writing to addr = 524288
current clock cycle = 26
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8229
numCmds = 500; numTranscompleted = 37
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2026
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 39
[MultiChannelMemorySystem] currentClockCycle = 26
current clock cycle = 26
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8230
numCmds = 500; numTranscompleted = 38
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2027
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 40
[MultiChannelMemorySystem] currentClockCycle = 26
current clock cycle = 27
channel 0: isWr: writing to addr = 524288
current clock cycle = 27
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8231
numCmds = 500; numTranscompleted = 39
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2028
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 41
[MultiChannelMemorySystem] currentClockCycle = 27
current clock cycle = 28
current clock cycle = 28
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8232
numCmds = 500; numTranscompleted = 40
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2029
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 42
[MultiChannelMemorySystem] currentClockCycle = 28
current clock cycle = 28
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8233
numCmds = 500; numTranscompleted = 41
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 43
[MultiChannelMemorySystem] currentClockCycle = 28
current clock cycle = 29
channel 0: isWr: writing to addr = 524288
current clock cycle = 29
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8234
numCmds = 500; numTranscompleted = 42
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 44
[MultiChannelMemorySystem] currentClockCycle = 29
current clock cycle = 30
current clock cycle = 30
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8235
numCmds = 500; numTranscompleted = 43
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 45
[MultiChannelMemorySystem] currentClockCycle = 30
current clock cycle = 30
channel 0: isWr: writing to addr = 524288
current clock cycle = 30
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8236
numCmds = 500; numTranscompleted = 44
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 46
[MultiChannelMemorySystem] currentClockCycle = 30
current clock cycle = 31
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8237
numCmds = 500; numTranscompleted = 45
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 47
[MultiChannelMemorySystem] currentClockCycle = 31
[Callback] write complete: 0 0x80000 cycle=31
current clock cycle = 32
current clock cycle = 32
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8238
numCmds = 500; numTranscompleted = 46
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x202f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 48
[MultiChannelMemorySystem] currentClockCycle = 32
current clock cycle = 32
channel 0: isWr: writing to addr = 524288
current clock cycle = 32
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8239
numCmds = 500; numTranscompleted = 47
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2030
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 49
[MultiChannelMemorySystem] currentClockCycle = 32
current clock cycle = 33
current clock cycle = 33
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8240
numCmds = 500; numTranscompleted = 48
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2031
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 50
[MultiChannelMemorySystem] currentClockCycle = 33
current clock cycle = 34
channel 0: isWr: writing to addr = 524288
current clock cycle = 34
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8241
numCmds = 500; numTranscompleted = 49
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2032
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 51
[MultiChannelMemorySystem] currentClockCycle = 34
current clock cycle = 34
current clock cycle = 34
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8242
numCmds = 500; numTranscompleted = 50
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2033
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 52
[MultiChannelMemorySystem] currentClockCycle = 34
current clock cycle = 35
channel 0: isWr: writing to addr = 524288
current clock cycle = 35
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8243
numCmds = 500; numTranscompleted = 51
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2034
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 53
[MultiChannelMemorySystem] currentClockCycle = 35
[Callback] write complete: 0 0x80000 cycle=35
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 36
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 524288
enqueue a burst write at 8244
numCmds = 500; numTranscompleted = 52
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2035
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 54
[MultiChannelMemorySystem] currentClockCycle = 36
current clock cycle = 36
current clock cycle = 36
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8245
numCmds = 500; numTranscompleted = 53
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2036
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 55
[MultiChannelMemorySystem] currentClockCycle = 36
current clock cycle = 37
channel 0: isWr: writing to addr = 524288
current clock cycle = 37
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8246
numCmds = 500; numTranscompleted = 54
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2037
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 56
[MultiChannelMemorySystem] currentClockCycle = 37
current clock cycle = 38
current clock cycle = 38
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8247
numCmds = 500; numTranscompleted = 55
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2038
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 57
[MultiChannelMemorySystem] currentClockCycle = 38
current clock cycle = 38
channel 0: isWr: writing to addr = 524288
current clock cycle = 38
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8248
numCmds = 500; numTranscompleted = 56
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2039
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 58
[MultiChannelMemorySystem] currentClockCycle = 38
current clock cycle = 39
current clock cycle = 39
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8249
numCmds = 500; numTranscompleted = 57
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 59
[MultiChannelMemorySystem] currentClockCycle = 39
[Callback] write complete: 0 0x80000 cycle=39
current clock cycle = 40
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8250
numCmds = 500; numTranscompleted = 58
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 60
[MultiChannelMemorySystem] currentClockCycle = 40
current clock cycle = 40
current clock cycle = 40
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8251
numCmds = 500; numTranscompleted = 59
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 61
[MultiChannelMemorySystem] currentClockCycle = 40
current clock cycle = 41
channel 0: isWr: writing to addr = 524288
current clock cycle = 41
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8252
numCmds = 500; numTranscompleted = 60
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 62
[MultiChannelMemorySystem] currentClockCycle = 41
current clock cycle = 42
current clock cycle = 42
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8253
numCmds = 500; numTranscompleted = 61
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 63
[MultiChannelMemorySystem] currentClockCycle = 42
current clock cycle = 42
channel 0: isWr: writing to addr = 524288
current clock cycle = 42
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8254
numCmds = 500; numTranscompleted = 62
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x203f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 64
[MultiChannelMemorySystem] currentClockCycle = 42
current clock cycle = 43
current clock cycle = 43
channel 0: isWr: writing to addr = 524288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8255
numCmds = 500; numTranscompleted = 63
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2040
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 65
[MultiChannelMemorySystem] currentClockCycle = 43
[Callback] write complete: 0 0x80000 cycle=43
current clock cycle = 44
current clock cycle = 44
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8256
numCmds = 500; numTranscompleted = 64
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2041
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 66
[MultiChannelMemorySystem] currentClockCycle = 44
current clock cycle = 44
channel 0: isWr: writing to addr = 528384
current clock cycle = 44
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8257
numCmds = 500; numTranscompleted = 65
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2042
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 67
[MultiChannelMemorySystem] currentClockCycle = 44
current clock cycle = 45
channel 0: isWr: writing to addr = 528384
current clock cycle = 45
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8258
numCmds = 500; numTranscompleted = 66
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2043
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 68
[MultiChannelMemorySystem] currentClockCycle = 45
current clock cycle = 46
channel 0: isWr: writing to addr = 528384
current clock cycle = 46
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8259
numCmds = 500; numTranscompleted = 67
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2044
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 69
[MultiChannelMemorySystem] currentClockCycle = 46
current clock cycle = 46
channel 0: isWr: writing to addr = 528384
current clock cycle = 46
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8260
numCmds = 500; numTranscompleted = 68
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2045
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 70
[MultiChannelMemorySystem] currentClockCycle = 46
current clock cycle = 47
channel 0: isWr: writing to addr = 528384
current clock cycle = 47
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8261
numCmds = 500; numTranscompleted = 69
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2046
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 71
[MultiChannelMemorySystem] currentClockCycle = 47
[Callback] write complete: 0 0x80000 cycle=47
current clock cycle = 48
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8262
numCmds = 500; numTranscompleted = 70
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2047
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 72
[MultiChannelMemorySystem] currentClockCycle = 48
current clock cycle = 48
channel 0: isWr: writing to addr = 528384
current clock cycle = 48
current clock cycle = 48
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8263
numCmds = 500; numTranscompleted = 71
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2048
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 73
[MultiChannelMemorySystem] currentClockCycle = 48
current clock cycle = 49
channel 0: isWr: writing to addr = 528384
current clock cycle = 49
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8264
numCmds = 500; numTranscompleted = 72
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2049
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 74
[MultiChannelMemorySystem] currentClockCycle = 49
current clock cycle = 50
channel 0: isWr: writing to addr = 528384
current clock cycle = 50
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8265
numCmds = 500; numTranscompleted = 73
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 75
[MultiChannelMemorySystem] currentClockCycle = 50
current clock cycle = 50
channel 0: isWr: writing to addr = 528384
current clock cycle = 50
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8266
numCmds = 500; numTranscompleted = 74
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 76
[MultiChannelMemorySystem] currentClockCycle = 50
current clock cycle = 51
channel 0: isWr: writing to addr = 528384
current clock cycle = 51
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8267
numCmds = 500; numTranscompleted = 75
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 77
[MultiChannelMemorySystem] currentClockCycle = 51
current clock cycle = 52
channel 0: isWr: writing to addr = 528384
current clock cycle = 52
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8268
numCmds = 500; numTranscompleted = 76
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 78
[MultiChannelMemorySystem] currentClockCycle = 52
current clock cycle = 52
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8269
numCmds = 500; numTranscompleted = 77
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 79
[MultiChannelMemorySystem] currentClockCycle = 52
current clock cycle = 53
channel 0: isWr: writing to addr = 528384
current clock cycle = 53
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8270
numCmds = 500; numTranscompleted = 78
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x204f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 80
[MultiChannelMemorySystem] currentClockCycle = 53
current clock cycle = 54
channel 0: isWr: writing to addr = 528384
current clock cycle = 54
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8271
numCmds = 500; numTranscompleted = 79
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2050
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 81
[MultiChannelMemorySystem] currentClockCycle = 54
current clock cycle = 54
channel 0: isWr: writing to addr = 528384
current clock cycle = 54
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8272
numCmds = 500; numTranscompleted = 80
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2051
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 82
[MultiChannelMemorySystem] currentClockCycle = 54
current clock cycle = 55
channel 0: isWr: writing to addr = 528384
current clock cycle = 55
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8273
numCmds = 500; numTranscompleted = 81
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2052
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 83
[MultiChannelMemorySystem] currentClockCycle = 55
current clock cycle = 56
channel 0: isWr: writing to addr = 528384
current clock cycle = 56
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8274
numCmds = 500; numTranscompleted = 82
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2053
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 84
[MultiChannelMemorySystem] currentClockCycle = 56
current clock cycle = 56
current clock cycle = 56
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8275
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = 83
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2054
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 85
[MultiChannelMemorySystem] currentClockCycle = 56
current clock cycle = 57
channel 0: isWr: writing to addr = 528384
current clock cycle = 57
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8276
numCmds = 500; numTranscompleted = 84
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2055
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 86
[MultiChannelMemorySystem] currentClockCycle = 57
current clock cycle = 58
channel 0: isWr: writing to addr = 528384
current clock cycle = 58
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8277
numCmds = 500; numTranscompleted = 85
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2056
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 87
[MultiChannelMemorySystem] currentClockCycle = 58
current clock cycle = 58
channel 0: isWr: writing to addr = 528384
current clock cycle = 58
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8278
numCmds = 500; numTranscompleted = 86
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2057
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 88
[MultiChannelMemorySystem] currentClockCycle = 58
current clock cycle = 59
channel 0: isWr: writing to addr = 528384
current clock cycle = 59
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8279
numCmds = 500; numTranscompleted = 87
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2058
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 89
[MultiChannelMemorySystem] currentClockCycle = 59
current clock cycle = 60
channel 0: isWr: writing to addr = 528384
current clock cycle = 60
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8280
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = 88
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2059
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 90
[MultiChannelMemorySystem] currentClockCycle = 60
current clock cycle = 60
current clock cycle = 60
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8281
numCmds = 500; numTranscompleted = 89
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 91
[MultiChannelMemorySystem] currentClockCycle = 60
current clock cycle = 61
channel 0: isWr: writing to addr = 528384
current clock cycle = 61
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8282
numCmds = 500; numTranscompleted = 90
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 92
[MultiChannelMemorySystem] currentClockCycle = 61
current clock cycle = 62
current clock cycle = 62
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8283
numCmds = 500; numTranscompleted = 91
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 93
[MultiChannelMemorySystem] currentClockCycle = 62
current clock cycle = 62
channel 0: isWr: writing to addr = 528384
current clock cycle = 62
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8284
numCmds = 500; numTranscompleted = 92
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 94
[MultiChannelMemorySystem] currentClockCycle = 62
current clock cycle = 63
channel 0: isWr: writing to addr = 528384
current clock cycle = 63
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8285
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
93
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 95
[MultiChannelMemorySystem] currentClockCycle = 63
current clock cycle = 64
channel 0: isWr: writing to addr = 528384
current clock cycle = 64
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8286
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
94
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x205f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 96
[MultiChannelMemorySystem] currentClockCycle = 64
current clock cycle = 64
channel 0: isWr: writing to addr = 528384
current clock cycle = 64
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8287
numCmds = 500; numTranscompleted = 95
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2060
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 97
[MultiChannelMemorySystem] currentClockCycle = 64
current clock cycle = 65
channel 0: isWr: writing to addr = 528384
current clock cycle = 65
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8288
numCmds = 500; numTranscompleted = 96
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2061
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 98
[MultiChannelMemorySystem] currentClockCycle = 65
current clock cycle = 66
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 66
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8289
numCmds = 500; numTranscompleted = 97
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2062
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 99
[MultiChannelMemorySystem] currentClockCycle = 66
current clock cycle = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at 8290
numCmds = 500; numTranscompleted = 98
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2063
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 100
[MultiChannelMemorySystem] currentClockCycle = 66
current clock cycle = 67
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 67
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8291
numCmds = 500; numTranscompleted = 99
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2064
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 101
[MultiChannelMemorySystem] currentClockCycle = 67
current clock cycle = 68
current clock cycle = 68
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8292
numCmds = 500; numTranscompleted = 100
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2065
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 102
[MultiChannelMemorySystem] currentClockCycle = 68
current clock cycle = 68
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 68
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8293
numCmds = 500; numTranscompleted = 101
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2066
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 103
[MultiChannelMemorySystem] currentClockCycle = 68
current clock cycle = 69
current clock cycle = 69
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8294
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = key = 528384 size of data  = 16
102
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2067
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 104
[MultiChannelMemorySystem] currentClockCycle = 69
current clock cycle = 70
current clock cycle = 70
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8295
numCmds = 500; numTranscompleted = key = 524288 size of data  = 16
103
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2068
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 105
[MultiChannelMemorySystem] currentClockCycle = 70
current clock cycle = 70
channel 0: isWr: writing to addr = 528384
current clock cycle = 70
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8296
numCmds = 500; numTranscompleted = 104
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2069
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 106
[MultiChannelMemorySystem] currentClockCycle = 70
current clock cycle = 71
channel 0: isWr: writing to addr = 528384
current clock cycle = 71
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8297
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
105
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 107
[MultiChannelMemorySystem] currentClockCycle = 71
current clock cycle = 72
channel 0: isWr: writing to addr = 528384
current clock cycle = 72
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8298
numCmds = 500; numTranscompleted = 106
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 108
[MultiChannelMemorySystem] currentClockCycle = 72
current clock cycle = 72
channel 0: isWr: writing to addr = 528384
current clock cycle = 72
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8299
numCmds = 500; numTranscompleted = 107
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 109
[MultiChannelMemorySystem] currentClockCycle = 72
current clock cycle = 73
channel 0: isWr: writing to addr = 528384
current clock cycle = 73
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8300
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
108
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 110
[MultiChannelMemorySystem] currentClockCycle = 73
current clock cycle = 74
channel 0: isWr: writing to addr = 528384
current clock cycle = 74
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8301
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
109
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 111
[MultiChannelMemorySystem] currentClockCycle = 74
current clock cycle = 74
channel 0: isWr: writing to addr = 528384
current clock cycle = 74
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8302
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
110
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x206f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 112
[MultiChannelMemorySystem] currentClockCycle = 74
current clock cycle = 75
channel 0: isWr: writing to addr = 528384
current clock cycle = 75
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8303
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
111
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2070
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 113
[MultiChannelMemorySystem] currentClockCycle = 75
current clock cycle = 76
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 76
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8304
numCmds = 500; numTranscompleted = 112
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2071
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 114
[MultiChannelMemorySystem] currentClockCycle = 76
current clock cycle = 76
current clock cycle = 76
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8305
numCmds = 500; numTranscompleted = 113
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2072
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 115
[MultiChannelMemorySystem] currentClockCycle = 76
current clock cycle = 77
channel 0: isWr: writing to addr = 528384
current clock cycle = 77
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8306
numCmds = 500; numTranscompleted = 114
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2073
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 116
[MultiChannelMemorySystem] currentClockCycle = 77
current clock cycle = 78
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 78
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8307
numCmds = 500; numTranscompleted = 115
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2074
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 117
[MultiChannelMemorySystem] currentClockCycle = 78
current clock cycle = 78
current clock cycle = 78
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8308
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = key = 528384 size of data  = 16
116
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2075
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 118
[MultiChannelMemorySystem] currentClockCycle = 78
current clock cycle = 79
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 79
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8309
numCmds = 500; numTranscompleted = 117
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2076
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 119
[MultiChannelMemorySystem] currentClockCycle = 79
current clock cycle = 80
channel 0: isWr: writing to addr = 528384
current clock cycle = 80
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8310
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = 118
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2077
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 120
[MultiChannelMemorySystem] currentClockCycle = 80
current clock cycle = 80
current clock cycle = 80
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8311
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
119
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2078
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 121
[MultiChannelMemorySystem] currentClockCycle = 80
current clock cycle = 81
channel 0: isWr: writing to addr = 528384
current clock cycle = 81
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8312
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = 120
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2079
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 122
[MultiChannelMemorySystem] currentClockCycle = 81
current clock cycle = 82
current clock cycle = 82
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8313
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = key = 528384 size of data  = 16
121
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 123
[MultiChannelMemorySystem] currentClockCycle = 82
current clock cycle = 82
current clock cycle = 82
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8314
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = 122
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 124
[MultiChannelMemorySystem] currentClockCycle = 82
current clock cycle = 83
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 83
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8315
numCmds = 500; numTranscompleted = 123
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 125
[MultiChannelMemorySystem] currentClockCycle = 83
current clock cycle = 84
current clock cycle = 84
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8316
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = 124
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 126
[MultiChannelMemorySystem] currentClockCycle = 84
current clock cycle = 84
channel 0: isWr: writing to addr = 528384
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 84
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8317
numCmds = 500; numTranscompleted = 125
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 127
[MultiChannelMemorySystem] currentClockCycle = 84
current clock cycle = 85
current clock cycle = 85
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8318
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = 126
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x207f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 128
[MultiChannelMemorySystem] currentClockCycle = 85
current clock cycle = 86
current clock cycle = 86
channel 0: isWr: writing to addr = 528384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8319
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = key = 528384 size of data  = 16
127
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 129
[MultiChannelMemorySystem] currentClockCycle = 86
current clock cycle = 86
channel 0: isWr: writing to addr = 532480
current clock cycle = 86
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8320
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = key = 532480 size of data  = 16
128
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2081
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 130
[MultiChannelMemorySystem] currentClockCycle = 86
current clock cycle = 87
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 87
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at 8321
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = 129
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2082
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 131
[MultiChannelMemorySystem] currentClockCycle = 87
current clock cycle = 88
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 88
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8322
numCmds = 500; numTranscompleted = 130
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2083
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 132
[MultiChannelMemorySystem] currentClockCycle = 88
current clock cycle = 88
current clock cycle = 88
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8323
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
131
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2084
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 133
[MultiChannelMemorySystem] currentClockCycle = 88
current clock cycle = 89
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 89
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at 8324
numCmds = 500; numTranscompleted = 132
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2085
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 134
[MultiChannelMemorySystem] currentClockCycle = 89
current clock cycle = 90
current clock cycle = 90
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8325
numCmds = key = 524288 size of data  = 16
500; numTranscompleted = key = 528384 size of data  = 16
133
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2086
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 135
[MultiChannelMemorySystem] currentClockCycle = 90
current clock cycle = 90
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 90
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8326
numCmds = 500; numTranscompleted = 134
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2087
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 136
[MultiChannelMemorySystem] currentClockCycle = 90
[Callback] write complete: 0 0x80000 cycle=90
current clock cycle = 91
channel 0: isWr: writing to addr = 532480
current clock cycle = 91
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8327
numCmds = 500; numTranscompleted = 135
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2088
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 137
[MultiChannelMemorySystem] currentClockCycle = 91
current clock cycle = 92
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 92
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at 8328
numCmds = 500; numTranscompleted = 136
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2089
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 138
[MultiChannelMemorySystem] currentClockCycle = 92
current clock cycle = 92
current clock cycle = 92
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8329
numCmds = 500; numTranscompleted = 137
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 139
[MultiChannelMemorySystem] currentClockCycle = 92
current clock cycle = 93
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 93
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8330
numCmds = 500; numTranscompleted = 138
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 140
[MultiChannelMemorySystem] currentClockCycle = 93
current clock cycle = 94
current clock cycle = 94
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8331
numCmds = 500; numTranscompleted = 139
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 141
[MultiChannelMemorySystem] currentClockCycle = 94
current clock cycle = 94
current clock cycle = 94
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8332
numCmds = 500; numTranscompleted = 140
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 142
[MultiChannelMemorySystem] currentClockCycle = 94
[Callback] write complete: 0 0x80000 cycle=94
current clock cycle = 95
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8333
numCmds = key = 528384 size of data  = 16
500key = 532480 size of data  = 16
; numTranscompleted = 141
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 143
[MultiChannelMemorySystem] currentClockCycle = 95
current clock cycle = 96
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 96
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8334
numCmds = 500; numTranscompleted = 142
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x208f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 144
[MultiChannelMemorySystem] currentClockCycle = 96
current clock cycle = 96
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 96
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8335
numCmds = 500; numTranscompleted = 143
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2090
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 145
[MultiChannelMemorySystem] currentClockCycle = 96
current clock cycle = 97
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 97
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8336
numCmds = 500; numTranscompleted = 144
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2091
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 146
[MultiChannelMemorySystem] currentClockCycle = 97
current clock cycle = 98
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 98
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8337
numCmds = 500; numTranscompleted = 145
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2092
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 147
[MultiChannelMemorySystem] currentClockCycle = 98
current clock cycle = 98
current clock cycle = 98
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8338
numCmds = 500; numTranscompleted = 146
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2093
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 148
[MultiChannelMemorySystem] currentClockCycle = 98
[Callback] write complete: 0 0x80000 cycle=98
current clock cycle = 99
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 99
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at 8339
numCmds = 500; numTranscompleted = 147
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2094
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 149
[MultiChannelMemorySystem] currentClockCycle = 99
current clock cycle = 100
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 100
checking keys stored in dataMap
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at 8340
numCmds = 500; numTranscompleted = 148
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2095
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 150
[MultiChannelMemorySystem] currentClockCycle = 100
current clock cycle = 100
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 100
key = 524288 size of data  = 16
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8341
numCmds = 500; numTranscompleted = 149
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2096
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 151
[MultiChannelMemorySystem] currentClockCycle = 100
current clock cycle = 101
current clock cycle = 101
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8342
numCmds = 500; numTranscompleted = 150
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2097
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 152
[MultiChannelMemorySystem] currentClockCycle = 101
current clock cycle = 102
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 102
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8343
numCmds = 500; numTranscompleted = 151
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2098
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 153
[MultiChannelMemorySystem] currentClockCycle = 102
current clock cycle = 102
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 102
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at 8344
numCmds = 500; numTranscompleted = 152
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2099
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 154
[MultiChannelMemorySystem] currentClockCycle = 102
[Callback] write complete: 0 0x80000 cycle=102
current clock cycle = 103
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 103
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at 8345
numCmds = 500; numTranscompleted = 153
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 155
[MultiChannelMemorySystem] currentClockCycle = 103
current clock cycle = 104
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 104
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8346
numCmds = 500; numTranscompleted = 154
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 156
[MultiChannelMemorySystem] currentClockCycle = 104
current clock cycle = 104
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 104
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8347
numCmds = 500; numTranscompleted = 155
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 157
[MultiChannelMemorySystem] currentClockCycle = 104
current clock cycle = 105
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 105
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8348
numCmds = 500; numTranscompleted = 156
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 158
[MultiChannelMemorySystem] currentClockCycle = 105
current clock cycle = 106
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 106
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8349
numCmds = 500; numTranscompleted = 157
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 159
[MultiChannelMemorySystem] currentClockCycle = 106
current clock cycle = 106
current clock cycle = 106
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8350
numCmds = 500; numTranscompleted = 158
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x209f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 160
[MultiChannelMemorySystem] currentClockCycle = 106
[Callback] write complete: 0 0x80000 cycle=106
current clock cycle = 107
current clock cycle = 107
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8351
numCmds = 500; numTranscompleted = 159
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 161
[MultiChannelMemorySystem] currentClockCycle = 107
current clock cycle = 108
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 108
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8352
numCmds = 500; numTranscompleted = 160
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 162
[MultiChannelMemorySystem] currentClockCycle = 108
current clock cycle = 108
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 108
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8353
numCmds = 500; numTranscompleted = 161
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 163
[MultiChannelMemorySystem] currentClockCycle = 108
current clock cycle = 109
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 109
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8354
numCmds = 500; numTranscompleted = 162
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 164
[MultiChannelMemorySystem] currentClockCycle = 109
current clock cycle = 110
current clock cycle = 110
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at 8355
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = 163
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 165
[MultiChannelMemorySystem] currentClockCycle = 110
current clock cycle = 110
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 110
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8356
numCmds = 500; numTranscompleted = 164
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 166
[MultiChannelMemorySystem] currentClockCycle = 110
current clock cycle = 111
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 111
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8357
numCmds = 500; numTranscompleted = 165
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 167
[MultiChannelMemorySystem] currentClockCycle = 111
current clock cycle = 112
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 112
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8358
numCmds = 500; numTranscompleted = 166
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 168
[MultiChannelMemorySystem] currentClockCycle = 112
current clock cycle = 112
current clock cycle = 112
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8359
numCmds = 500; numTranscompleted = 167
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 169
[MultiChannelMemorySystem] currentClockCycle = 112
current clock cycle = 113
current clock cycle = 113
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8360
numCmds = 500; numTranscompleted = 168
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 170
[MultiChannelMemorySystem] currentClockCycle = 113
current clock cycle = 114
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8361
numCmds = 500; numTranscompleted = 169
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 171
[MultiChannelMemorySystem] currentClockCycle = 114
current clock cycle = 114
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 114
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8362
numCmds = 500; numTranscompleted = 170
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 172
[MultiChannelMemorySystem] currentClockCycle = 114
current clock cycle = 115
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 115
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8363
numCmds = 500; numTranscompleted = 171
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 173
[MultiChannelMemorySystem] currentClockCycle = 115
current clock cycle = 116
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 116
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at 8364
numCmds = 500; numTranscompleted = 172
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 174
[MultiChannelMemorySystem] currentClockCycle = 116
current clock cycle = 116
current clock cycle = 116
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8365
numCmds = 500; numTranscompleted = 173
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 175
[MultiChannelMemorySystem] currentClockCycle = 116
current clock cycle = 117
current clock cycle = 117
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8366
numCmds = 500; numTranscompleted = 174
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 176
[MultiChannelMemorySystem] currentClockCycle = 117
current clock cycle = 118
current clock cycle = 118
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8367
numCmds = 500; numTranscompleted = 175
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 177
[MultiChannelMemorySystem] currentClockCycle = 118
current clock cycle = 118
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 118
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8368
numCmds = 500; numTranscompleted = 176
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 178
[MultiChannelMemorySystem] currentClockCycle = 118
current clock cycle = 119
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 119
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8369
numCmds = 500; numTranscompleted = 177
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 179
[MultiChannelMemorySystem] currentClockCycle = 119
current clock cycle = 120
current clock cycle = 120
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8370
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = 178
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 180
[MultiChannelMemorySystem] currentClockCycle = 120
current clock cycle = 120
current clock cycle = 120
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8371
numCmds = 500; numTranscompleted = 179
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 181
[MultiChannelMemorySystem] currentClockCycle = 120
current clock cycle = 121
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 121
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8372
numCmds = 500; numTranscompleted = 180
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 182
[MultiChannelMemorySystem] currentClockCycle = 121
current clock cycle = 122
current clock cycle = 122
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8373
numCmds = 500; numTranscompleted = 181
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 183
[MultiChannelMemorySystem] currentClockCycle = 122
current clock cycle = 122
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 122
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8374
numCmds = 500; numTranscompleted = 182
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 184
[MultiChannelMemorySystem] currentClockCycle = 122
current clock cycle = 123
current clock cycle = 123
channel 0: isWr: writing to addr = 532480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8375
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = 183
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 185
[MultiChannelMemorySystem] currentClockCycle = 123
current clock cycle = 124
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 124
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8376
numCmds = 500; numTranscompleted = 184
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 186
[MultiChannelMemorySystem] currentClockCycle = 124
current clock cycle = 124
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 124
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8377
numCmds = 500; numTranscompleted = 185
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 187
[MultiChannelMemorySystem] currentClockCycle = 124
current clock cycle = 125
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 125
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8378
numCmds = 500; numTranscompleted = 186
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20bb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 188
[MultiChannelMemorySystem] currentClockCycle = 125
current clock cycle = 126
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 126
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8379
numCmds = 500; numTranscompleted = 187
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20bc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 189
[MultiChannelMemorySystem] currentClockCycle = 126
current clock cycle = 126
current clock cycle = 126
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8380
numCmds = 500; numTranscompleted = 188
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20bd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 190
[MultiChannelMemorySystem] currentClockCycle = 126
current clock cycle = 127
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8381
numCmds = 500; numTranscompleted = 189
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 191
[MultiChannelMemorySystem] currentClockCycle = 127
current clock cycle = 128
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8382
numCmds = 500; numTranscompleted = 190
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 192
[MultiChannelMemorySystem] currentClockCycle = 128
current clock cycle = 128
channel 0: isWr: writing to addr = 532480
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 128
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8383
numCmds = 500; numTranscompleted = 191
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 193
[MultiChannelMemorySystem] currentClockCycle = 128
current clock cycle = 129
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 129
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8384
numCmds = 500; numTranscompleted = 192
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 194
[MultiChannelMemorySystem] currentClockCycle = 129
current clock cycle = 130
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
current clock cycle = 130
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8385
numCmds = 500; numTranscompleted = 193
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 195
[MultiChannelMemorySystem] currentClockCycle = 130
current clock cycle = 130
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
current clock cycle = 130
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8386
numCmds = 500; numTranscompleted = 194
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 196
[MultiChannelMemorySystem] currentClockCycle = 130
current clock cycle = 131
current clock cycle = 131
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8387
numCmds = key = 524288 size of data  = 16
500key = 528384 size of data  = 16
; numTranscompleted = key = 532480 size of data  = 16
195
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 197
[MultiChannelMemorySystem] currentClockCycle = 131
current clock cycle = 132
current clock cycle = 132
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8388
numCmds = 500; numTranscompleted = 196
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 198
[MultiChannelMemorySystem] currentClockCycle = 132
current clock cycle = 132
current clock cycle = 132
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8389
numCmds = key = 528384 size of data  = 16
500key = 532480 size of data  = 16
; numTranscompleted = key = 536576 size of data  = 16
197
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 199
[MultiChannelMemorySystem] currentClockCycle = 132
current clock cycle = 133
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 133
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8390
numCmds = 500; numTranscompleted = 198
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 200
[MultiChannelMemorySystem] currentClockCycle = 133
current clock cycle = 134
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 134
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8391
numCmds = 500; numTranscompleted = 199
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 201
[MultiChannelMemorySystem] currentClockCycle = 134
current clock cycle = 134
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 134
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8392
numCmds = 500; numTranscompleted = 200
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 202
[MultiChannelMemorySystem] currentClockCycle = 134
current clock cycle = 135
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 135
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8393
numCmds = 500; numTranscompleted = 201
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 203
[MultiChannelMemorySystem] currentClockCycle = 135
current clock cycle = 136
current clock cycle = 136
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8394
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 202
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 204
[MultiChannelMemorySystem] currentClockCycle = 136
current clock cycle = 136
current clock cycle = 136
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8395
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 203
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20cc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 205
[MultiChannelMemorySystem] currentClockCycle = 136
current clock cycle = 137
current clock cycle = 137
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8396
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 204
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20cd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 206
[MultiChannelMemorySystem] currentClockCycle = 137
current clock cycle = 138
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 138
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8397
numCmds = 500; numTranscompleted = 205
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ce
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 207
[MultiChannelMemorySystem] currentClockCycle = 138
current clock cycle = 138
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8398
numCmds = 500; numTranscompleted = 206
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 208
[MultiChannelMemorySystem] currentClockCycle = 138
current clock cycle = 139
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
current clock cycle = 139
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8399
numCmds = 500; numTranscompleted = 207
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 209
[MultiChannelMemorySystem] currentClockCycle = 139
current clock cycle = 140
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
current clock cycle = 140
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8400
numCmds = 500; numTranscompleted = 208
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 210
[MultiChannelMemorySystem] currentClockCycle = 140
current clock cycle = 140
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8401
numCmds = 500; numTranscompleted = 209
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 211
[MultiChannelMemorySystem] currentClockCycle = 140
current clock cycle = 141
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 141
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 528384 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 532480 size of data  = 16
enqueue a burst write at key = 536576 size of data  = 16
8402
numCmds = 500; numTranscompleted = 210
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 212
[MultiChannelMemorySystem] currentClockCycle = 141
current clock cycle = 142
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 142
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8403
numCmds = 500; numTranscompleted = 211
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 213
[MultiChannelMemorySystem] currentClockCycle = 142
current clock cycle = 142
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 142
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8404
numCmds = 500; numTranscompleted = 212
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 214
[MultiChannelMemorySystem] currentClockCycle = 142
current clock cycle = 143
current clock cycle = 143
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8405
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 213
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 215
[MultiChannelMemorySystem] currentClockCycle = 143
current clock cycle = 144
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
current clock cycle = 144
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8406
numCmds = 500; numTranscompleted = 214
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 216
[MultiChannelMemorySystem] currentClockCycle = 144
current clock cycle = 144
current clock cycle = 144
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at 8407
numCmds = 500key = 524288 size of data  = 16
; numTranscompleted = key = 528384 size of data  = 16
215
key = 532480 size of data  = 16
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 217
[MultiChannelMemorySystem] currentClockCycle = 144
current clock cycle = 145
current clock cycle = 145
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8408
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 216
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 218
[MultiChannelMemorySystem] currentClockCycle = 145
current clock cycle = 146
current clock cycle = 146
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8409
numCmds = 500key = 536576 size of data  = 16
; numTranscompleted = 217
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 219
[MultiChannelMemorySystem] currentClockCycle = 146
current clock cycle = 146
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
current clock cycle = 146
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8410
numCmds = 500; numTranscompleted = 218
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 220
[MultiChannelMemorySystem] currentClockCycle = 146
current clock cycle = 147
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
key = 532480 size of data  = 16
key = 536576 size of data  = 16
current clock cycle = 147
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
enqueue a burst write at 8411
numCmds = 500; numTranscompleted = 219
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 221
[MultiChannelMemorySystem] currentClockCycle = 147
current clock cycle = 148
current clock cycle = 148
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8412
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 220
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 222
[MultiChannelMemorySystem] currentClockCycle = 148
current clock cycle = 148
current clock cycle = 148
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at 8413
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 221
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 223
[MultiChannelMemorySystem] currentClockCycle = 148
current clock cycle = 149
current clock cycle = 149
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8414
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 222
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 224
[MultiChannelMemorySystem] currentClockCycle = 149
[Callback] write complete: 0 0x80000 cycle=149
current clock cycle = 150
current clock cycle = 150
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8415
numCmds = 500; numTranscompleted = 223
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 225
[MultiChannelMemorySystem] currentClockCycle = 150
current clock cycle = 150
current clock cycle = 150
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8416
numCmds = 500key = 536576 size of data  = 16
; numTranscompleted = 224
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 226
[MultiChannelMemorySystem] currentClockCycle = 150
current clock cycle = 151
current clock cycle = 151
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8417
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 225
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 227
[MultiChannelMemorySystem] currentClockCycle = 151
current clock cycle = 152
current clock cycle = 152
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8418
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 226
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 228
[MultiChannelMemorySystem] currentClockCycle = 152
current clock cycle = 152
current clock cycle = 152
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8419
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 227
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 229
[MultiChannelMemorySystem] currentClockCycle = 152
current clock cycle = 153
current clock cycle = 153
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8420
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 228
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 230
[MultiChannelMemorySystem] currentClockCycle = 153
[Callback] write complete: 0 0x80000 cycle=153
current clock cycle = 154
current clock cycle = 154
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8421
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 229
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 231
[MultiChannelMemorySystem] currentClockCycle = 154
current clock cycle = 154
current clock cycle = 154
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8422
numCmds = 500key = 536576 size of data  = 16
; numTranscompleted = 230
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 232
[MultiChannelMemorySystem] currentClockCycle = 154
current clock cycle = 155
current clock cycle = 155
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8423
numCmds = 500; numTranscompleted = key = 536576 size of data  = 16
231
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 233
[MultiChannelMemorySystem] currentClockCycle = 155
current clock cycle = 156
current clock cycle = 156
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8424
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 232
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 234
[MultiChannelMemorySystem] currentClockCycle = 156
current clock cycle = 156
current clock cycle = 156
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8425
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 233
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ea
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 235
[MultiChannelMemorySystem] currentClockCycle = 156
current clock cycle = 157
current clock cycle = 157
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8426
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 234
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 236
[MultiChannelMemorySystem] currentClockCycle = 157
[Callback] write complete: 0 0x80000 cycle=157
current clock cycle = 158
current clock cycle = 158
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8427
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 235
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 237
[MultiChannelMemorySystem] currentClockCycle = 158
current clock cycle = 158
current clock cycle = 158
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8428
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 236
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 238
[MultiChannelMemorySystem] currentClockCycle = 158
current clock cycle = 159
current clock cycle = 159
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8429
numCmds = 500key = 536576 size of data  = 16
; numTranscompleted = 237
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 239
[MultiChannelMemorySystem] currentClockCycle = 159
current clock cycle = 160
current clock cycle = 160
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8430
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 238
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 240
[MultiChannelMemorySystem] currentClockCycle = 160
current clock cycle = 160
current clock cycle = 160
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8431
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 239
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 241
[MultiChannelMemorySystem] currentClockCycle = 160
current clock cycle = 161
current clock cycle = 161
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8432
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 240
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 242
[MultiChannelMemorySystem] currentClockCycle = 161
[Callback] write complete: 0 0x80000 cycle=161
current clock cycle = 162
current clock cycle = 162
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8433
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = 241
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 243
[MultiChannelMemorySystem] currentClockCycle = 162
current clock cycle = 162
current clock cycle = 162
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8434
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 242
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 244
[MultiChannelMemorySystem] currentClockCycle = 162
current clock cycle = 163
current clock cycle = 163
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8435
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 243
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 245
[MultiChannelMemorySystem] currentClockCycle = 163
current clock cycle = 164
current clock cycle = 164
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8436
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 244
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 246
[MultiChannelMemorySystem] currentClockCycle = 164
current clock cycle = 164
current clock cycle = 164
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8437
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 245
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 247
[MultiChannelMemorySystem] currentClockCycle = 164
current clock cycle = 165
current clock cycle = 165
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8438
key = 536576 size of data  = 16
numCmds = 500; numTranscompleted = 246
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 248
[MultiChannelMemorySystem] currentClockCycle = 165
[Callback] write complete: 0 0x80000 cycle=165
current clock cycle = 166
current clock cycle = 166
channel 0: isWr: writing to addr = 536576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8439
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 247
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 249
[MultiChannelMemorySystem] currentClockCycle = 166
current clock cycle = 166
current clock cycle = 166
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8440
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 248
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20f9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 250
[MultiChannelMemorySystem] currentClockCycle = 166
current clock cycle = 167
current clock cycle = 167
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8441
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 249
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20fa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 251
[MultiChannelMemorySystem] currentClockCycle = 167
current clock cycle = 168
current clock cycle = 168
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8442
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 250
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20fb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 252
[MultiChannelMemorySystem] currentClockCycle = 168
current clock cycle = 168
current clock cycle = 168
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8443
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 251
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20fc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 253
[MultiChannelMemorySystem] currentClockCycle = 168
current clock cycle = 169
current clock cycle = 169
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at 8444
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = key = 536576 size of data  = 16
252
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20fd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 254
[MultiChannelMemorySystem] currentClockCycle = 169
current clock cycle = 170
current clock cycle = 170
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8445
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 253
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20fe
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 255
[MultiChannelMemorySystem] currentClockCycle = 170
current clock cycle = 170
current clock cycle = 170
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8446
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 254
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x20ff
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 256
[MultiChannelMemorySystem] currentClockCycle = 170
current clock cycle = 171
current clock cycle = 171
channel 0: isWr: writing to addr = 536576
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8447
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 255
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 257
[MultiChannelMemorySystem] currentClockCycle = 171
current clock cycle = 172
current clock cycle = 172
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8448
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 256
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2101
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 258
[MultiChannelMemorySystem] currentClockCycle = 172
current clock cycle = 172
current clock cycle = 172
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8449
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 257
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2102
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 259
[MultiChannelMemorySystem] currentClockCycle = 172
current clock cycle = 173
current clock cycle = 173
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8450
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 258
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2103
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 260
[MultiChannelMemorySystem] currentClockCycle = 173
current clock cycle = 174
current clock cycle = 174
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8451
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 259
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2104
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 261
[MultiChannelMemorySystem] currentClockCycle = 174
current clock cycle = 174
current clock cycle = 174
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8452
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 260
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2105
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 262
[MultiChannelMemorySystem] currentClockCycle = 174
current clock cycle = 175
current clock cycle = 175
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8453
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 261
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2106
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 263
[MultiChannelMemorySystem] currentClockCycle = 175
current clock cycle = 176
current clock cycle = 176
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8454
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 262
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2107
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 264
[MultiChannelMemorySystem] currentClockCycle = 176
current clock cycle = 176
current clock cycle = 176
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8455
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
263
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2108
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 265
[MultiChannelMemorySystem] currentClockCycle = 176
current clock cycle = 177
current clock cycle = 177
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8456
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 264
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2109
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 266
[MultiChannelMemorySystem] currentClockCycle = 177
current clock cycle = 178
current clock cycle = 178
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8457
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
265
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 267
[MultiChannelMemorySystem] currentClockCycle = 178
current clock cycle = 178
current clock cycle = 178
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8458
numCmds = 500; numTranscompleted = key = 536576 size of data  = 16
266
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 268
[MultiChannelMemorySystem] currentClockCycle = 178
current clock cycle = 179
current clock cycle = 179
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8459
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 267
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 269
[MultiChannelMemorySystem] currentClockCycle = 179
current clock cycle = 180
current clock cycle = 180
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8460
numCmds = 500; numTranscompleted = 268
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 270
[MultiChannelMemorySystem] currentClockCycle = 180
current clock cycle = 180
current clock cycle = 180
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 540672
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8461
numCmds = key = 528384 size of data  = 16
500; numTranscompleted = key = 532480 size of data  = 16
269
key = 536576 size of data  = 16
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 271
[MultiChannelMemorySystem] currentClockCycle = 180
current clock cycle = 181
current clock cycle = 181
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8462
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 270
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x210f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 272
[MultiChannelMemorySystem] currentClockCycle = 181
current clock cycle = 182
current clock cycle = 182
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8463
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 271
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2110
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 273
[MultiChannelMemorySystem] currentClockCycle = 182
current clock cycle = 182
current clock cycle = 182
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8464
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 272
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2111
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 274
[MultiChannelMemorySystem] currentClockCycle = 182
current clock cycle = 183
current clock cycle = 183
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8465
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 273
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2112
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 275
[MultiChannelMemorySystem] currentClockCycle = 183
current clock cycle = 184
current clock cycle = 184
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8466
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 274
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2113
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 276
[MultiChannelMemorySystem] currentClockCycle = 184
current clock cycle = 184
current clock cycle = 184
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8467
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 275
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2114
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 277
[MultiChannelMemorySystem] currentClockCycle = 184
current clock cycle = 185
current clock cycle = 185
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8468
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 276
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2115
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 278
[MultiChannelMemorySystem] currentClockCycle = 185
current clock cycle = 186
current clock cycle = 186
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8469
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 277
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2116
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 279
[MultiChannelMemorySystem] currentClockCycle = 186
current clock cycle = 186
current clock cycle = 186
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8470
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 278
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2117
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 280
[MultiChannelMemorySystem] currentClockCycle = 186
current clock cycle = 187
current clock cycle = 187
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8471
numCmds = 500; numTranscompleted = 279
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2118
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 281
[MultiChannelMemorySystem] currentClockCycle = 187
current clock cycle = 188
current clock cycle = 188
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8472
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 280
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2119
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 282
[MultiChannelMemorySystem] currentClockCycle = 188
current clock cycle = 188
current clock cycle = 188
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8473
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
281
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 283
[MultiChannelMemorySystem] currentClockCycle = 188
current clock cycle = 189
current clock cycle = 189
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8474
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 282
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 284
[MultiChannelMemorySystem] currentClockCycle = 189
current clock cycle = 190
current clock cycle = 190
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8475
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 283
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 285
[MultiChannelMemorySystem] currentClockCycle = 190
current clock cycle = 190
current clock cycle = 190
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8476
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 284
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 286
[MultiChannelMemorySystem] currentClockCycle = 190
current clock cycle = 191
current clock cycle = 191
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8477
numCmds = 500; numTranscompleted = key = 536576 size of data  = 16
285
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 287
[MultiChannelMemorySystem] currentClockCycle = 191
current clock cycle = 192
current clock cycle = 192
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8478
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 286
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x211f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 288
[MultiChannelMemorySystem] currentClockCycle = 192
current clock cycle = 192
current clock cycle = 192
channel 0: isWr: writing to addr = 540672
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8479
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
287
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2120
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 289
[MultiChannelMemorySystem] currentClockCycle = 192
current clock cycle = 193
current clock cycle = 193
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8480
numCmds = 500; numTranscompleted = 288
key = 536576 size of data  = 16
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2121
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 290
[MultiChannelMemorySystem] currentClockCycle = 193
current clock cycle = 194
current clock cycle = 194
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8481
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 289
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2122
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 291
[MultiChannelMemorySystem] currentClockCycle = 194
current clock cycle = 194
current clock cycle = 194
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8482
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 290
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2123
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 292
[MultiChannelMemorySystem] currentClockCycle = 194
current clock cycle = 195
current clock cycle = 195
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8483
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 291
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2124
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 293
[MultiChannelMemorySystem] currentClockCycle = 195
current clock cycle = 196
current clock cycle = 196
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8484
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 292
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2125
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 294
[MultiChannelMemorySystem] currentClockCycle = 196
current clock cycle = 196
current clock cycle = 196
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8485
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 293
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2126
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 295
[MultiChannelMemorySystem] currentClockCycle = 196
current clock cycle = 197
current clock cycle = 197
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8486
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 294
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2127
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 296
[MultiChannelMemorySystem] currentClockCycle = 197
current clock cycle = 198
current clock cycle = 198
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8487
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
295
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2128
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 297
[MultiChannelMemorySystem] currentClockCycle = 198
current clock cycle = 198
current clock cycle = 198
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8488
numCmds = 500; numTranscompleted = key = 536576 size of data  = 16
296
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2129
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 298
[MultiChannelMemorySystem] currentClockCycle = 198
current clock cycle = 199
current clock cycle = 199
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8489
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 297
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 299
[MultiChannelMemorySystem] currentClockCycle = 199
current clock cycle = 200
current clock cycle = 200
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8490
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
298
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 300
[MultiChannelMemorySystem] currentClockCycle = 200
current clock cycle = 200
current clock cycle = 200
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8491
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 299
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 301
[MultiChannelMemorySystem] currentClockCycle = 200
current clock cycle = 201
current clock cycle = 201
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8492
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 300
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 302
[MultiChannelMemorySystem] currentClockCycle = 201
current clock cycle = 202
current clock cycle = 202
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8493
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 301
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 303
[MultiChannelMemorySystem] currentClockCycle = 202
current clock cycle = 202
current clock cycle = 202
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8494
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 302
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x212f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 304
[MultiChannelMemorySystem] currentClockCycle = 202
current clock cycle = 203
current clock cycle = 203
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8495
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 303
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2130
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 305
[MultiChannelMemorySystem] currentClockCycle = 203
current clock cycle = 204
current clock cycle = 204
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8496
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
304
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2131
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 306
[MultiChannelMemorySystem] currentClockCycle = 204
current clock cycle = 204
current clock cycle = 204
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8497
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 305
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2132
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 307
[MultiChannelMemorySystem] currentClockCycle = 204
current clock cycle = 205
current clock cycle = 205
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8498
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 306
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2133
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 308
[MultiChannelMemorySystem] currentClockCycle = 205
current clock cycle = 206
current clock cycle = 206
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8499
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
307
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2134
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 309
[MultiChannelMemorySystem] currentClockCycle = 206
current clock cycle = 206
current clock cycle = 206
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8500
numCmds = 500; numTranscompleted = key = 536576 size of data  = 16
308
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2135
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 310
[MultiChannelMemorySystem] currentClockCycle = 206
current clock cycle = 207
current clock cycle = 207
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8501
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 309
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2136
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 311
[MultiChannelMemorySystem] currentClockCycle = 207
current clock cycle = 208
current clock cycle = 208
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8502
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 310
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2137
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 312
[MultiChannelMemorySystem] currentClockCycle = 208
current clock cycle = 208
current clock cycle = 208
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8503
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 311
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2138
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 313
[MultiChannelMemorySystem] currentClockCycle = 208
[Callback] write complete: 0 0x80000 cycle=208
current clock cycle = 209
current clock cycle = 209
channel 0: isWr: writing to addr = 540672
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8504
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 312
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2139
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 314
[MultiChannelMemorySystem] currentClockCycle = 209
current clock cycle = 210
current clock cycle = 210
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8505
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 313
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 315
[MultiChannelMemorySystem] currentClockCycle = 210
current clock cycle = 210
current clock cycle = 210
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8506
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 314
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 316
[MultiChannelMemorySystem] currentClockCycle = 210
current clock cycle = 211
current clock cycle = 211
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8507
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 315
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 317
[MultiChannelMemorySystem] currentClockCycle = 211
current clock cycle = 212
current clock cycle = 212
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8508
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = 316
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 318
[MultiChannelMemorySystem] currentClockCycle = 212
current clock cycle = 212
current clock cycle = 212
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8509
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
317
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 319
[MultiChannelMemorySystem] currentClockCycle = 212
[Callback] write complete: 0 0x80000 cycle=212
current clock cycle = 213
current clock cycle = 213
channel 0: isWr: writing to addr = 540672
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8510
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
318
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x213f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 320
[MultiChannelMemorySystem] currentClockCycle = 213
current clock cycle = 214
current clock cycle = 214
channel 0: isWr: writing to addr = 540672
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8511
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = 319
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2140
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 321
[MultiChannelMemorySystem] currentClockCycle = 214
current clock cycle = 214
current clock cycle = 214
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8512
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
320
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2141
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 322
[MultiChannelMemorySystem] currentClockCycle = 214
current clock cycle = 215
current clock cycle = 215
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8513
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 321
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2142
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 323
[MultiChannelMemorySystem] currentClockCycle = 215
current clock cycle = 216
current clock cycle = 216
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8514
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
322
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2143
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 324
[MultiChannelMemorySystem] currentClockCycle = 216
current clock cycle = 216
current clock cycle = 216
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8515
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 323
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2144
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 325
[MultiChannelMemorySystem] currentClockCycle = 216
[Callback] write complete: 0 0x80000 cycle=216
current clock cycle = 217
current clock cycle = 217
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at checking keys stored in dataMap
8516
key = 524288 size of data  = 16
numCmds = key = 528384 size of data  = 16
500key = 532480 size of data  = 16
; numTranscompleted = key = 536576 size of data  = 16
324
key = 540672 size of data  = 16
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2145
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 326
[MultiChannelMemorySystem] currentClockCycle = 217
current clock cycle = 218
current clock cycle = 218
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8517
numCmds = 500; numTranscompleted = 325
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2146
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 327
[MultiChannelMemorySystem] currentClockCycle = 218
current clock cycle = 218
current clock cycle = 218
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8518
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 326
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2147
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 328
[MultiChannelMemorySystem] currentClockCycle = 218
current clock cycle = 219
current clock cycle = 219
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8519
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
327
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2148
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 329
[MultiChannelMemorySystem] currentClockCycle = 219
current clock cycle = 220
current clock cycle = 220
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8520
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
328
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2149
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 330
[MultiChannelMemorySystem] currentClockCycle = 220
current clock cycle = 220
current clock cycle = 220
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8521
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 329
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 331
[MultiChannelMemorySystem] currentClockCycle = 220
[Callback] write complete: 0 0x80000 cycle=220
current clock cycle = 221
current clock cycle = 221
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8522
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
330
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 332
[MultiChannelMemorySystem] currentClockCycle = 221
current clock cycle = 222
current clock cycle = 222
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8523
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
331
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 333
[MultiChannelMemorySystem] currentClockCycle = 222
current clock cycle = 222
current clock cycle = 222
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8524
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
332
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 334
[MultiChannelMemorySystem] currentClockCycle = 222
current clock cycle = 223
current clock cycle = 223
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8525
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 333
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 335
[MultiChannelMemorySystem] currentClockCycle = 223
current clock cycle = 224
current clock cycle = 224
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8526
numCmds = 500; numTranscompleted = 334
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x214f
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 336
[MultiChannelMemorySystem] currentClockCycle = 224
current clock cycle = 224
current clock cycle = 224
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8527
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
335
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2150
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 337
[MultiChannelMemorySystem] currentClockCycle = 224
[Callback] write complete: 0 0x80000 cycle=224
current clock cycle = 225
current clock cycle = 225
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8528
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
336
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2151
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 338
[MultiChannelMemorySystem] currentClockCycle = 225
current clock cycle = 226
current clock cycle = 226
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8529
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
337
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2152
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 339
[MultiChannelMemorySystem] currentClockCycle = 226
current clock cycle = 226
current clock cycle = 226
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8530
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 338
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2153
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 340
[MultiChannelMemorySystem] currentClockCycle = 226
current clock cycle = 227
current clock cycle = 227
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8531
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
339
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2154
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 341
[MultiChannelMemorySystem] currentClockCycle = 227
current clock cycle = 228
current clock cycle = 228
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8532
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 340
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2155
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 342
[MultiChannelMemorySystem] currentClockCycle = 228
current clock cycle = 228
current clock cycle = 228
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8533
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
341
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2156
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 343
[MultiChannelMemorySystem] currentClockCycle = 228
current clock cycle = 229
current clock cycle = 229
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8534
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 342
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2157
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 344
[MultiChannelMemorySystem] currentClockCycle = 229
current clock cycle = 230
current clock cycle = 230
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8535
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
343
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2158
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 345
[MultiChannelMemorySystem] currentClockCycle = 230
current clock cycle = 230
current clock cycle = 230
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8536
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
344
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2159
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 346
[MultiChannelMemorySystem] currentClockCycle = 230
current clock cycle = 231
current clock cycle = 231
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8537
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
345
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 347
[MultiChannelMemorySystem] currentClockCycle = 231
current clock cycle = 232
current clock cycle = 232
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8538
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
346
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 348
[MultiChannelMemorySystem] currentClockCycle = 232
current clock cycle = 232
current clock cycle = 232
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8539
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
347
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 349
[MultiChannelMemorySystem] currentClockCycle = 232
current clock cycle = 233
current clock cycle = 233
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8540
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
348
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 350
[MultiChannelMemorySystem] currentClockCycle = 233
current clock cycle = 234
current clock cycle = 234
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8541
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 349
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 351
[MultiChannelMemorySystem] currentClockCycle = 234
current clock cycle = 234
current clock cycle = 234
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8542
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 350
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x215f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 352
[MultiChannelMemorySystem] currentClockCycle = 234
current clock cycle = 235
current clock cycle = 235
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8543
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
351
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2160
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 353
[MultiChannelMemorySystem] currentClockCycle = 235
current clock cycle = 236
current clock cycle = 236
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8544
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
352
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2161
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 354
[MultiChannelMemorySystem] currentClockCycle = 236
current clock cycle = 236
current clock cycle = 236
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8545
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
353
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2162
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 355
[MultiChannelMemorySystem] currentClockCycle = 236
current clock cycle = 237
current clock cycle = 237
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8546
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 354
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2163
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 356
[MultiChannelMemorySystem] currentClockCycle = 237
current clock cycle = 238
current clock cycle = 238
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8547
numCmds = key = 536576 size of data  = 16
500; numTranscompleted = key = 540672 size of data  = 16
355
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2164
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 357
[MultiChannelMemorySystem] currentClockCycle = 238
current clock cycle = 238
current clock cycle = 238
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8548
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
356
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2165
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 358
[MultiChannelMemorySystem] currentClockCycle = 238
current clock cycle = 239
current clock cycle = 239
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8549
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 357
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2166
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 359
[MultiChannelMemorySystem] currentClockCycle = 239
current clock cycle = 240
current clock cycle = 240
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8550
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
358
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2167
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 360
[MultiChannelMemorySystem] currentClockCycle = 240
current clock cycle = 240
current clock cycle = 240
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8551
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 359
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2168
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 361
[MultiChannelMemorySystem] currentClockCycle = 240
current clock cycle = 241
current clock cycle = 241
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8552
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 360
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2169
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 362
[MultiChannelMemorySystem] currentClockCycle = 241
current clock cycle = 242
current clock cycle = 242
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8553
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
361
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 363
[MultiChannelMemorySystem] currentClockCycle = 242
current clock cycle = 242
current clock cycle = 242
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8554
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
362
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 364
[MultiChannelMemorySystem] currentClockCycle = 242
current clock cycle = 243
current clock cycle = 243
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8555
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
363
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 365
[MultiChannelMemorySystem] currentClockCycle = 243
current clock cycle = 244
current clock cycle = 244
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8556
numCmds = 500; numTranscompleted = 364
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216d
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 366
[MultiChannelMemorySystem] currentClockCycle = 244
current clock cycle = 244
current clock cycle = 244
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8557
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
365
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 367
[MultiChannelMemorySystem] currentClockCycle = 244
current clock cycle = 245
current clock cycle = 245
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8558
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
366
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x216f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 368
[MultiChannelMemorySystem] currentClockCycle = 245
current clock cycle = 246
current clock cycle = 246
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8559
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 367
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2170
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 369
[MultiChannelMemorySystem] currentClockCycle = 246
current clock cycle = 246
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8560
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
368
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2171
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 370
[MultiChannelMemorySystem] currentClockCycle = 246
current clock cycle = 247
current clock cycle = 247
channel 0: isWr: writing to addr = 544768
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8561
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
369
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2172
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 371
[MultiChannelMemorySystem] currentClockCycle = 247
current clock cycle = 248
current clock cycle = 248
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8562
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 370
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2173
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 372
[MultiChannelMemorySystem] currentClockCycle = 248
current clock cycle = 248
current clock cycle = 248
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8563
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = key = 544768 size of data  = 16
371
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2174
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 373
[MultiChannelMemorySystem] currentClockCycle = 248
current clock cycle = 249
current clock cycle = 249
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8564
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 372
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2175
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 374
[MultiChannelMemorySystem] currentClockCycle = 249
current clock cycle = 250
current clock cycle = 250
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8565
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 373
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2176
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 375
[MultiChannelMemorySystem] currentClockCycle = 250
current clock cycle = 250
current clock cycle = 250
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8566
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 374
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2177
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 376
[MultiChannelMemorySystem] currentClockCycle = 250
current clock cycle = 251
current clock cycle = 251
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8567
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 375
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2178
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 377
[MultiChannelMemorySystem] currentClockCycle = 251
current clock cycle = 252
current clock cycle = 252
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8568
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 376
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2179
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 378
[MultiChannelMemorySystem] currentClockCycle = 252
current clock cycle = 252
current clock cycle = 252
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8569
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 377
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 379
[MultiChannelMemorySystem] currentClockCycle = 252
current clock cycle = 253
current clock cycle = 253
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8570
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 378
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 380
[MultiChannelMemorySystem] currentClockCycle = 253
current clock cycle = 254
current clock cycle = 254
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8571
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 379
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 381
[MultiChannelMemorySystem] currentClockCycle = 254
current clock cycle = 254
current clock cycle = 254
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8572
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 380
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 382
[MultiChannelMemorySystem] currentClockCycle = 254
current clock cycle = 255
current clock cycle = 255
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8573
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 381
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 383
[MultiChannelMemorySystem] currentClockCycle = 255
current clock cycle = 256
current clock cycle = 256
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8574
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 382
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x217f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 384
[MultiChannelMemorySystem] currentClockCycle = 256
current clock cycle = 256
current clock cycle = 256
channel 0: isWr: writing to addr = 544768
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8575
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = 383
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 385
[MultiChannelMemorySystem] currentClockCycle = 256
current clock cycle = 257
current clock cycle = 257
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at 8576
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
384
key = 544768 size of data  = 16
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2181
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 386
[MultiChannelMemorySystem] currentClockCycle = 257
current clock cycle = 258
current clock cycle = 258
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8577
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
385
key = 544768 size of data  = 16
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2182
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 387
[MultiChannelMemorySystem] currentClockCycle = 258
current clock cycle = 258
current clock cycle = 258
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8578
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = key = 548864 size of data  = 16
386
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2183
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 388
[MultiChannelMemorySystem] currentClockCycle = 258
current clock cycle = 259
current clock cycle = 259
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8579
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = key = 548864 size of data  = 16
387
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2184
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 389
[MultiChannelMemorySystem] currentClockCycle = 259
current clock cycle = 260
current clock cycle = 260
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8580
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = key = 548864 size of data  = 16
388
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2185
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 390
[MultiChannelMemorySystem] currentClockCycle = 260
current clock cycle = 260
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8581
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
389
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2186
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 391
[MultiChannelMemorySystem] currentClockCycle = 260
current clock cycle = 261
current clock cycle = 261
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8582
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500; numTranscompleted = 390
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2187
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 392
[MultiChannelMemorySystem] currentClockCycle = 261
current clock cycle = 262
current clock cycle = 262
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8583
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
391
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2188
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 393
[MultiChannelMemorySystem] currentClockCycle = 262
current clock cycle = 262
current clock cycle = 262
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8584
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = key = 548864 size of data  = 16
392
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2189
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 394
[MultiChannelMemorySystem] currentClockCycle = 262
current clock cycle = 263
current clock cycle = 263
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8585
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
393
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 395
[MultiChannelMemorySystem] currentClockCycle = 263
current clock cycle = 264
current clock cycle = 264
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8586
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = key = 536576 size of data  = 16
394
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218b
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 396
[MultiChannelMemorySystem] currentClockCycle = 264
current clock cycle = 264
current clock cycle = 264
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8587
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
395
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 397
[MultiChannelMemorySystem] currentClockCycle = 264
current clock cycle = 265
current clock cycle = 265
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8588
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
396
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 398
[MultiChannelMemorySystem] currentClockCycle = 265
current clock cycle = 266
current clock cycle = 266
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8589
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
397
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 399
[MultiChannelMemorySystem] currentClockCycle = 266
current clock cycle = 266
current clock cycle = 266
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8590
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
398
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x218f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 400
[MultiChannelMemorySystem] currentClockCycle = 266
current clock cycle = 267
current clock cycle = 267
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8591
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
399
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2190
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 401
[MultiChannelMemorySystem] currentClockCycle = 267
[Callback] write complete: 0 0x80000 cycle=267
current clock cycle = 268
current clock cycle = 268
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8592
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
400
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2191
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 402
[MultiChannelMemorySystem] currentClockCycle = 268
current clock cycle = 268
current clock cycle = 268
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8593
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
401
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2192
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 403
[MultiChannelMemorySystem] currentClockCycle = 268
current clock cycle = 269
current clock cycle = 269
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8594
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
402
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2193
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 404
[MultiChannelMemorySystem] currentClockCycle = 269
current clock cycle = 270
current clock cycle = 270
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8595
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
403
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2194
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 405
[MultiChannelMemorySystem] currentClockCycle = 270
current clock cycle = 270
current clock cycle = 270
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8596
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
404
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2195
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 406
[MultiChannelMemorySystem] currentClockCycle = 270
current clock cycle = 271
current clock cycle = 271
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8597
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
405
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2196
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 407
[MultiChannelMemorySystem] currentClockCycle = 271
[Callback] write complete: 0 0x80000 cycle=271
current clock cycle = 272
current clock cycle = 272
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8598
numCmds = 500; numTranscompleted = key = 528384 size of data  = 16
406
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2197
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 544768 size of data  = 16
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 408
[MultiChannelMemorySystem] currentClockCycle = 272
current clock cycle = 272
current clock cycle = 272
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8599
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
407
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2198
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 409
[MultiChannelMemorySystem] currentClockCycle = 272
current clock cycle = 273
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
current clock cycle = 273
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at key = 536576 size of data  = 16
8600
key = 540672 size of data  = 16
numCmds = key = 544768 size of data  = 16
500key = 548864 size of data  = 16
; numTranscompleted = 408
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x2199
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 410
[MultiChannelMemorySystem] currentClockCycle = 273
current clock cycle = 274
current clock cycle = 274
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8601
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
409
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 411
[MultiChannelMemorySystem] currentClockCycle = 274
current clock cycle = 274
current clock cycle = 274
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8602
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
410
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 412
[MultiChannelMemorySystem] currentClockCycle = 274
current clock cycle = 275
current clock cycle = 275
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8603
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
411
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 413
[MultiChannelMemorySystem] currentClockCycle = 275
[Callback] write complete: 0 0x80000 cycle=275
current clock cycle = 276
current clock cycle = 276
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8604
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
412
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 414
[MultiChannelMemorySystem] currentClockCycle = 276
current clock cycle = 276
current clock cycle = 276
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8605
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
413
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 415
[MultiChannelMemorySystem] currentClockCycle = 276
current clock cycle = 277
current clock cycle = 277
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8606
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
414
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x219f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 416
[MultiChannelMemorySystem] currentClockCycle = 277
current clock cycle = 278
current clock cycle = 278
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8607
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
415
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 417
[MultiChannelMemorySystem] currentClockCycle = 278
current clock cycle = 278
current clock cycle = 278
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8608
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
416
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 418
[MultiChannelMemorySystem] currentClockCycle = 278
current clock cycle = 279
current clock cycle = 279
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8609
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
417
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 419
[MultiChannelMemorySystem] currentClockCycle = 279
[Callback] write complete: 0 0x80000 cycle=279
current clock cycle = 280
current clock cycle = 280
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8610
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
418
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 420
[MultiChannelMemorySystem] currentClockCycle = 280
current clock cycle = 280
current clock cycle = 280
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8611
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
419
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 421
[MultiChannelMemorySystem] currentClockCycle = 280
current clock cycle = 281
current clock cycle = 281
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8612
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
420
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 422
[MultiChannelMemorySystem] currentClockCycle = 281
current clock cycle = 282
current clock cycle = 282
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8613
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
421
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 423
[MultiChannelMemorySystem] currentClockCycle = 282
current clock cycle = 282
current clock cycle = 282
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8614
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
422
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 424
[MultiChannelMemorySystem] currentClockCycle = 282
current clock cycle = 283
current clock cycle = 283
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8615
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
423
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 425
[MultiChannelMemorySystem] currentClockCycle = 283
[Callback] write complete: 0 0x80000 cycle=283
current clock cycle = 284
current clock cycle = 284
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8616
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
424
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 426
[MultiChannelMemorySystem] currentClockCycle = 284
current clock cycle = 284
current clock cycle = 284
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8617
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
425
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 427
[MultiChannelMemorySystem] currentClockCycle = 284
current clock cycle = 285
current clock cycle = 285
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8618
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
426
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 428
[MultiChannelMemorySystem] currentClockCycle = 285
current clock cycle = 286
current clock cycle = 286
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8619
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
427
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 429
[MultiChannelMemorySystem] currentClockCycle = 286
current clock cycle = 286
current clock cycle = 286
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8620
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
428
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 430
[MultiChannelMemorySystem] currentClockCycle = 286
current clock cycle = 287
current clock cycle = 287
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8621
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
429
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 431
[MultiChannelMemorySystem] currentClockCycle = 287
current clock cycle = 288
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
current clock cycle = 288
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at key = 536576 size of data  = 16
8622
key = 540672 size of data  = 16
numCmds = key = 544768 size of data  = 16
500key = 548864 size of data  = 16
; numTranscompleted = 430
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 432
[MultiChannelMemorySystem] currentClockCycle = 288
current clock cycle = 288
current clock cycle = 288
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8623
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
431
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 433
[MultiChannelMemorySystem] currentClockCycle = 288
current clock cycle = 289
current clock cycle = 289
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8624
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
432
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 434
[MultiChannelMemorySystem] currentClockCycle = 289
current clock cycle = 290
current clock cycle = 290
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8625
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
433
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 435
[MultiChannelMemorySystem] currentClockCycle = 290
current clock cycle = 290
current clock cycle = 290
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8626
numCmds = 500; numTranscompleted = key = 532480 size of data  = 16
434
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b3
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 436
[MultiChannelMemorySystem] currentClockCycle = 290
current clock cycle = 291
current clock cycle = 291
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8627
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
435
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 437
[MultiChannelMemorySystem] currentClockCycle = 291
current clock cycle = 292
current clock cycle = 292
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8628
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
436
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 438
[MultiChannelMemorySystem] currentClockCycle = 292
current clock cycle = 292
current clock cycle = 292
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8629
numCmds = 500; numTranscompleted = key = 532480 size of data  = 16
437
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b6
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 439
[MultiChannelMemorySystem] currentClockCycle = 292
current clock cycle = 293
current clock cycle = 293
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8630
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
438
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 440
[MultiChannelMemorySystem] currentClockCycle = 293
current clock cycle = 294
current clock cycle = 294
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8631
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
439
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 441
[MultiChannelMemorySystem] currentClockCycle = 294
current clock cycle = 294
current clock cycle = 294
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8632
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
440
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 442
[MultiChannelMemorySystem] currentClockCycle = 294
current clock cycle = 295
current clock cycle = 295
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8633
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
441
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 443
[MultiChannelMemorySystem] currentClockCycle = 295
current clock cycle = 296
current clock cycle = 296
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8634
numCmds = key = 532480 size of data  = 16
500; numTranscompleted = key = 536576 size of data  = 16
442
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21bb
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 444
[MultiChannelMemorySystem] currentClockCycle = 296
current clock cycle = 296
current clock cycle = 296
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 548864
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at checking keys stored in dataMap
8635
key = 524288 size of data  = 16
numCmds = key = 528384 size of data  = 16
500key = 532480 size of data  = 16
; numTranscompleted = key = 536576 size of data  = 16
443
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21bc
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 445
[MultiChannelMemorySystem] currentClockCycle = 296
current clock cycle = 297
current clock cycle = 297
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8636
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
444
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21bd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 446
[MultiChannelMemorySystem] currentClockCycle = 297
current clock cycle = 298
current clock cycle = 298
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8637
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
445
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 447
[MultiChannelMemorySystem] currentClockCycle = 298
current clock cycle = 298
current clock cycle = 298
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8638
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
446
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 448
[MultiChannelMemorySystem] currentClockCycle = 298
current clock cycle = 299
current clock cycle = 299
channel 0: isWr: writing to addr = 548864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8639
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
447
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 449
[MultiChannelMemorySystem] currentClockCycle = 299
current clock cycle = 300
current clock cycle = 300
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8640
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
448
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 450
[MultiChannelMemorySystem] currentClockCycle = 300
current clock cycle = 300
current clock cycle = 300
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8641
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
449
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 451
[MultiChannelMemorySystem] currentClockCycle = 300
current clock cycle = 301
current clock cycle = 301
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8642
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
450
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 452
[MultiChannelMemorySystem] currentClockCycle = 301
current clock cycle = 302
current clock cycle = 302
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8643
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
451
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 453
[MultiChannelMemorySystem] currentClockCycle = 302
current clock cycle = 302
current clock cycle = 302
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8644
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
452
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c5
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 454
[MultiChannelMemorySystem] currentClockCycle = 302
current clock cycle = 303
current clock cycle = 303
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8645
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
453
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 455
[MultiChannelMemorySystem] currentClockCycle = 303
current clock cycle = 304
current clock cycle = 304
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8646
numCmds = 500; numTranscompleted = key = 532480 size of data  = 16
454
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c7
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 456
[MultiChannelMemorySystem] currentClockCycle = 304
current clock cycle = 304
current clock cycle = 304
channel 0: isWr: writing to addr = 552960
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at key = 536576 size of data  = 16
8647
key = 540672 size of data  = 16
numCmds = key = 544768 size of data  = 16
500key = 548864 size of data  = 16
; numTranscompleted = key = 552960 size of data  = 16
455
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 457
[MultiChannelMemorySystem] currentClockCycle = 304
current clock cycle = 305
current clock cycle = 305
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8648
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
456
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 458
[MultiChannelMemorySystem] currentClockCycle = 305
current clock cycle = 306
current clock cycle = 306
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8649
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
457
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 459
[MultiChannelMemorySystem] currentClockCycle = 306
current clock cycle = 306
current clock cycle = 306
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8650
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
458
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 460
[MultiChannelMemorySystem] currentClockCycle = 306
current clock cycle = 307
current clock cycle = 307
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8651
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
459
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21cc
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 461
[MultiChannelMemorySystem] currentClockCycle = 307
current clock cycle = 308
current clock cycle = 308
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8652
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
460
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21cd
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 462
[MultiChannelMemorySystem] currentClockCycle = 308
current clock cycle = 308
current clock cycle = 308
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8653
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
461
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ce
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 463
[MultiChannelMemorySystem] currentClockCycle = 308
current clock cycle = 309
current clock cycle = 309
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8654
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
462
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 464
[MultiChannelMemorySystem] currentClockCycle = 309
current clock cycle = 310
current clock cycle = 310
channel 0: isWr: writing to addr = 552960
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8655
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
500key = 544768 size of data  = 16
; numTranscompleted = key = 548864 size of data  = 16
463
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 465
[MultiChannelMemorySystem] currentClockCycle = 310
current clock cycle = 310
current clock cycle = 310
channel 0: isWr: writing to addr = 552960
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
key = 524288 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 528384 size of data  = 16
key = 532480 size of data  = 16
enqueue a burst write at key = 536576 size of data  = 16
8656
key = 540672 size of data  = 16
numCmds = key = 544768 size of data  = 16
500key = 548864 size of data  = 16
; numTranscompleted = key = 552960 size of data  = 16
464
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 466
[MultiChannelMemorySystem] currentClockCycle = 310
current clock cycle = 311
current clock cycle = 311
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8657
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
465
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 467
[MultiChannelMemorySystem] currentClockCycle = 311
current clock cycle = 312
current clock cycle = 312
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8658
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
466
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 468
[MultiChannelMemorySystem] currentClockCycle = 312
current clock cycle = 312
current clock cycle = 312
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8659
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
467
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 469
[MultiChannelMemorySystem] currentClockCycle = 312
current clock cycle = 313
current clock cycle = 313
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8660
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
468
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 470
[MultiChannelMemorySystem] currentClockCycle = 313
current clock cycle = 314
current clock cycle = 314
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8661
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
469
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 471
[MultiChannelMemorySystem] currentClockCycle = 314
current clock cycle = 314
current clock cycle = 314
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8662
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
470
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 472
[MultiChannelMemorySystem] currentClockCycle = 314
current clock cycle = 315
current clock cycle = 315
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8663
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
471
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 473
[MultiChannelMemorySystem] currentClockCycle = 315
current clock cycle = 316
current clock cycle = 316
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8664
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
472
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 474
[MultiChannelMemorySystem] currentClockCycle = 316
current clock cycle = 316
current clock cycle = 316
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8665
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
473
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 475
[MultiChannelMemorySystem] currentClockCycle = 316
current clock cycle = 317
current clock cycle = 317
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8666
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
474
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 476
[MultiChannelMemorySystem] currentClockCycle = 317
current clock cycle = 318
current clock cycle = 318
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8667
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
475
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 477
[MultiChannelMemorySystem] currentClockCycle = 318
current clock cycle = 318
current clock cycle = 318
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8668
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
476
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 478
[MultiChannelMemorySystem] currentClockCycle = 318
current clock cycle = 319
current clock cycle = 319
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8669
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
477
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 479
[MultiChannelMemorySystem] currentClockCycle = 319
current clock cycle = 320
current clock cycle = 320
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8670
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
478
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 480
[MultiChannelMemorySystem] currentClockCycle = 320
current clock cycle = 320
current clock cycle = 320
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8671
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
479
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 481
[MultiChannelMemorySystem] currentClockCycle = 320
current clock cycle = 321
current clock cycle = 321
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8672
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
480
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 482
[MultiChannelMemorySystem] currentClockCycle = 321
current clock cycle = 322
current clock cycle = 322
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8673
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
481
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 483
[MultiChannelMemorySystem] currentClockCycle = 322
current clock cycle = 322
current clock cycle = 322
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8674
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
482
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e3
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 484
[MultiChannelMemorySystem] currentClockCycle = 322
current clock cycle = 323
current clock cycle = 323
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8675
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
483
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 485
[MultiChannelMemorySystem] currentClockCycle = 323
current clock cycle = 324
current clock cycle = 324
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8676
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
484
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 486
[MultiChannelMemorySystem] currentClockCycle = 324
current clock cycle = 324
current clock cycle = 324
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8677
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
485
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 487
[MultiChannelMemorySystem] currentClockCycle = 324
current clock cycle = 325
current clock cycle = 325
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8678
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
486
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 488
[MultiChannelMemorySystem] currentClockCycle = 325
current clock cycle = 326
current clock cycle = 326
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8679
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
487
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 489
[MultiChannelMemorySystem] currentClockCycle = 326
current clock cycle = 326
current clock cycle = 326
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8680
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
488
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 490
[MultiChannelMemorySystem] currentClockCycle = 326
[Callback] write complete: 0 0x80000 cycle=326
current clock cycle = 327
current clock cycle = 327
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
checking keys stored in dataMap
enqueue a burst write at key = 524288 size of data  = 16
8681
key = 528384 size of data  = 16
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
489
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ea
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 491
[MultiChannelMemorySystem] currentClockCycle = 327
current clock cycle = 328
current clock cycle = 328
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8682
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
490
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 492
[MultiChannelMemorySystem] currentClockCycle = 328
current clock cycle = 328
current clock cycle = 328
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8683
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
491
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 493
[MultiChannelMemorySystem] currentClockCycle = 328
current clock cycle = 329
channel 0: isWr: writing to addr = 552960
current clock cycle = 329
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
checking keys stored in dataMap
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
key = 524288 size of data  = 16
key = 528384 size of data  = 16
enqueue a burst write at key = 532480 size of data  = 16
8684
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
492
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 494
[MultiChannelMemorySystem] currentClockCycle = 329
current clock cycle = 330
current clock cycle = 330
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
enqueue a burst write at checking keys stored in dataMap
8685
key = 524288 size of data  = 16
numCmds = key = 528384 size of data  = 16
500key = 532480 size of data  = 16
; numTranscompleted = key = 536576 size of data  = 16
493
key = 540672 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 495
[MultiChannelMemorySystem] currentClockCycle = 330
current clock cycle = 330
current clock cycle = 330
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8686
numCmds = key = 532480 size of data  = 16
500key = 536576 size of data  = 16
; numTranscompleted = key = 540672 size of data  = 16
494
key = 544768 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 548864 size of data  = 16
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 496
[MultiChannelMemorySystem] currentClockCycle = 330
[Callback] write complete: 0 0x80000 cycle=330
current clock cycle = 331
current clock cycle = 331
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8687
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
495
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21f0
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 497
[MultiChannelMemorySystem] currentClockCycle = 331
current clock cycle = 332
current clock cycle = 332
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8688
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
496
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 498
[MultiChannelMemorySystem] currentClockCycle = 332
current clock cycle = 332
current clock cycle = 332
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8689
numCmds = 500; numTranscompleted = 497
key = 532480 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 536576 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 540672 size of data  = 16
key = 544768 size of data  = 16
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 499
[MultiChannelMemorySystem] currentClockCycle = 332
current clock cycle = 333
current clock cycle = 333
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8690
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
498
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 500
[MultiChannelMemorySystem] currentClockCycle = 333
current clock cycle = 334
current clock cycle = 334
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8691
key = 532480 size of data  = 16
numCmds = key = 536576 size of data  = 16
500key = 540672 size of data  = 16
; numTranscompleted = key = 544768 size of data  = 16
499
key = 548864 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
key = 552960 size of data  = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x21f4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_0 <- 0xcafe
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_1 <- 0xcaff
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_2 <- 0xcb00
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_3 <- 0xcb01
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_4 <- 0xcb02
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_5 <- 0xcb03
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_6 <- 0xcb04
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_7 <- 0xcb05
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_8 <- 0xcb06
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_9 <- 0xcb07
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_10 <- 0xcb08
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_11 <- 0xcb09
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_12 <- 0xcb0a
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_13 <- 0xcb0b
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_14 <- 0xcb0c
  POKE MultiMemoryUnitTester.io_interconnects_0_wdata_15 <- 0xcb0d
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 501
[MultiChannelMemorySystem] currentClockCycle = 334
current clock cycle = 334
current clock cycle = 334
channel 0: isWr: writing to addr = 552960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
>>>>>>>>>> isWR, channel 0 <<<<<<<<<<
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
checking keys stored in dataMap
key = 524288 size of data  = 16
enqueue a burst write at key = 528384 size of data  = 16
8692
key = 532480 size of data  = 16
key = 536576 size of data  = 16
numCmds = key = 540672 size of data  = 16
key = 544768 size of data  = 16
500key = 548864 size of data  = 16
key = 552960 size of data  = 16
; numTranscompleted = 500
RAN 501 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Nov 9, 2016 4:29:52 PM[0m
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MultiMemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/generated/MultiMemoryUnitTest/ --test --backend null --testCommand /home/tianzhao/DRAMSimulator/plasticine_merge_with_r/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester"
Invoking Chisel...
