<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: /mnt/d/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/spec/manual/opendla.rdl
       Parms: opendla.parms
       Date: Sat Feb 01 16:14:06 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_CFGROM</id>
    <shorttext>NVDLA_CFGROM registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>CFGROM_HW_VERSION</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_HW_VERSION</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[]]></longtext>
      <field>
        <id>HW_VERSION</id>
        <shorttext>HW_VERSION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10001</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_GLB_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_GLB_DESC</shorttext>
      <baseaddr>0x4</baseaddr>
      <width>32</width>
      <field>
        <id>GLB_DESC</id>
        <shorttext>GLB_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_DESC</shorttext>
      <baseaddr>0x8</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_DESC</id>
        <shorttext>CIF_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>180002</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_CAP_INCOMPAT</shorttext>
      <baseaddr>0xc</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_CAP_INCOMPAT</id>
        <shorttext>CIF_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_CAP_COMPAT</shorttext>
      <baseaddr>0x10</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_CAP_COMPAT</id>
        <shorttext>CIF_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_WIDTH</shorttext>
      <baseaddr>0x14</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_WIDTH</id>
        <shorttext>CIF_BASE_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_LATENCY</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_LATENCY</shorttext>
      <baseaddr>0x18</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_LATENCY</id>
        <shorttext>CIF_BASE_LATENCY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>32</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_BURST_LENGTH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_BURST_LENGTH_MAX</shorttext>
      <baseaddr>0x1c</baseaddr>
      <width>32</width>
      <field>
        <id>BASE_BURST_LENGTH_MAX</id>
        <shorttext>BASE_BURST_LENGTH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>4</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_MEM_ADDR_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_MEM_ADDR_WIDTH</shorttext>
      <baseaddr>0x20</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_MEM_ADDR_WIDTH</id>
        <shorttext>CIF_BASE_MEM_ADDR_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_DESC</shorttext>
      <baseaddr>0x24</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_DESC</id>
        <shorttext>CDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>340003</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x28</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_CAP_INCOMPAT</id>
        <shorttext>CDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x2c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_CAP_COMPAT</id>
        <shorttext>CDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x30</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_FEATURE_TYPES</id>
        <shorttext>CDMA_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x34</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_WEIGHT_TYPES</id>
        <shorttext>CDMA_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x38</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_C</id>
        <shorttext>CDMA_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x3c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_K</id>
        <shorttext>CDMA_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x40</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_M</id>
        <shorttext>CDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x44</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_NUM</id>
        <shorttext>CDMA_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x48</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CDMA_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0x4c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CDMA_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x50</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_MULTI_BATCH_MAX</id>
        <shorttext>CDMA_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED</shorttext>
      <baseaddr>0x54</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_IMAGE_IN_FORMATS_PACKED</id>
        <shorttext>CDMA_IMAGE_IN_FORMATS_PACKED field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>cfff001</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI</shorttext>
      <baseaddr>0x58</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_IMAGE_IN_FORMATS_SEMI</id>
        <shorttext>CDMA_IMAGE_IN_FORMATS_SEMI field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_DESC</shorttext>
      <baseaddr>0x5c</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_DESC</id>
        <shorttext>CBUF_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>180004</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_CAP_INCOMPAT</shorttext>
      <baseaddr>0x60</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_CAP_INCOMPAT</id>
        <shorttext>CBUF_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_CAP_COMPAT</shorttext>
      <baseaddr>0x64</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_CAP_COMPAT</id>
        <shorttext>CBUF_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x68</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_NUM</id>
        <shorttext>CBUF_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x6c</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CBUF_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0x70</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CBUF_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CDMA_ID</shorttext>
      <baseaddr>0x74</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CDMA_ID</id>
        <shorttext>CBUF_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_DESC</shorttext>
      <baseaddr>0x78</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_DESC</id>
        <shorttext>CSC_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>300005</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_CAP_INCOMPAT</shorttext>
      <baseaddr>0x7c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_CAP_INCOMPAT</id>
        <shorttext>CSC_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_CAP_COMPAT</shorttext>
      <baseaddr>0x80</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_CAP_COMPAT</id>
        <shorttext>CSC_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x84</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_FEATURE_TYPES</id>
        <shorttext>CSC_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x88</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_WEIGHT_TYPES</id>
        <shorttext>CSC_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x8c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_C</id>
        <shorttext>CSC_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x90</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_K</id>
        <shorttext>CSC_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x94</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_M</id>
        <shorttext>CSC_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x98</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_NUM</id>
        <shorttext>CSC_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x9c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CSC_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0xa0</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CSC_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CDMA_ID</shorttext>
      <baseaddr>0xa4</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CDMA_ID</id>
        <shorttext>CSC_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0xa8</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_MULTI_BATCH_MAX</id>
        <shorttext>CSC_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_DESC</shorttext>
      <baseaddr>0xac</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_DESC</id>
        <shorttext>CMAC_A_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1c0006</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_CAP_INCOMPAT</shorttext>
      <baseaddr>0xb0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_CAP_INCOMPAT</id>
        <shorttext>CMAC_A_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_CAP_COMPAT</shorttext>
      <baseaddr>0xb4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_CAP_COMPAT</id>
        <shorttext>CMAC_A_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xb8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_FEATURE_TYPES</id>
        <shorttext>CMAC_A_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xbc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_WEIGHT_TYPES</id>
        <shorttext>CMAC_A_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_ATOMIC_C</shorttext>
      <baseaddr>0xc0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_ATOMIC_C</id>
        <shorttext>CMAC_A_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_ATOMIC_K</shorttext>
      <baseaddr>0xc4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_ATOMIC_K</id>
        <shorttext>CMAC_A_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_CDMA_ID</shorttext>
      <baseaddr>0xc8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_CDMA_ID</id>
        <shorttext>CMAC_A_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_DESC</shorttext>
      <baseaddr>0xcc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_DESC</id>
        <shorttext>CMAC_B_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1c0006</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_CAP_INCOMPAT</shorttext>
      <baseaddr>0xd0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_CAP_INCOMPAT</id>
        <shorttext>CMAC_B_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_CAP_COMPAT</shorttext>
      <baseaddr>0xd4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_CAP_COMPAT</id>
        <shorttext>CMAC_B_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xd8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_FEATURE_TYPES</id>
        <shorttext>CMAC_B_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xdc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_WEIGHT_TYPES</id>
        <shorttext>CMAC_B_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_ATOMIC_C</shorttext>
      <baseaddr>0xe0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_ATOMIC_C</id>
        <shorttext>CMAC_B_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_ATOMIC_K</shorttext>
      <baseaddr>0xe4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_ATOMIC_K</id>
        <shorttext>CMAC_B_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_CDMA_ID</shorttext>
      <baseaddr>0xe8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_CDMA_ID</id>
        <shorttext>CMAC_B_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_DESC</shorttext>
      <baseaddr>0xec</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_DESC</id>
        <shorttext>CACC_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>200007</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_CAP_INCOMPAT</shorttext>
      <baseaddr>0xf0</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_CAP_INCOMPAT</id>
        <shorttext>CACC_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_CAP_COMPAT</shorttext>
      <baseaddr>0xf4</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_CAP_COMPAT</id>
        <shorttext>CACC_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xf8</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_FEATURE_TYPES</id>
        <shorttext>CACC_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xfc</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_WEIGHT_TYPES</id>
        <shorttext>CACC_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x100</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_ATOMIC_C</id>
        <shorttext>CACC_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x104</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_ATOMIC_K</id>
        <shorttext>CACC_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_CDMA_ID</shorttext>
      <baseaddr>0x108</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_CDMA_ID</id>
        <shorttext>CACC_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x10c</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_MULTI_BATCH_MAX</id>
        <shorttext>CACC_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_DESC</shorttext>
      <baseaddr>0x110</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_DESC</id>
        <shorttext>SDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e0008</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x114</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>SDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x118</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_CAP_COMPAT</id>
        <shorttext>SDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x11c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>SDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_BASE_SDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_BASE_SDP_ID</shorttext>
      <baseaddr>0x120</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_BASE_SDP_ID</id>
        <shorttext>SDP_RDMA_BASE_SDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>9</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_DESC</shorttext>
      <baseaddr>0x124</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_DESC</id>
        <shorttext>SDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>200009</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x128</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_CAP_INCOMPAT</id>
        <shorttext>SDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_CAP_COMPAT</shorttext>
      <baseaddr>0x12c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_CAP_COMPAT</id>
        <shorttext>SDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>18</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x130</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_FEATURE_TYPES</id>
        <shorttext>SDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x134</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_WEIGHT_TYPES</id>
        <shorttext>SDP_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_CDMA_ID</shorttext>
      <baseaddr>0x138</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_CDMA_ID</id>
        <shorttext>SDP_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x13c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_MULTI_BATCH_MAX</id>
        <shorttext>SDP_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BS_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BS_THROUGHPUT</shorttext>
      <baseaddr>0x140</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BS_THROUGHPUT</id>
        <shorttext>SDP_BS_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BN_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BN_THROUGHPUT</shorttext>
      <baseaddr>0x144</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BN_THROUGHPUT</id>
        <shorttext>SDP_BN_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_EW_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_EW_THROUGHPUT</shorttext>
      <baseaddr>0x148</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_EW_THROUGHPUT</id>
        <shorttext>SDP_EW_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_DESC</shorttext>
      <baseaddr>0x14c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_DESC</id>
        <shorttext>PDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e000a</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x150</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>PDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x154</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_CAP_COMPAT</id>
        <shorttext>PDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x158</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>PDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_BASE_PDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_BASE_PDP_ID</shorttext>
      <baseaddr>0x15c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_BASE_PDP_ID</id>
        <shorttext>PDP_RDMA_BASE_PDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>b</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_DESC</shorttext>
      <baseaddr>0x160</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_DESC</id>
        <shorttext>PDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10000b</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x164</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_CAP_INCOMPAT</id>
        <shorttext>PDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_CAP_COMPAT</shorttext>
      <baseaddr>0x168</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_CAP_COMPAT</id>
        <shorttext>PDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x16c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_BASE_FEATURE_TYPES</id>
        <shorttext>PDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_BASE_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_BASE_THROUGHPUT</shorttext>
      <baseaddr>0x170</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_BASE_THROUGHPUT</id>
        <shorttext>PDP_BASE_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_DESC</shorttext>
      <baseaddr>0x174</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_DESC</id>
        <shorttext>CDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e000c</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x178</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>CDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x17c</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_CAP_COMPAT</id>
        <shorttext>CDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x180</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>CDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_BASE_CDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_BASE_CDP_ID</shorttext>
      <baseaddr>0x184</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_BASE_CDP_ID</id>
        <shorttext>CDP_RDMA_BASE_CDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>d</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_DESC</shorttext>
      <baseaddr>0x188</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_DESC</id>
        <shorttext>CDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10000d</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x18c</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_CAP_INCOMPAT</id>
        <shorttext>CDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_CAP_COMPAT</shorttext>
      <baseaddr>0x190</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_CAP_COMPAT</id>
        <shorttext>CDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x194</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_BASE_FEATURE_TYPES</id>
        <shorttext>CDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_BASE_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_BASE_THROUGHPUT</shorttext>
      <baseaddr>0x198</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_BASE_THROUGHPUT</id>
        <shorttext>CDP_BASE_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_END_OF_LIST</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_END_OF_LIST</shorttext>
      <baseaddr>0x19c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[]]></longtext>
      <field>
        <id>END_OF_LIST</id>
        <shorttext>END_OF_LIST field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <highaddr>0x19f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_GLB</id>
    <shorttext>NVDLA_GLB registers</shorttext>
    <baseaddr>0x1000</baseaddr>
    <reg>
      <id>S_NVDLA_HW_VERSION</id>
      <parentpath>NVDLA_GLB</parentpath>
      <shorttext>S_NVDLA_HW_VERSION</shorttext>
      <baseaddr>0x1000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix S_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
]]></longtext>
      <field>
        <id>MAJOR</id>
        <shorttext>MAJOR field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>31</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////value = 0x31, ASCII code of 1
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>MINOR</id>
        <shorttext>MINOR field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>3030</reset>
        <lowidx>8</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////value = 0x3030 code of 00
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_INTR_MASK</id>
      <parentpath>NVDLA_GLB</parentpath>
      <shorttext>S_INTR_MASK</shorttext>
      <baseaddr>0x1004</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_DONE_MASK0</id>
        <shorttext>SDP_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>SDP_DONE_MASK1</id>
        <shorttext>SDP_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_MASK0</id>
        <shorttext>CDP_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_MASK1</id>
        <shorttext>CDP_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_MASK0</id>
        <shorttext>PDP_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_MASK1</id>
        <shorttext>PDP_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_MASK0</id>
        <shorttext>BDMA_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_MASK1</id>
        <shorttext>BDMA_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_MASK0</id>
        <shorttext>RUBIK_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_MASK1</id>
        <shorttext>RUBIK_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_MASK0</id>
        <shorttext>CDMA_DAT_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_MASK1</id>
        <shorttext>CDMA_DAT_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_MASK0</id>
        <shorttext>CDMA_WT_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_MASK1</id>
        <shorttext>CDMA_WT_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_MASK0</id>
        <shorttext>CACC_DONE_MASK0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_MASK1</id>
        <shorttext>CACC_DONE_MASK1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt mask control
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_INTR_SET</id>
      <parentpath>NVDLA_GLB</parentpath>
      <shorttext>S_INTR_SET</shorttext>
      <baseaddr>0x1008</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_DONE_SET0</id>
        <shorttext>SDP_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>SDP_DONE_SET1</id>
        <shorttext>SDP_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_SET0</id>
        <shorttext>CDP_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_SET1</id>
        <shorttext>CDP_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_SET0</id>
        <shorttext>PDP_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_SET1</id>
        <shorttext>PDP_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt set manually 
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_SET0</id>
        <shorttext>BDMA_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_SET1</id>
        <shorttext>BDMA_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_SET0</id>
        <shorttext>RUBIK_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_SET1</id>
        <shorttext>RUBIK_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_SET0</id>
        <shorttext>CDMA_DAT_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_SET1</id>
        <shorttext>CDMA_DAT_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_SET0</id>
        <shorttext>CDMA_WT_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_SET1</id>
        <shorttext>CDMA_WT_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_SET0</id>
        <shorttext>CACC_DONE_SET0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_SET1</id>
        <shorttext>CACC_DONE_SET1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt set manually
]]></longtext>
        <user_properties>
          <spec_access>wo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>S_INTR_STATUS</id>
      <parentpath>NVDLA_GLB</parentpath>
      <shorttext>S_INTR_STATUS</shorttext>
      <baseaddr>0x100c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_DONE_STATUS0</id>
        <shorttext>SDP_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>SDP_DONE_STATUS1</id>
        <shorttext>SDP_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// SDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_STATUS0</id>
        <shorttext>CDP_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDP_DONE_STATUS1</id>
        <shorttext>CDP_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_STATUS0</id>
        <shorttext>PDP_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PDP_DONE_STATUS1</id>
        <shorttext>PDP_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// PDP layer done interrupt status 
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_STATUS0</id>
        <shorttext>BDMA_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>BDMA_DONE_STATUS1</id>
        <shorttext>BDMA_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// BDMA layer done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_STATUS0</id>
        <shorttext>RUBIK_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RUBIK_DONE_STATUS1</id>
        <shorttext>RUBIK_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// RUBIK layer done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_STATUS0</id>
        <shorttext>CDMA_DAT_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_DAT_DONE_STATUS1</id>
        <shorttext>CDMA_DAT_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA data fetch done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_STATUS0</id>
        <shorttext>CDMA_WT_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CDMA_WT_DONE_STATUS1</id>
        <shorttext>CDMA_WT_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CDMA weight fetch done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_STATUS0</id>
        <shorttext>CACC_DONE_STATUS0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CACC_DONE_STATUS1</id>
        <shorttext>CACC_DONE_STATUS1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// CACC output done interrupt status
]]></longtext>
        <user_properties>
          <spec_access>rwo</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x100f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_MCIF</id>
    <shorttext>NVDLA_MCIF registers</shorttext>
    <baseaddr>0x2000</baseaddr>
    <reg>
      <id>CFG_RD_WEIGHT_0</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_0</shorttext>
      <baseaddr>0x2000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x28 to 0x30 = Reserved for future use.
////MCIF Regiseters
]]></longtext>
      <field>
        <id>RD_WEIGHT_BDMA</id>
        <shorttext>RD_WEIGHT_BDMA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP</id>
        <shorttext>RD_WEIGHT_SDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_PDP</id>
        <shorttext>RD_WEIGHT_PDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_CDP</id>
        <shorttext>RD_WEIGHT_CDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_RD_WEIGHT_1</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_1</shorttext>
      <baseaddr>0x2004</baseaddr>
      <width>32</width>
      <field>
        <id>RD_WEIGHT_SDP_B</id>
        <shorttext>RD_WEIGHT_SDP_B field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP_N</id>
        <shorttext>RD_WEIGHT_SDP_N field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP_E</id>
        <shorttext>RD_WEIGHT_SDP_E field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_CDMA_DAT</id>
        <shorttext>RD_WEIGHT_CDMA_DAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_RD_WEIGHT_2</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_2</shorttext>
      <baseaddr>0x2008</baseaddr>
      <width>32</width>
      <field>
        <id>RD_WEIGHT_CDMA_WT</id>
        <shorttext>RD_WEIGHT_CDMA_WT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RBK</id>
        <shorttext>RD_WEIGHT_RBK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RSV_1</id>
        <shorttext>RD_WEIGHT_RSV_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RSV_0</id>
        <shorttext>RD_WEIGHT_RSV_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_WR_WEIGHT_0</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_WR_WEIGHT_0</shorttext>
      <baseaddr>0x200c</baseaddr>
      <width>32</width>
      <field>
        <id>WR_WEIGHT_BDMA</id>
        <shorttext>WR_WEIGHT_BDMA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_SDP</id>
        <shorttext>WR_WEIGHT_SDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_PDP</id>
        <shorttext>WR_WEIGHT_PDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_CDP</id>
        <shorttext>WR_WEIGHT_CDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_WR_WEIGHT_1</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_WR_WEIGHT_1</shorttext>
      <baseaddr>0x2010</baseaddr>
      <width>32</width>
      <field>
        <id>WR_WEIGHT_RBK</id>
        <shorttext>WR_WEIGHT_RBK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_2</id>
        <shorttext>WR_WEIGHT_RSV_2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_1</id>
        <shorttext>WR_WEIGHT_RSV_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_0</id>
        <shorttext>WR_WEIGHT_RSV_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_OUTSTANDING_CNT</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>CFG_OUTSTANDING_CNT</shorttext>
      <baseaddr>0x2014</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// outstanding AXI transactions in unit of 64Byte, less than 256
//// +1
]]></longtext>
      <field>
        <id>RD_OS_CNT</id>
        <shorttext>RD_OS_CNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_OS_CNT</id>
        <shorttext>WR_OS_CNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>STATUS</id>
      <parentpath>NVDLA_MCIF</parentpath>
      <shorttext>STATUS</shorttext>
      <baseaddr>0x2018</baseaddr>
      <width>32</width>
      <field>
        <id>IDLE</id>
        <shorttext>IDLE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_IDLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x201b</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CDMA</id>
    <shorttext>NVDLA_CDMA registers</shorttext>
    <baseaddr>0x3000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x3000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Convolution DMA Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x3004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_ARBITER</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>S_ARBITER</shorttext>
      <baseaddr>0x3008</baseaddr>
      <width>32</width>
      <field>
        <id>ARB_WEIGHT</id>
        <shorttext>ARB_WEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>f</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ARB_WMB</id>
        <shorttext>ARB_WMB field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>16</lowidx>
        <width>4</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_CBUF_FLUSH_STATUS</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>S_CBUF_FLUSH_STATUS</shorttext>
      <baseaddr>0x300c</baseaddr>
      <width>32</width>
      <field>
        <id>FLUSH_DONE</id>
        <shorttext>FLUSH_DONE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x3010</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x3014</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_MODE</id>
        <shorttext>CONV_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_CONV_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DIRECT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WINOGRAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>DATA_REUSE</id>
        <shorttext>DATA_REUSE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_DATA_REUSE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WEIGHT_REUSE</id>
        <shorttext>WEIGHT_REUSE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_WEIGHT_REUSE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SKIP_DATA_RLS</id>
        <shorttext>SKIP_DATA_RLS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_SKIP_DATA_RLS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SKIP_WEIGHT_RLS</id>
        <shorttext>SKIP_WEIGHT_RLS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_SKIP_WEIGHT_RLS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_FORMAT</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DATAIN_FORMAT</shorttext>
      <baseaddr>0x3018</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_FORMAT</id>
        <shorttext>DATAIN_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAIN_FORMAT_DATAIN_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FEATURE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PIXEL</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PIXEL_FORMAT</id>
        <shorttext>PIXEL_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>c</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAIN_FORMAT_PIXEL_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>T_R8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R10</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R12</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R16</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R16_I</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R16_F</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A16B16G16R16</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_X16B16G16R16</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A16B16G16R16_F</enc_elem_name>
            <enc_elem_value>0x8</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A16Y16U16V16</enc_elem_name>
            <enc_elem_value>0x9</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_V16U16Y16A16</enc_elem_name>
            <enc_elem_value>0xa</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A16Y16U16V16_F</enc_elem_name>
            <enc_elem_value>0xb</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A8B8G8R8</enc_elem_name>
            <enc_elem_value>0xc</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A8R8G8B8</enc_elem_name>
            <enc_elem_value>0xd</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_B8G8R8A8</enc_elem_name>
            <enc_elem_value>0xe</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R8G8B8A8</enc_elem_name>
            <enc_elem_value>0xf</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_X8B8G8R8</enc_elem_name>
            <enc_elem_value>0x10</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_X8R8G8B8</enc_elem_name>
            <enc_elem_value>0x11</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_B8G8R8X8</enc_elem_name>
            <enc_elem_value>0x12</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R8G8B8X8</enc_elem_name>
            <enc_elem_value>0x13</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A2B10G10R10</enc_elem_name>
            <enc_elem_value>0x14</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A2R10G10B10</enc_elem_name>
            <enc_elem_value>0x15</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_B10G10R10A2</enc_elem_name>
            <enc_elem_value>0x16</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_R10G10B10A2</enc_elem_name>
            <enc_elem_value>0x17</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A2Y10U10V10</enc_elem_name>
            <enc_elem_value>0x18</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_V10U10Y10A2</enc_elem_name>
            <enc_elem_value>0x19</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_A8Y8U8V8</enc_elem_name>
            <enc_elem_value>0x1a</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_V8U8Y8A8</enc_elem_name>
            <enc_elem_value>0x1b</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y8___U8V8_N444</enc_elem_name>
            <enc_elem_value>0x1c</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y8___V8U8_N444</enc_elem_name>
            <enc_elem_value>0x1d</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y10___U10V10_N444</enc_elem_name>
            <enc_elem_value>0x1e</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y10___V10U10_N444</enc_elem_name>
            <enc_elem_value>0x1f</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y12___U12V12_N444</enc_elem_name>
            <enc_elem_value>0x20</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y12___V12U12_N444</enc_elem_name>
            <enc_elem_value>0x21</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y16___U16V16_N444</enc_elem_name>
            <enc_elem_value>0x22</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>T_Y16___V16U16_N444</enc_elem_name>
            <enc_elem_value>0x23</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PIXEL_MAPPING</id>
        <shorttext>PIXEL_MAPPING field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAIN_FORMAT_PIXEL_MAPPING_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PITCH_LINEAR</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RESERVED_LINEAR</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PIXEL_SIGN_OVERRIDE</id>
        <shorttext>PIXEL_SIGN_OVERRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>UNSIGNED_INT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SIGNED_INT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DATAIN_SIZE_0</shorttext>
      <baseaddr>0x301c</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_WIDTH</id>
        <shorttext>DATAIN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAIN_HEIGHT</id>
        <shorttext>DATAIN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_1</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DATAIN_SIZE_1</shorttext>
      <baseaddr>0x3020</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_CHANNEL</id>
        <shorttext>DATAIN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_EXT_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DATAIN_SIZE_EXT_0</shorttext>
      <baseaddr>0x3024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////For winograd mode only
////DATAIN_WIDTH_EXT = (PAD_LEFT + PAD_RIGHT + DATAIN_WIDTH + 1)/(CONV_X_STRIDE + 1) - 1;
////DATAIN_HEIGHT_EXT = (PAD_TOP + PAD_BOTTOM + DATAIN_HEIGHT + 1)/(CONV_Y_STRIDE + 1) - 1;
]]></longtext>
      <field>
        <id>DATAIN_WIDTH_EXT</id>
        <shorttext>DATAIN_WIDTH_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAIN_HEIGHT_EXT</id>
        <shorttext>DATAIN_HEIGHT_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PIXEL_OFFSET</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PIXEL_OFFSET</shorttext>
      <baseaddr>0x3028</baseaddr>
      <width>32</width>
      <field>
        <id>PIXEL_X_OFFSET</id>
        <shorttext>PIXEL_X_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////Pixel horizontal offset
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PIXEL_Y_OFFSET</id>
        <shorttext>PIXEL_Y_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////Pixel vertical offset
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_RAM_TYPE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_RAM_TYPE</shorttext>
      <baseaddr>0x302c</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_RAM_TYPE</id>
        <shorttext>DATAIN_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_HIGH_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_ADDR_HIGH_0</shorttext>
      <baseaddr>0x3030</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_ADDR_HIGH_0</id>
        <shorttext>DATAIN_ADDR_HIGH_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, high 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_LOW_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_ADDR_LOW_0</shorttext>
      <baseaddr>0x3034</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_ADDR_LOW_0</id>
        <shorttext>DATAIN_ADDR_LOW_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_HIGH_1</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_ADDR_HIGH_1</shorttext>
      <baseaddr>0x3038</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_ADDR_HIGH_1</id>
        <shorttext>DATAIN_ADDR_HIGH_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, high 32 bits, for UV plane
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_LOW_1</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_ADDR_LOW_1</shorttext>
      <baseaddr>0x303c</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_ADDR_LOW_1</id>
        <shorttext>DATAIN_ADDR_LOW_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, low 32 bits, for UV plane
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_LINE_STRIDE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_LINE_STRIDE</shorttext>
      <baseaddr>0x3040</baseaddr>
      <width>32</width>
      <field>
        <id>LINE_STRIDE</id>
        <shorttext>LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_LINE_UV_STRIDE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_LINE_UV_STRIDE</shorttext>
      <baseaddr>0x3044</baseaddr>
      <width>32</width>
      <field>
        <id>UV_LINE_STRIDE</id>
        <shorttext>UV_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SURF_STRIDE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_SURF_STRIDE</shorttext>
      <baseaddr>0x3048</baseaddr>
      <width>32</width>
      <field>
        <id>SURF_STRIDE</id>
        <shorttext>SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_MAP</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_DAIN_MAP</shorttext>
      <baseaddr>0x304c</baseaddr>
      <width>32</width>
      <field>
        <id>LINE_PACKED</id>
        <shorttext>LINE_PACKED field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAIN_MAP_LINE_PACKED_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FALSE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TRUE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SURF_PACKED</id>
        <shorttext>SURF_PACKED field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAIN_MAP_SURF_PACKED_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FALSE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TRUE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RESERVED_X_CFG</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_RESERVED_X_CFG</shorttext>
      <baseaddr>0x3050</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reserved register, do not touch
]]></longtext>
      <field>
        <id>RSV_PER_LINE</id>
        <shorttext>RSV_PER_LINE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RSV_PER_UV_LINE</id>
        <shorttext>RSV_PER_UV_LINE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>10</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RESERVED_Y_CFG</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_RESERVED_Y_CFG</shorttext>
      <baseaddr>0x3054</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reserved register, do not touch
]]></longtext>
      <field>
        <id>RSV_HEIGHT</id>
        <shorttext>RSV_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>3</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RSV_Y_INDEX</id>
        <shorttext>RSV_Y_INDEX field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BATCH_NUMBER</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_BATCH_NUMBER</shorttext>
      <baseaddr>0x3058</baseaddr>
      <width>32</width>
      <field>
        <id>BATCHES</id>
        <shorttext>BATCHES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////batch number - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BATCH_STRIDE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_BATCH_STRIDE</shorttext>
      <baseaddr>0x305c</baseaddr>
      <width>32</width>
      <field>
        <id>BATCH_STRIDE</id>
        <shorttext>BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ENTRY_PER_SLICE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_ENTRY_PER_SLICE</shorttext>
      <baseaddr>0x3060</baseaddr>
      <width>32</width>
      <field>
        <id>ENTRIES</id>
        <shorttext>ENTRIES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>14</width>
        <longtext><![CDATA[
////entries - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FETCH_GRAIN</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_FETCH_GRAIN</shorttext>
      <baseaddr>0x3064</baseaddr>
      <width>32</width>
      <field>
        <id>GRAINS</id>
        <shorttext>GRAINS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <longtext><![CDATA[
////slice - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_FORMAT</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_FORMAT</shorttext>
      <baseaddr>0x3068</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_FORMAT</id>
        <shorttext>WEIGHT_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_WEIGHT_FORMAT_WEIGHT_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>UNCOMPRESSED</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>COMPRESSED</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_SIZE_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_SIZE_0</shorttext>
      <baseaddr>0x306c</baseaddr>
      <width>32</width>
      <field>
        <id>BYTE_PER_KERNEL</id>
        <shorttext>BYTE_PER_KERNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>18</width>
        <longtext><![CDATA[
////BYTE_PER_KERNEL - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_SIZE_1</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_SIZE_1</shorttext>
      <baseaddr>0x3070</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_KERNEL</id>
        <shorttext>WEIGHT_KERNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////kernel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_RAM_TYPE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_RAM_TYPE</shorttext>
      <baseaddr>0x3074</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_RAM_TYPE</id>
        <shorttext>WEIGHT_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_ADDR_HIGH</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_ADDR_HIGH</shorttext>
      <baseaddr>0x3078</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_ADDR_HIGH</id>
        <shorttext>WEIGHT_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Weight start address, high 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_ADDR_LOW</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_ADDR_LOW</shorttext>
      <baseaddr>0x307c</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_ADDR_LOW</id>
        <shorttext>WEIGHT_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////weight start address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_BYTES</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WEIGHT_BYTES</shorttext>
      <baseaddr>0x3080</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_BYTES</id>
        <shorttext>WEIGHT_BYTES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////total bytes of entire weights
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WGS_ADDR_HIGH</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WGS_ADDR_HIGH</shorttext>
      <baseaddr>0x3084</baseaddr>
      <width>32</width>
      <field>
        <id>WGS_ADDR_HIGH</id>
        <shorttext>WGS_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////start address of WGS, high 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WGS_ADDR_LOW</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WGS_ADDR_LOW</shorttext>
      <baseaddr>0x3088</baseaddr>
      <width>32</width>
      <field>
        <id>WGS_ADDR_LOW</id>
        <shorttext>WGS_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////start address of WGS, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WMB_ADDR_HIGH</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WMB_ADDR_HIGH</shorttext>
      <baseaddr>0x308c</baseaddr>
      <width>32</width>
      <field>
        <id>WMB_ADDR_HIGH</id>
        <shorttext>WMB_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////start address of WMB, high 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WMB_ADDR_LOW</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WMB_ADDR_LOW</shorttext>
      <baseaddr>0x3090</baseaddr>
      <width>32</width>
      <field>
        <id>WMB_ADDR_LOW</id>
        <shorttext>WMB_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////start address of WMB, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WMB_BYTES</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_WMB_BYTES</shorttext>
      <baseaddr>0x3094</baseaddr>
      <width>32</width>
      <field>
        <id>WMB_BYTES</id>
        <shorttext>WMB_BYTES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>28</width>
        <longtext><![CDATA[
////total WMB bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MEAN_FORMAT</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_MEAN_FORMAT</shorttext>
      <baseaddr>0x3098</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Mean value is always signed integer value
]]></longtext>
      <field>
        <id>MEAN_FORMAT</id>
        <shorttext>MEAN_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MEAN_FORMAT_MEAN_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MEAN_GLOBAL_0</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_MEAN_GLOBAL_0</shorttext>
      <baseaddr>0x309c</baseaddr>
      <width>32</width>
      <field>
        <id>MEAN_RY</id>
        <shorttext>MEAN_RY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////global mean value for red in RGB or Y in YUV
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>MEAN_GU</id>
        <shorttext>MEAN_GU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////global mean value for green in RGB or U in YUV
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MEAN_GLOBAL_1</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_MEAN_GLOBAL_1</shorttext>
      <baseaddr>0x30a0</baseaddr>
      <width>32</width>
      <field>
        <id>MEAN_BV</id>
        <shorttext>MEAN_BV field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////global mean value for blue in RGB or V in YUV
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>MEAN_AX</id>
        <shorttext>MEAN_AX field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////global mean value for alpha in ARGB/AYUV or X in XRGB
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_CFG</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_CVT_CFG</shorttext>
      <baseaddr>0x30a4</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////CVT_TRUNCATE is unsigned value
]]></longtext>
      <field>
        <id>CVT_EN</id>
        <shorttext>CVT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Control byte, enable/disable all CVT function in CDMA
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_CVT_CFG_CVT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CVT_TRUNCATE</id>
        <shorttext>CVT_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>6</width>
        <longtext><![CDATA[
////number of bits to be truncated
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_OFFSET</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_CVT_OFFSET</shorttext>
      <baseaddr>0x30a8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////CVT_OFFSET is signed 16-bit value
]]></longtext>
      <field>
        <id>CVT_OFFSET</id>
        <shorttext>CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////Offset to be added to feature data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_SCALE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_CVT_SCALE</shorttext>
      <baseaddr>0x30ac</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////CVT_SCALE is signed 16-bit value
]]></longtext>
      <field>
        <id>CVT_SCALE</id>
        <shorttext>CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////scaling factor
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONV_STRIDE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_CONV_STRIDE</shorttext>
      <baseaddr>0x30b0</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_X_STRIDE</id>
        <shorttext>CONV_X_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////convolution x stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CONV_Y_STRIDE</id>
        <shorttext>CONV_Y_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////convolution y stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ZERO_PADDING</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_ZERO_PADDING</shorttext>
      <baseaddr>0x30b4</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_LEFT</id>
        <shorttext>PAD_LEFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////left zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_RIGHT</id>
        <shorttext>PAD_RIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <longtext><![CDATA[
////right zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_TOP</id>
        <shorttext>PAD_TOP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////top zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_BOTTOM</id>
        <shorttext>PAD_BOTTOM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>6</width>
        <longtext><![CDATA[
////bottom zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ZERO_PADDING_VALUE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_ZERO_PADDING_VALUE</shorttext>
      <baseaddr>0x30b8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////For DC mode with feature input and Winograd mode, PAD_VALUE in CDMA is always signed integer
////For image input mode, whether PAD_VALUE is signed or unsigned is depending on PIXEL_SIGN_OVERRIDE bit
]]></longtext>
      <field>
        <id>PAD_VALUE</id>
        <shorttext>PAD_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////pad value. [7:0] for int8, [15:0] for int16/fp16.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BANK</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_BANK</shorttext>
      <baseaddr>0x30bc</baseaddr>
      <width>32</width>
      <field>
        <id>DATA_BANK</id>
        <shorttext>DATA_BANK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////number of data banks - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WEIGHT_BANK</id>
        <shorttext>WEIGHT_BANK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////number of weight banks - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_FLUSH_TO_ZERO</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_NAN_FLUSH_TO_ZERO</shorttext>
      <baseaddr>0x30c0</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_DATA_NUM</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_NAN_INPUT_DATA_NUM</shorttext>
      <baseaddr>0x30c4</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_DATA_NUM</id>
        <shorttext>NAN_DATA_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count NaN number in input data cube, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_WEIGHT_NUM</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_NAN_INPUT_WEIGHT_NUM</shorttext>
      <baseaddr>0x30c8</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_WEIGHT_NUM</id>
        <shorttext>NAN_WEIGHT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count NaN number in weight kernels, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_DATA_NUM</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_INF_INPUT_DATA_NUM</shorttext>
      <baseaddr>0x30cc</baseaddr>
      <width>32</width>
      <field>
        <id>INF_DATA_NUM</id>
        <shorttext>INF_DATA_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count infinity number in input data cube, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_WEIGHT_NUM</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_INF_INPUT_WEIGHT_NUM</shorttext>
      <baseaddr>0x30d0</baseaddr>
      <width>32</width>
      <field>
        <id>INF_WEIGHT_NUM</id>
        <shorttext>INF_WEIGHT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count infinity number in weight kernels, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x30d4</baseaddr>
      <width>32</width>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////enable/disable performance counter
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_DAT_READ_STALL</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PERF_DAT_READ_STALL</shorttext>
      <baseaddr>0x30d8</baseaddr>
      <width>32</width>
      <field>
        <id>DAT_RD_STALL</id>
        <shorttext>DAT_RD_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count blocking cycles of read request of input data, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_WT_READ_STALL</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PERF_WT_READ_STALL</shorttext>
      <baseaddr>0x30dc</baseaddr>
      <width>32</width>
      <field>
        <id>WT_RD_STALL</id>
        <shorttext>WT_RD_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count blocking cycles of read request of weight data, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_DAT_READ_LATENCY</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PERF_DAT_READ_LATENCY</shorttext>
      <baseaddr>0x30e0</baseaddr>
      <width>32</width>
      <field>
        <id>DAT_RD_LATENCY</id>
        <shorttext>DAT_RD_LATENCY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count total latency cycles of read response of input data, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_WT_READ_LATENCY</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_PERF_WT_READ_LATENCY</shorttext>
      <baseaddr>0x30e4</baseaddr>
      <width>32</width>
      <field>
        <id>WT_RD_LATENCY</id>
        <shorttext>WT_RD_LATENCY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////count total latency cycles of read request of weight data, update per layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CDMA</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0x30e8</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x30eb</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CSC</id>
    <shorttext>NVDLA_CSC registers</shorttext>
    <baseaddr>0x4000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x4000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// //Convolution Buffer Registers
//// base NVDLA_CBUF (NVDLA_REG_BASE + CBUF_BASE);
//// #include arnvdla_cbuf.spec
////Convolution Sequence Generator Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x4004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x4008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x400c</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_MODE</id>
        <shorttext>CONV_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_CONV_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DIRECT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WINOGRAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>DATA_REUSE</id>
        <shorttext>DATA_REUSE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_DATA_REUSE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WEIGHT_REUSE</id>
        <shorttext>WEIGHT_REUSE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_WEIGHT_REUSE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SKIP_DATA_RLS</id>
        <shorttext>SKIP_DATA_RLS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_SKIP_DATA_RLS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SKIP_WEIGHT_RLS</id>
        <shorttext>SKIP_WEIGHT_RLS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_SKIP_WEIGHT_RLS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_FORMAT</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DATAIN_FORMAT</shorttext>
      <baseaddr>0x4010</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_FORMAT</id>
        <shorttext>DATAIN_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAIN_FORMAT_DATAIN_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FEATURE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PIXEL</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_EXT_0</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DATAIN_SIZE_EXT_0</shorttext>
      <baseaddr>0x4014</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_WIDTH_EXT</id>
        <shorttext>DATAIN_WIDTH_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAIN_HEIGHT_EXT</id>
        <shorttext>DATAIN_HEIGHT_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_EXT_1</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DATAIN_SIZE_EXT_1</shorttext>
      <baseaddr>0x4018</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_CHANNEL_EXT</id>
        <shorttext>DATAIN_CHANNEL_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BATCH_NUMBER</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_BATCH_NUMBER</shorttext>
      <baseaddr>0x401c</baseaddr>
      <width>32</width>
      <field>
        <id>BATCHES</id>
        <shorttext>BATCHES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////batch number - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POST_Y_EXTENSION</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_POST_Y_EXTENSION</shorttext>
      <baseaddr>0x4020</baseaddr>
      <width>32</width>
      <field>
        <id>Y_EXTENSION</id>
        <shorttext>Y_EXTENSION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <longtext><![CDATA[
////extened_height == 2**Y_EXTENSION, 0 <= Y_EXTENSION <= 2
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ENTRY_PER_SLICE</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_ENTRY_PER_SLICE</shorttext>
      <baseaddr>0x4024</baseaddr>
      <width>32</width>
      <field>
        <id>ENTRIES</id>
        <shorttext>ENTRIES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>14</width>
        <longtext><![CDATA[
////entries - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_FORMAT</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_WEIGHT_FORMAT</shorttext>
      <baseaddr>0x4028</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_FORMAT</id>
        <shorttext>WEIGHT_FORMAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_WEIGHT_FORMAT_WEIGHT_FORMAT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>UNCOMPRESSED</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>COMPRESSED</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_SIZE_EXT_0</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_WEIGHT_SIZE_EXT_0</shorttext>
      <baseaddr>0x402c</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_WIDTH_EXT</id>
        <shorttext>WEIGHT_WIDTH_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WEIGHT_HEIGHT_EXT</id>
        <shorttext>WEIGHT_HEIGHT_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_SIZE_EXT_1</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_WEIGHT_SIZE_EXT_1</shorttext>
      <baseaddr>0x4030</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_CHANNEL_EXT</id>
        <shorttext>WEIGHT_CHANNEL_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WEIGHT_KERNEL</id>
        <shorttext>WEIGHT_KERNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////kernel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WEIGHT_BYTES</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_WEIGHT_BYTES</shorttext>
      <baseaddr>0x4034</baseaddr>
      <width>32</width>
      <field>
        <id>WEIGHT_BYTES</id>
        <shorttext>WEIGHT_BYTES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////total bytes of entire weights
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_WMB_BYTES</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_WMB_BYTES</shorttext>
      <baseaddr>0x4038</baseaddr>
      <width>32</width>
      <field>
        <id>WMB_BYTES</id>
        <shorttext>WMB_BYTES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>28</width>
        <longtext><![CDATA[
////total WMB bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_0</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DATAOUT_SIZE_0</shorttext>
      <baseaddr>0x403c</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_WIDTH</id>
        <shorttext>DATAOUT_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAOUT_HEIGHT</id>
        <shorttext>DATAOUT_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_1</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DATAOUT_SIZE_1</shorttext>
      <baseaddr>0x4040</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_CHANNEL</id>
        <shorttext>DATAOUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ATOMICS</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_ATOMICS</shorttext>
      <baseaddr>0x4044</baseaddr>
      <width>32</width>
      <field>
        <id>ATOMICS</id>
        <shorttext>ATOMICS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>21</width>
        <longtext><![CDATA[
////Output_data_cube_width * output_data_cube_height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RELEASE</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_RELEASE</shorttext>
      <baseaddr>0x4048</baseaddr>
      <width>32</width>
      <field>
        <id>RLS_SLICES</id>
        <shorttext>RLS_SLICES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <longtext><![CDATA[
////input_data_slices_to_be_released - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONV_STRIDE_EXT</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_CONV_STRIDE_EXT</shorttext>
      <baseaddr>0x404c</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_X_STRIDE_EXT</id>
        <shorttext>CONV_X_STRIDE_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////convolution x stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>CONV_Y_STRIDE_EXT</id>
        <shorttext>CONV_Y_STRIDE_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////convolution y stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DILATION_EXT</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_DILATION_EXT</shorttext>
      <baseaddr>0x4050</baseaddr>
      <width>32</width>
      <field>
        <id>X_DILATION_EXT</id>
        <shorttext>X_DILATION_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////x dilation size - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>Y_DILATION_EXT</id>
        <shorttext>Y_DILATION_EXT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////y dilation size - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ZERO_PADDING</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_ZERO_PADDING</shorttext>
      <baseaddr>0x4054</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_LEFT</id>
        <shorttext>PAD_LEFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////left zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_TOP</id>
        <shorttext>PAD_TOP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////top zero padding size
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ZERO_PADDING_VALUE</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_ZERO_PADDING_VALUE</shorttext>
      <baseaddr>0x4058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////PAD_VALUE in CSC is always signed value
]]></longtext>
      <field>
        <id>PAD_VALUE</id>
        <shorttext>PAD_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////pad value. [7:0] for int8, [15:0] for int16/fp16
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BANK</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_BANK</shorttext>
      <baseaddr>0x405c</baseaddr>
      <width>32</width>
      <field>
        <id>DATA_BANK</id>
        <shorttext>DATA_BANK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////number of data banks - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WEIGHT_BANK</id>
        <shorttext>WEIGHT_BANK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////number of weight banks - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PRA_CFG</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_PRA_CFG</shorttext>
      <baseaddr>0x4060</baseaddr>
      <width>32</width>
      <field>
        <id>PRA_TRUNCATE</id>
        <shorttext>PRA_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <longtext><![CDATA[
////PRA truncate, range: 0~2
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CSC</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0x4064</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x4067</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CMAC_A</id>
    <shorttext>NVDLA_CMAC_A registers</shorttext>
    <baseaddr>0x5000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CMAC_A</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x5000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Convolution MAC array Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CMAC_A</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x5004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CMAC_A</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x5008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_CMAC_A</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x500c</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_MODE</id>
        <shorttext>CONV_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_CONV_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DIRECT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WINOGRAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x500f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CMAC_B</id>
    <shorttext>NVDLA_CMAC_B registers</shorttext>
    <baseaddr>0x6000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CMAC_B</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x6000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Convolution MAC array Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CMAC_B</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x6004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CMAC_B</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x6008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_CMAC_B</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x600c</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_MODE</id>
        <shorttext>CONV_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_CONV_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DIRECT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WINOGRAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x600f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CACC</id>
    <shorttext>NVDLA_CACC registers</shorttext>
    <baseaddr>0x7000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x7000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Convolution Accumulator Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x7004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x7008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x700c</baseaddr>
      <width>32</width>
      <field>
        <id>CONV_MODE</id>
        <shorttext>CONV_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_CONV_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DIRECT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WINOGRAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_0</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_DATAOUT_SIZE_0</shorttext>
      <baseaddr>0x7010</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_WIDTH</id>
        <shorttext>DATAOUT_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAOUT_HEIGHT</id>
        <shorttext>DATAOUT_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_1</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_DATAOUT_SIZE_1</shorttext>
      <baseaddr>0x7014</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_CHANNEL</id>
        <shorttext>DATAOUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_ADDR</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_DATAOUT_ADDR</shorttext>
      <baseaddr>0x7018</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_ADDR</id>
        <shorttext>DATAOUT_ADDR field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Output data address
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BATCH_NUMBER</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_BATCH_NUMBER</shorttext>
      <baseaddr>0x701c</baseaddr>
      <width>32</width>
      <field>
        <id>BATCHES</id>
        <shorttext>BATCHES field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////batch number - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_LINE_STRIDE</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_LINE_STRIDE</shorttext>
      <baseaddr>0x7020</baseaddr>
      <width>32</width>
      <field>
        <id>LINE_STRIDE</id>
        <shorttext>LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SURF_STRIDE</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_SURF_STRIDE</shorttext>
      <baseaddr>0x7024</baseaddr>
      <width>32</width>
      <field>
        <id>SURF_STRIDE</id>
        <shorttext>SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
////bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_MAP</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_DATAOUT_MAP</shorttext>
      <baseaddr>0x7028</baseaddr>
      <width>32</width>
      <field>
        <id>LINE_PACKED</id>
        <shorttext>LINE_PACKED field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAOUT_MAP_LINE_PACKED_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FALSE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TRUE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SURF_PACKED</id>
        <shorttext>SURF_PACKED field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATAOUT_MAP_SURF_PACKED_enum</enc_name>
          <enc_elem>
            <enc_elem_name>FALSE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TRUE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CLIP_CFG</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_CLIP_CFG</shorttext>
      <baseaddr>0x702c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////CLIP_TRUNCATE is unsigned value. Range: 0~16
]]></longtext>
      <field>
        <id>CLIP_TRUNCATE</id>
        <shorttext>CLIP_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////number of bits to be truncated
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OUT_SATURATION</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_OUT_SATURATION</shorttext>
      <baseaddr>0x7030</baseaddr>
      <width>32</width>
      <field>
        <id>SAT_COUNT</id>
        <shorttext>SAT_COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CACC</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0x7034</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x7037</highaddr>
  </regset>
  <regset>
    <id>NVDLA_SDP_RDMA</id>
    <shorttext>NVDLA_SDP_RDMA registers</shorttext>
    <baseaddr>0x8000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x8000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Read DMA for Single Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x8004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x8008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_WIDTH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_WIDTH</shorttext>
      <baseaddr>0x800c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
]]></longtext>
      <field>
        <id>WIDTH</id>
        <shorttext>WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_HEIGHT</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_HEIGHT</shorttext>
      <baseaddr>0x8010</baseaddr>
      <width>32</width>
      <field>
        <id>HEIGHT</id>
        <shorttext>HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_CHANNEL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_CHANNEL</shorttext>
      <baseaddr>0x8014</baseaddr>
      <width>32</width>
      <field>
        <id>CHANNEL</id>
        <shorttext>CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x8018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the src data cube will be read from external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x801c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0x8020</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BRDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BRDMA_CFG</shorttext>
      <baseaddr>0x8028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_MRDMA_CFG                     NVDLA_INCR
////    0:0     rw  MRDMA_DISABLE       init=0
////                                    enum (  NO = 0,
////                                            YES= 1
////                                    )
////
////BRDMA_DISABLE:    when sdp.BS_ALU_SRC is from REG, BRDMA need be disabled
////BRDMA_DATA_USE:   when enabled and set to MUL, sdp.BS_ALU_BYPASS should be set
////                  when enabled and set to ALU, sdp.BS_MUL_BYPASS should be set
////BRDMA_DATA_SIZE: tells the data size per element, and in INT16 Mode, should set to TWO_BYTE
]]></longtext>
      <field>
        <id>BRDMA_DISABLE</id>
        <shorttext>BRDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_USE</id>
        <shorttext>BRDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_SIZE</id>
        <shorttext>BRDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_MODE</id>
        <shorttext>BRDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_RAM_TYPE</id>
        <shorttext>BRDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x802c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>BS_BASE_ADDR_LOW</id>
        <shorttext>BS_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8030</baseaddr>
      <width>32</width>
      <field>
        <id>BS_BASE_ADDR_HIGH</id>
        <shorttext>BS_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_LINE_STRIDE</shorttext>
      <baseaddr>0x8034</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>BS_LINE_STRIDE</id>
        <shorttext>BS_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>BS_SURFACE_STRIDE</id>
        <shorttext>BS_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BATCH_STRIDE</shorttext>
      <baseaddr>0x803c</baseaddr>
      <width>32</width>
      <field>
        <id>BS_BATCH_STRIDE</id>
        <shorttext>BS_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NRDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_NRDMA_CFG</shorttext>
      <baseaddr>0x8040</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////===================================================================
////BRDMA
////===================================================================
]]></longtext>
      <field>
        <id>NRDMA_DISABLE</id>
        <shorttext>NRDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_USE</id>
        <shorttext>NRDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_SIZE</id>
        <shorttext>NRDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_MODE</id>
        <shorttext>NRDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_RAM_TYPE</id>
        <shorttext>NRDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x8044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>BN_BASE_ADDR_LOW</id>
        <shorttext>BN_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8048</baseaddr>
      <width>32</width>
      <field>
        <id>BN_BASE_ADDR_HIGH</id>
        <shorttext>BN_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_LINE_STRIDE</shorttext>
      <baseaddr>0x804c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>BN_LINE_STRIDE</id>
        <shorttext>BN_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8050</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>BN_SURFACE_STRIDE</id>
        <shorttext>BN_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BATCH_STRIDE</shorttext>
      <baseaddr>0x8054</baseaddr>
      <width>32</width>
      <field>
        <id>BN_BATCH_STRIDE</id>
        <shorttext>BN_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ERDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_ERDMA_CFG</shorttext>
      <baseaddr>0x8058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////===================================================================
////ERDMA
////===================================================================
////ERDMA_DISABLE:    when sdp.BS_ALU_SRC is from REG, ERDMA need be disabled
////ERDMA_DATA_USE:   when enabled and set to MUL, sdp.BS_ALU_BYPASS should be set
////                  when enabled and set to ALU, sdp.BS_MUL_BYPASS should be set
////ERDMA_DATA_SIZE: tells the data size per element, and in INT16 Mode, should set to TWO_BYTE
]]></longtext>
      <field>
        <id>ERDMA_DISABLE</id>
        <shorttext>ERDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_USE</id>
        <shorttext>ERDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_SIZE</id>
        <shorttext>ERDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_MODE</id>
        <shorttext>ERDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_RAM_TYPE</id>
        <shorttext>ERDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x805c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>EW_BASE_ADDR_LOW</id>
        <shorttext>EW_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8060</baseaddr>
      <width>32</width>
      <field>
        <id>EW_BASE_ADDR_HIGH</id>
        <shorttext>EW_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_LINE_STRIDE</shorttext>
      <baseaddr>0x8064</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>EW_LINE_STRIDE</id>
        <shorttext>EW_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>EW_SURFACE_STRIDE</id>
        <shorttext>EW_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BATCH_STRIDE</shorttext>
      <baseaddr>0x806c</baseaddr>
      <width>32</width>
      <field>
        <id>EW_BATCH_STRIDE</id>
        <shorttext>EW_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FEATURE_MODE_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_FEATURE_MODE_CFG</shorttext>
      <baseaddr>0x8070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Feature Configuration, Bias/BatchNorm/Elementwise
]]></longtext>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WINOGRAD</id>
        <shorttext>WINOGRAD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_WINOGRAD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUT_PRECISION</id>
        <shorttext>OUT_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_OUT_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BATCH_NUMBER</id>
        <shorttext>BATCH_NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// Batch number, range is 1~32, actual value = BATCH_NUMBER+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_DMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_DMA_CFG</shorttext>
      <baseaddr>0x8074</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_SRC_DMA_CFG_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_STATUS_NAN_INPUT_NUM</shorttext>
      <baseaddr>0x8078</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_INPUT_NUM</id>
        <shorttext>STATUS_NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_INF_INPUT_NUM</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_STATUS_INF_INPUT_NUM</shorttext>
      <baseaddr>0x807c</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_INF_INPUT_NUM</id>
        <shorttext>STATUS_INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x8080</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_DMA_EN</id>
        <shorttext>PERF_DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_NAN_INF_COUNT_EN</id>
        <shorttext>PERF_NAN_INF_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_MRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_MRDMA_READ_STALL</shorttext>
      <baseaddr>0x8084</baseaddr>
      <width>32</width>
      <field>
        <id>MRDMA_STALL</id>
        <shorttext>MRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of M read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_BRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_BRDMA_READ_STALL</shorttext>
      <baseaddr>0x8088</baseaddr>
      <width>32</width>
      <field>
        <id>BRDMA_STALL</id>
        <shorttext>BRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of B read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_NRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_NRDMA_READ_STALL</shorttext>
      <baseaddr>0x808c</baseaddr>
      <width>32</width>
      <field>
        <id>NRDMA_STALL</id>
        <shorttext>NRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of N read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ERDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_ERDMA_READ_STALL</shorttext>
      <baseaddr>0x8090</baseaddr>
      <width>32</width>
      <field>
        <id>ERDMA_STALL</id>
        <shorttext>ERDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of E read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x8093</highaddr>
  </regset>
  <regset>
    <id>NVDLA_SDP</id>
    <shorttext>NVDLA_SDP registers</shorttext>
    <baseaddr>0x9000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x9000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Functional Logic and Write DMA for Single Data Processor Registers
//// 
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x9004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_ACCESS_CFG</shorttext>
      <baseaddr>0x9008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content Program -- begin
//// LUT_DATA When WRITE, the value will be wrote to a specific LUT entry
//// When READ,  the value is read from a specific LUT entry
]]></longtext>
      <field>
        <id>LUT_ADDR</id>
        <shorttext>LUT_ADDR field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
//// The address to access the Table
]]></longtext>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_TABLE_ID</id>
        <shorttext>LUT_TABLE_ID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_TABLE_ID_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_ACCESS_TYPE</id>
        <shorttext>LUT_ACCESS_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>READ</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WRITE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_DATA</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_ACCESS_DATA</shorttext>
      <baseaddr>0x900c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_DATA</id>
        <shorttext>LUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_CFG</shorttext>
      <baseaddr>0x9010</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content Program -- end
//// LUT Index -- begin
]]></longtext>
      <field>
        <id>LUT_LE_FUNCTION</id>
        <shorttext>LUT_LE_FUNCTION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_LE_FUNCTION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>EXPONENT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LINEAR</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_UFLOW_PRIORITY</id>
        <shorttext>LUT_UFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when underflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_UFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_OFLOW_PRIORITY</id>
        <shorttext>LUT_OFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when overflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_OFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_HYBRID_PRIORITY</id>
        <shorttext>LUT_HYBRID_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when hit or miss happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_HYBRID_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_INFO</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_INFO</shorttext>
      <baseaddr>0x9014</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_INDEX_OFFSET</id>
        <shorttext>LUT_LE_INDEX_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_INDEX_SELECT</id>
        <shorttext>LUT_LE_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_INDEX_SELECT</id>
        <shorttext>LUT_LO_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_START</shorttext>
      <baseaddr>0x9018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32
//// Pipeline=FP: FP32, denorm/inf/nan are not allowed;
]]></longtext>
      <field>
        <id>LUT_LE_START</id>
        <shorttext>LUT_LE_START field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LE_lut coverage range is [min, max], LUT_LE_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_END</shorttext>
      <baseaddr>0x901c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_END</id>
        <shorttext>LUT_LE_END field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LE_lut coverage range is [min, max], LUT_LE_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_START</shorttext>
      <baseaddr>0x9020</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_START</id>
        <shorttext>LUT_LO_START field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LO_lut coverage range is [min, max], LUT_LO_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_END</shorttext>
      <baseaddr>0x9024</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_END</id>
        <shorttext>LUT_LO_END field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LO_lut coverage range is [min, max], LUT_LO_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SCALE</shorttext>
      <baseaddr>0x9028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, inf/nan are not supported
]]></longtext>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SHIFT</shorttext>
      <baseaddr>0x902c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: UINT5
//// Pipeline=FP: DONT care
]]></longtext>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SCALE</shorttext>
      <baseaddr>0x9030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, inf/nan are not supported
]]></longtext>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SHIFT</shorttext>
      <baseaddr>0x9034</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x9038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Index -- end
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_WIDTH</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_WIDTH</shorttext>
      <baseaddr>0x903c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
//// Pipeline = INT/FP, U13
]]></longtext>
      <field>
        <id>WIDTH</id>
        <shorttext>WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_HEIGHT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_HEIGHT</shorttext>
      <baseaddr>0x9040</baseaddr>
      <width>32</width>
      <field>
        <id>HEIGHT</id>
        <shorttext>HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_CHANNEL</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_CHANNEL</shorttext>
      <baseaddr>0x9044</baseaddr>
      <width>32</width>
      <field>
        <id>CHANNEL</id>
        <shorttext>CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x9048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote to external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x904c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0x9050</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0x9054</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_CFG</shorttext>
      <baseaddr>0x9058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Bias
////====================================================
]]></longtext>
      <field>
        <id>BS_BYPASS</id>
        <shorttext>BS_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_BYPASS</id>
        <shorttext>BS_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_ALGO</id>
        <shorttext>BS_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_BYPASS</id>
        <shorttext>BS_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_PRELU</id>
        <shorttext>BS_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_RELU_BYPASS</id>
        <shorttext>BS_RELU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_RELU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_ALU_CFG</shorttext>
      <baseaddr>0x905c</baseaddr>
      <width>32</width>
      <field>
        <id>BS_ALU_SRC</id>
        <shorttext>BS_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////    1:1     rw  BS_ALU_SHIFT_DIR    init=0
////                                    enum (  LEFT   =0,
////                                            RIGHT  =1 
////                                    )
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_ALU_CFG_BS_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_SHIFT_VALUE</id>
        <shorttext>BS_ALU_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// U6, not used for FP pipeline
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BS_ALU_OPERAND</id>
        <shorttext>BS_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_MUL_CFG</shorttext>
      <baseaddr>0x9064</baseaddr>
      <width>32</width>
      <field>
        <id>BS_MUL_SRC</id>
        <shorttext>BS_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_MUL_CFG_BS_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_SHIFT_VALUE</id>
        <shorttext>BS_MUL_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Truncate after multiplier in DP pipeline
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x9068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BS_MUL_OPERAND</id>
        <shorttext>BS_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_CFG</shorttext>
      <baseaddr>0x906c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Batch Normalization
////====================================================
//// Module Functional Configuration on the first DP, which is mainly for Batch Normorlization, but could be used for other purpuse too
]]></longtext>
      <field>
        <id>BN_BYPASS</id>
        <shorttext>BN_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_BYPASS</id>
        <shorttext>BN_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_ALGO</id>
        <shorttext>BN_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_BYPASS</id>
        <shorttext>BN_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_PRELU</id>
        <shorttext>BN_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_RELU_BYPASS</id>
        <shorttext>BN_RELU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_RELU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_ALU_CFG</shorttext>
      <baseaddr>0x9070</baseaddr>
      <width>32</width>
      <field>
        <id>BN_ALU_SRC</id>
        <shorttext>BN_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////    1:1     rw  BN_ALU_SHIFT_DIR    init=0
////                                    enum (  LEFT   =0,
////                                            RIGHT  =1 
////                                    )
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_ALU_CFG_BN_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_SHIFT_VALUE</id>
        <shorttext>BN_ALU_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// U6, not used for FP pipe
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9074</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BN_ALU_OPERAND</id>
        <shorttext>BN_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_MUL_CFG</shorttext>
      <baseaddr>0x9078</baseaddr>
      <width>32</width>
      <field>
        <id>BN_MUL_SRC</id>
        <shorttext>BN_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_MUL_CFG_BN_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_SHIFT_VALUE</id>
        <shorttext>BN_MUL_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Truncate value after BN multiplier in DP pipeline, U8
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x907c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BN_MUL_OPERAND</id>
        <shorttext>BN_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_CFG</shorttext>
      <baseaddr>0x9080</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Element Wise
////====================================================
//// EW_BYPASS: bypass the whole module, all ALU/MUL/LUT will be bypassed
//// EW_ALU_BYPASS: bypass ALU(max/min/sum depends on ALU_ALGO field) logic
//// EW_ALU_ALGO:   output = max/min/sum of two input
//// EW_MUL_BYPASS: bypass MULTIPLIER logic
//// EW_MUL_PRELU:  only do a MUL when the incoming data is negtive, and the operand from RDMA is per channel
////                and the previous stage of RELU need be set as BYPASS to make the negtive number unchanged
//// EW_RELU_BYPASS: bypass RELU logic
]]></longtext>
      <field>
        <id>EW_BYPASS</id>
        <shorttext>EW_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_BYPASS</id>
        <shorttext>EW_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_ALGO</id>
        <shorttext>EW_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>EQL</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_BYPASS</id>
        <shorttext>EW_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_PRELU</id>
        <shorttext>EW_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_LUT_BYPASS</id>
        <shorttext>EW_LUT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_LUT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CFG</shorttext>
      <baseaddr>0x9084</baseaddr>
      <width>32</width>
      <field>
        <id>EW_ALU_SRC</id>
        <shorttext>EW_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_ALU_CFG_EW_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_CVT_BYPASS</id>
        <shorttext>EW_ALU_CVT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9088</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: FP32, denorm/nan/inf are not supported
]]></longtext>
      <field>
        <id>EW_ALU_OPERAND</id>
        <shorttext>EW_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_OFFSET_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_OFFSET_VALUE</shorttext>
      <baseaddr>0x908c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_OFFSET</id>
        <shorttext>EW_ALU_CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_SCALE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_SCALE_VALUE</shorttext>
      <baseaddr>0x9090</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_SCALE</id>
        <shorttext>EW_ALU_CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x9094</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_TRUNCATE</id>
        <shorttext>EW_ALU_CVT_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CFG</shorttext>
      <baseaddr>0x9098</baseaddr>
      <width>32</width>
      <field>
        <id>EW_MUL_SRC</id>
        <shorttext>EW_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_MUL_CFG_EW_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_CVT_BYPASS</id>
        <shorttext>EW_MUL_CVT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x909c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: FP32, denorm/nan/inf are not supported
]]></longtext>
      <field>
        <id>EW_MUL_OPERAND</id>
        <shorttext>EW_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_OFFSET_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_OFFSET_VALUE</shorttext>
      <baseaddr>0x90a0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_OFFSET</id>
        <shorttext>EW_MUL_CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_SCALE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_SCALE_VALUE</shorttext>
      <baseaddr>0x90a4</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_SCALE</id>
        <shorttext>EW_MUL_CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x90a8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_TRUNCATE</id>
        <shorttext>EW_MUL_CVT_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x90ac</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U8;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_TRUNCATE</id>
        <shorttext>EW_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FEATURE_MODE_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_FEATURE_MODE_CFG</shorttext>
      <baseaddr>0x90b0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Feature Configuration, Bias/BatchNorm/Elementwise
//// BATCH_NUMBER: +1
]]></longtext>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUTPUT_DST</id>
        <shorttext>OUTPUT_DST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Output data destination
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_OUTPUT_DST_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PDP</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WINOGRAD</id>
        <shorttext>WINOGRAD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_WINOGRAD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BATCH_NUMBER</id>
        <shorttext>BATCH_NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// Batch number, range is 1~32, actual value = BATCH_NUMBER+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_DMA_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_DMA_CFG</shorttext>
      <baseaddr>0x90b4</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_DMA_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BATCH_STRIDE</shorttext>
      <baseaddr>0x90b8</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BATCH_STRIDE</id>
        <shorttext>DST_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0x90bc</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, end
]]></longtext>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUT_PRECISION</id>
        <shorttext>OUT_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_OUT_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_OFFSET</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_OFFSET</shorttext>
      <baseaddr>0x90c0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_OFFSET</id>
        <shorttext>CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Offset which has been performed on output data before write to DMA
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_SCALE</shorttext>
      <baseaddr>0x90c4</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_SCALE</id>
        <shorttext>CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Scaling factor which has been performed on output data before write to DMA
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_SHIFT</shorttext>
      <baseaddr>0x90c8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_SHIFT</id>
        <shorttext>CVT_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_STATUS</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS</shorttext>
      <baseaddr>0x90cc</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////status register
]]></longtext>
      <field>
        <id>STATUS_UNEQUAL</id>
        <shorttext>STATUS_UNEQUAL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_NAN_INPUT_NUM</shorttext>
      <baseaddr>0x90d0</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_INPUT_NUM</id>
        <shorttext>STATUS_NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_INF_INPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_INF_INPUT_NUM</shorttext>
      <baseaddr>0x90d4</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_INF_INPUT_NUM</id>
        <shorttext>STATUS_INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0x90d8</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_OUTPUT_NUM</id>
        <shorttext>STATUS_NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x90dc</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_DMA_EN</id>
        <shorttext>PERF_DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_LUT_EN</id>
        <shorttext>PERF_LUT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_LUT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_SAT_EN</id>
        <shorttext>PERF_SAT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_SAT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_NAN_INF_COUNT_EN</id>
        <shorttext>PERF_NAN_INF_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WDMA_WRITE_STALL</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_WDMA_WRITE_STALL</shorttext>
      <baseaddr>0x90e0</baseaddr>
      <width>32</width>
      <field>
        <id>WDMA_STALL</id>
        <shorttext>WDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of write DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_UFLOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_UFLOW</shorttext>
      <baseaddr>0x90e4</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_UFLOW</id>
        <shorttext>LUT_UFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table underflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_OFLOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_OFLOW</shorttext>
      <baseaddr>0x90e8</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_OFLOW</id>
        <shorttext>LUT_OFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table overflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_OUT_SATURATION</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_OUT_SATURATION</shorttext>
      <baseaddr>0x90ec</baseaddr>
      <width>32</width>
      <field>
        <id>OUT_SATURATION</id>
        <shorttext>OUT_SATURATION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table overflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_HYBRID</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_HYBRID</shorttext>
      <baseaddr>0x90f0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// element number of both hit, or both miss situation that element underflow one table and at the same time overflow the other. 
]]></longtext>
      <field>
        <id>LUT_HYBRID</id>
        <shorttext>LUT_HYBRID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LE_HIT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_LE_HIT</shorttext>
      <baseaddr>0x90f4</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_HIT</id>
        <shorttext>LUT_LE_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of only linear_exponent table hitted
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LO_HIT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_LO_HIT</shorttext>
      <baseaddr>0x90f8</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_HIT</id>
        <shorttext>LUT_LO_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of only linear_only table hitted
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x90fb</highaddr>
  </regset>
  <regset>
    <id>NVDLA_PDP_RDMA</id>
    <shorttext>NVDLA_PDP_RDMA registers</shorttext>
    <baseaddr>0xa000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xa000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Planar Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xa004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xa008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_WIDTH</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_IN_WIDTH</shorttext>
      <baseaddr>0xa00c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
//// Input data cube size settings
]]></longtext>
      <field>
        <id>CUBE_IN_WIDTH</id>
        <shorttext>CUBE_IN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1. only active in non-split mode
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_HEIGHT</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_IN_HEIGHT</shorttext>
      <baseaddr>0xa010</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_HEIGHT</id>
        <shorttext>CUBE_IN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_CHANNEL</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_IN_CHANNEL</shorttext>
      <baseaddr>0xa014</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_CHANNEL</id>
        <shorttext>CUBE_IN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FLYING_MODE</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_FLYING_MODE</shorttext>
      <baseaddr>0xa018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
////redundant reg. can be removed, forget dangle in RTL for temp
]]></longtext>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Input data from SDP 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FLYING_MODE_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ON_FLYING</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>OFF_FLYING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xa01c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xa020</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0xa024</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0xa028</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_RAM_CFG</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_SRC_RAM_CFG</shorttext>
      <baseaddr>0xa02c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_SRC_RAM_CFG_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xa030</baseaddr>
      <width>32</width>
      <field>
        <id>INPUT_DATA</id>
        <shorttext>INPUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OPERATION_MODE_CFG</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_OPERATION_MODE_CFG</shorttext>
      <baseaddr>0xa034</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, input/output data cube will be splited along height x channel plane. Since PDP line buffer size is (64*112bits*8), could accomodate 2048/4096 elements in int16/int8 format, the maximum line buffer limited output width is 2048/16=128 or 4096/32=128, since the width configuration could be 8192, so the split_num could be 8192/128=64. Actual value is SPLIT_NUM+1.
]]></longtext>
      <field>
        <id>SPLIT_NUM</id>
        <shorttext>SPLIT_NUM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_KERNEL_CFG</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_POOLING_KERNEL_CFG</shorttext>
      <baseaddr>0xa038</baseaddr>
      <width>32</width>
      <field>
        <id>KERNEL_WIDTH</id>
        <shorttext>KERNEL_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_POOLING_KERNEL_CFG_KERNEL_WIDTH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_1</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_2</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_3</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_4</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_5</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_6</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_7</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_8</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>KERNEL_STRIDE_WIDTH</id>
        <shorttext>KERNEL_STRIDE_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>4</width>
        <longtext><![CDATA[
////+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_CFG</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_POOLING_PADDING_CFG</shorttext>
      <baseaddr>0xa03c</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_WIDTH</id>
        <shorttext>PAD_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PARTIAL_WIDTH_IN</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_PARTIAL_WIDTH_IN</shorttext>
      <baseaddr>0xa040</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, input data cube will be splited along height x channel plane
]]></longtext>
      <field>
        <id>PARTIAL_WIDTH_IN_FIRST</id>
        <shorttext>PARTIAL_WIDTH_IN_FIRST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only active in split mode, that is SPLIT_NUM is NOT ZERO value. +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_LAST</id>
        <shorttext>PARTIAL_WIDTH_IN_LAST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only active in split mode, that is SPLIT_NUM is NOT ZERO value. +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_MID</id>
        <shorttext>PARTIAL_WIDTH_IN_MID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only active in split mode, that is SPLIT_NUM is NOT ZERO value. +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xa044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_READ_STALL</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_PERF_READ_STALL</shorttext>
      <baseaddr>0xa048</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_READ_STALL</id>
        <shorttext>PERF_READ_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_PDP_RDMA</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xa04c</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xa04f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_PDP</id>
    <shorttext>NVDLA_PDP registers</shorttext>
    <baseaddr>0xb000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xb000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Planar Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xb004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xb008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_WIDTH</shorttext>
      <baseaddr>0xb00c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
//// Input data cube size settings
]]></longtext>
      <field>
        <id>CUBE_IN_WIDTH</id>
        <shorttext>CUBE_IN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction used in non-split mode, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_HEIGHT</shorttext>
      <baseaddr>0xb010</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_HEIGHT</id>
        <shorttext>CUBE_IN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction used in non-split mode, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_CHANNEL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_CHANNEL</shorttext>
      <baseaddr>0xb014</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_CHANNEL</id>
        <shorttext>CUBE_IN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction used in non-split mode, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_WIDTH</shorttext>
      <baseaddr>0xb018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Output data cube size settings
]]></longtext>
      <field>
        <id>CUBE_OUT_WIDTH</id>
        <shorttext>CUBE_OUT_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction used in non-split mode, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_HEIGHT</shorttext>
      <baseaddr>0xb01c</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_OUT_HEIGHT</id>
        <shorttext>CUBE_OUT_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction used in non-split mode, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_CHANNEL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_CHANNEL</shorttext>
      <baseaddr>0xb020</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_OUT_CHANNEL</id>
        <shorttext>CUBE_OUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction used in non-split mode, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OPERATION_MODE_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_OPERATION_MODE_CFG</shorttext>
      <baseaddr>0xb024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
]]></longtext>
      <field>
        <id>POOLING_METHOD</id>
        <shorttext>POOLING_METHOD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OPERATION_MODE_CFG_POOLING_METHOD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_AVERAGE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_MAX</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_MIN</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Input data from SDP 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OPERATION_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ON_FLYING</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>OFF_FLYING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SPLIT_NUM</id>
        <shorttext>SPLIT_NUM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, input/output data cube will be splited along height x channel plane. Since PDP line buffer size is (64*112bits*8), could accomodate 2048/4096 elements in int16/int8 format, the maximum line buffer limited output width is 2048/16=128 or 4096/32=128, since the width configuration could be 8192, so the split_num could be 8192/128=64. Actual value is SPLIT_NUM+1.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_FLUSH_TO_ZERO</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_FLUSH_TO_ZERO</shorttext>
      <baseaddr>0xb028</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero, only active in off-flying mode
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PARTIAL_WIDTH_IN</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PARTIAL_WIDTH_IN</shorttext>
      <baseaddr>0xb02c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, output data cube will be splited along height x channel plane
]]></longtext>
      <field>
        <id>PARTIAL_WIDTH_IN_FIRST</id>
        <shorttext>PARTIAL_WIDTH_IN_FIRST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_LAST</id>
        <shorttext>PARTIAL_WIDTH_IN_LAST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_MID</id>
        <shorttext>PARTIAL_WIDTH_IN_MID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode and SPLIT_NUM is set more than 1, +1. PARTIAL_WIDTH_IN_FIRST + PARTIAL_WIDTH_IN_LAST + PARTIAL_WIDTH_IN_MID = input cube width
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PARTIAL_WIDTH_OUT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PARTIAL_WIDTH_OUT</shorttext>
      <baseaddr>0xb030</baseaddr>
      <width>32</width>
      <field>
        <id>PARTIAL_WIDTH_OUT_FIRST</id>
        <shorttext>PARTIAL_WIDTH_OUT_FIRST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_OUT_LAST</id>
        <shorttext>PARTIAL_WIDTH_OUT_LAST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_OUT_MID</id>
        <shorttext>PARTIAL_WIDTH_OUT_MID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, and SPLIT_NUM is set more than 1, +1. PARTIAL_WIDTH_OUT_FIRST + PARTIAL_WIDTH_OUT_LAST + PARTIAL_WIDTH_OUT_MID = output cube width
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_KERNEL_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_KERNEL_CFG</shorttext>
      <baseaddr>0xb034</baseaddr>
      <width>32</width>
      <field>
        <id>KERNEL_WIDTH</id>
        <shorttext>KERNEL_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_POOLING_KERNEL_CFG_KERNEL_WIDTH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_1</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_2</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_3</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_4</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_5</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_6</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_7</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_8</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>KERNEL_HEIGHT</id>
        <shorttext>KERNEL_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_1</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_2</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_3</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_4</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_5</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_6</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_7</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_8</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>KERNEL_STRIDE_WIDTH</id>
        <shorttext>KERNEL_STRIDE_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>KERNEL_STRIDE_HEIGHT</id>
        <shorttext>KERNEL_STRIDE_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RECIP_KERNEL_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_RECIP_KERNEL_WIDTH</shorttext>
      <baseaddr>0xb038</baseaddr>
      <width>32</width>
      <field>
        <id>RECIP_KERNEL_WIDTH</id>
        <shorttext>RECIP_KERNEL_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <longtext><![CDATA[
//// reciprocal of kernel_width, set to actual value * 2^16 when INT8/INT16 format enabled. and set to actual value for fp16 precision mode with fp17 data format.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RECIP_KERNEL_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_RECIP_KERNEL_HEIGHT</shorttext>
      <baseaddr>0xb03c</baseaddr>
      <width>32</width>
      <field>
        <id>RECIP_KERNEL_HEIGHT</id>
        <shorttext>RECIP_KERNEL_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <longtext><![CDATA[
//// reciprocal of kernel_height, set to actual value * 2^16 when INT8/INT16 format enabled. and set to actual value for fp16 precision mode with fp17 data format.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_CFG</shorttext>
      <baseaddr>0xb040</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_LEFT</id>
        <shorttext>PAD_LEFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode. 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_TOP</id>
        <shorttext>PAD_TOP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_RIGHT</id>
        <shorttext>PAD_RIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_BOTTOM</id>
        <shorttext>PAD_BOTTOM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_1_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_1_CFG</shorttext>
      <baseaddr>0xb044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////PAD_VALUE_1X means the value in padding position. pad value only active in average pooling mode.
////it is a signed value. please note its signed MSB bits,reg setting need signed bit extended.
////For INT8, active pad value is signed 8bit value, 1x active bits is LSB 8bits; 
////For INT16, active pad value is a 16bits number. 1x active bits is LSB 16bits
////For FP16, pad value should always be set to value 0, support +/- 0 with fp17 format,sign bit extended.
]]></longtext>
      <field>
        <id>PAD_VALUE_1X</id>
        <shorttext>PAD_VALUE_1X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_2_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_2_CFG</shorttext>
      <baseaddr>0xb048</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_2X</id>
        <shorttext>PAD_VALUE_2X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_3_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_3_CFG</shorttext>
      <baseaddr>0xb04c</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_3X</id>
        <shorttext>PAD_VALUE_3X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_4_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_4_CFG</shorttext>
      <baseaddr>0xb050</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_4X</id>
        <shorttext>PAD_VALUE_4X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_5_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_5_CFG</shorttext>
      <baseaddr>0xb054</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_5X</id>
        <shorttext>PAD_VALUE_5X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_6_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_6_CFG</shorttext>
      <baseaddr>0xb058</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_6X</id>
        <shorttext>PAD_VALUE_6X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_7_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_7_CFG</shorttext>
      <baseaddr>0xb05c</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_7X</id>
        <shorttext>PAD_VALUE_7X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xb060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xb064</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0xb068</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0xb06c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xb070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote to external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xb074</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0xb078</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0xb07c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_RAM_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_RAM_CFG</shorttext>
      <baseaddr>0xb080</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_RAM_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xb084</baseaddr>
      <width>32</width>
      <field>
        <id>INPUT_DATA</id>
        <shorttext>INPUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_INF_INPUT_NUM</shorttext>
      <baseaddr>0xb088</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////status register
]]></longtext>
      <field>
        <id>INF_INPUT_NUM</id>
        <shorttext>INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_INPUT_NUM</shorttext>
      <baseaddr>0xb08c</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_INPUT_NUM</id>
        <shorttext>NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0xb090</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_OUTPUT_NUM</id>
        <shorttext>NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xb094</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0xb098</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_PERF_READ_STALL               NVDLA_INCR 
////    31:0    r   PERF_READ_STALL     init=0 // element number that for both LUT under-flow.
////
]]></longtext>
      <field>
        <id>PERF_WRITE_STALL</id>
        <shorttext>PERF_WRITE_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xb09c</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xb09f</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CDP_RDMA</id>
    <shorttext>NVDLA_CDP_RDMA registers</shorttext>
    <baseaddr>0xc000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xc000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Read DMA for Channel Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xc004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xc008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_WIDTH</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_WIDTH</shorttext>
      <baseaddr>0xc00c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
]]></longtext>
      <field>
        <id>WIDTH</id>
        <shorttext>WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_HEIGHT</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_HEIGHT</shorttext>
      <baseaddr>0xc010</baseaddr>
      <width>32</width>
      <field>
        <id>HEIGHT</id>
        <shorttext>HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_CHANNEL</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_CHANNEL</shorttext>
      <baseaddr>0xc014</baseaddr>
      <width>32</width>
      <field>
        <id>CHANNEL</id>
        <shorttext>CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xc018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xc01c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0xc020</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0xc024</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_DMA_CFG</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_DMA_CFG</shorttext>
      <baseaddr>0xc028</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_SRC_DMA_CFG_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_COMPRESSION_EN</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_SRC_COMPRESSION_EN</shorttext>
      <baseaddr>0xc02c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data is compresed or not, always disable in NVDLA version 1.0
]]></longtext>
      <field>
        <id>SRC_COMPRESSION_EN</id>
        <shorttext>SRC_COMPRESSION_EN field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_OPERATION_MODE</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_OPERATION_MODE</shorttext>
      <baseaddr>0xc030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, end
////Always disable this reg in the 1st verion.
////1:0     rw  OPERATION_MODE      init=0
]]></longtext>
      <field>
        <id>OPERATION_MODE</id>
        <shorttext>OPERATION_MODE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OPERATION_MODE_OPERATION_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>READPHILE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WRITEPHILE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ORDINARY</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xc034</baseaddr>
      <width>32</width>
      <field>
        <id>INPUT_DATA</id>
        <shorttext>INPUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xc038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
///////////////////////////////////////////
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_READ_STALL</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_PERF_READ_STALL</shorttext>
      <baseaddr>0xc03c</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_READ_STALL</id>
        <shorttext>PERF_READ_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CDP_RDMA</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xc040</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xc043</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CDP</id>
    <shorttext>NVDLA_CDP registers</shorttext>
    <baseaddr>0xd000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xd000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Functional Logic and Write DMA for Channel Data Processor Registers
//// --------------------------------------------------------------------------
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xd004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_ACCESS_CFG</shorttext>
      <baseaddr>0xd008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content setup, begin
]]></longtext>
      <field>
        <id>LUT_ADDR</id>
        <shorttext>LUT_ADDR field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////LUT access start address for one reading or writting process
]]></longtext>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_TABLE_ID</id>
        <shorttext>LUT_TABLE_ID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_TABLE_ID_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_ACCESS_TYPE</id>
        <shorttext>LUT_ACCESS_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>READ</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WRITE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_DATA</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_ACCESS_DATA</shorttext>
      <baseaddr>0xd00c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_DATA</id>
        <shorttext>LUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////signed data 
//// Data for LUT content access,
//// When LUT_ACCESS_TYPE == WRITE, this register means data that be written to LUT
//// When LUT_ACCESS_TYPE == READ, this register means data that read from LUT
]]></longtext>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_CFG</shorttext>
      <baseaddr>0xd010</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_FUNCTION</id>
        <shorttext>LUT_LE_FUNCTION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// LE_lut function
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_LE_FUNCTION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>EXPONENT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LINEAR</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_UFLOW_PRIORITY</id>
        <shorttext>LUT_UFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when underflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_UFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_OFLOW_PRIORITY</id>
        <shorttext>LUT_OFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when overflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_OFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_HYBRID_PRIORITY</id>
        <shorttext>LUT_HYBRID_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when hit or miss happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_HYBRID_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_INFO</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_INFO</shorttext>
      <baseaddr>0xd014</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_INDEX_OFFSET</id>
        <shorttext>LUT_LE_INDEX_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LE_lut works as exponent, 8bits for all data type.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_INDEX_SELECT</id>
        <shorttext>LUT_LE_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LE_lut works as linear,6bits for int8, 7bits for int16, 8bits for fp16
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_INDEX_SELECT</id>
        <shorttext>LUT_LO_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LO_lut, it is a Linear only table,6bits for int8, 7bits for int16, 8bits for fp16
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_START_LOW</shorttext>
      <baseaddr>0xd018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LE_lut coverage range is [le_min, le_max], signed value
//// when LE works as linear table, LUT_LE_START equals to the value of le_min;
//// when LE works as exponential table, and LUT_LE_INDEX_OFFSET>=0, LUT_LE_START+2^LUT_LE_INDEX_OFFSET equals the value of le_min;
//// when LE works as exponential table, and LUT_LE_INDEX_OFFSET<0,  LUT_LE_START equals to the value of le_min.
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LE_START_LOW</id>
        <shorttext>LUT_LE_START_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_START_HIGH</shorttext>
      <baseaddr>0xd01c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_START_HIGH</id>
        <shorttext>LUT_LE_START_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_END_LOW</shorttext>
      <baseaddr>0xd020</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LE_lut coverage range is [le_min,le_max], signed value
//// LUT_LE_END equals to the value of le_max;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LE_END_LOW</id>
        <shorttext>LUT_LE_END_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_END_HIGH</shorttext>
      <baseaddr>0xd024</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_END_HIGH</id>
        <shorttext>LUT_LE_END_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_START_LOW</shorttext>
      <baseaddr>0xd028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LO_lut coverage range is [lo_min, lo_max], signed value
//// LUT_LO_START equals to the value of lo_min;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LO_START_LOW</id>
        <shorttext>LUT_LO_START_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_START_HIGH</shorttext>
      <baseaddr>0xd02c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_START_HIGH</id>
        <shorttext>LUT_LO_START_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_END_LOW</shorttext>
      <baseaddr>0xd030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LO_lut coverage range is [lo_min, lo_max], signed value
//// LUT_LO_END equals to the value of lo_max;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LO_END_LOW</id>
        <shorttext>LUT_LO_END_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_END_HIGH</shorttext>
      <baseaddr>0xd034</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_END_HIGH</id>
        <shorttext>LUT_LO_END_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SCALE</shorttext>
      <baseaddr>0xd038</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SHIFT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SHIFT</shorttext>
      <baseaddr>0xd03c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SCALE</shorttext>
      <baseaddr>0xd040</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SHIFT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SHIFT</shorttext>
      <baseaddr>0xd044</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xd048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content setup, end
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FUNC_BYPASS</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_FUNC_BYPASS</shorttext>
      <baseaddr>0xd04c</baseaddr>
      <width>32</width>
      <field>
        <id>SQSUM_BYPASS</id>
        <shorttext>SQSUM_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////square_sum process bypass control, DISABLE means disable bypass control and function works normally, ENABLE means function be bypassed.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FUNC_BYPASS_SQSUM_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>MUL_BYPASS</id>
        <shorttext>MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////multiplier after interpolator bypass control, DISABLE means disable bypass control and function works normally, ENABLE means function be bypassed.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FUNC_BYPASS_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xd050</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xd054</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0xd058</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0xd05c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_DMA_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_DMA_CFG</shorttext>
      <baseaddr>0xd060</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_DMA_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_COMPRESSION_EN</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_COMPRESSION_EN</shorttext>
      <baseaddr>0xd064</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data is compresed or not, always disable in NVDLA version 1.0
]]></longtext>
      <field>
        <id>DST_COMPRESSION_EN</id>
        <shorttext>DST_COMPRESSION_EN field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xd068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, end
]]></longtext>
      <field>
        <id>INPUT_DATA_TYPE</id>
        <shorttext>INPUT_DATA_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_FLUSH_TO_ZERO</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_FLUSH_TO_ZERO</shorttext>
      <baseaddr>0xd06c</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_LRN_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_LRN_CFG</shorttext>
      <baseaddr>0xd070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// figure out we need data conversion config or not
]]></longtext>
      <field>
        <id>NORMALZ_LEN</id>
        <shorttext>NORMALZ_LEN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <longtext><![CDATA[
////  the number of channels to sum over
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_LRN_CFG_NORMALZ_LEN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LEN3</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN5</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN7</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN9</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_OFFSET</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_OFFSET</shorttext>
      <baseaddr>0xd074</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_OFFSET</id>
        <shorttext>DATIN_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Input data convertor offset, signed data; 8bits for int8, 16bits for int16, 16bits for fp16.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_SCALE</shorttext>
      <baseaddr>0xd078</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_SCALE</id>
        <shorttext>DATIN_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Input data convertor scaling factor, signed data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_SHIFTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_SHIFTER</shorttext>
      <baseaddr>0xd07c</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_SHIFTER</id>
        <shorttext>DATIN_SHIFTER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////  Input data convertor shifter factor, unsigned data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_OFFSET</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_OFFSET</shorttext>
      <baseaddr>0xd080</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_OFFSET</id>
        <shorttext>DATOUT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Output data convertor offset, signed data; 25bits for int8, 32bits for int16, 16bits for fp16.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_SCALE</shorttext>
      <baseaddr>0xd084</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_SCALE</id>
        <shorttext>DATOUT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Output data convertor scaling factor, signed data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_SHIFTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_SHIFTER</shorttext>
      <baseaddr>0xd088</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_SHIFTER</id>
        <shorttext>DATOUT_SHIFTER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <longtext><![CDATA[
////  Output data convertor shiftor factor, unsigned data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_INPUT_NUM</shorttext>
      <baseaddr>0xd08c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////////////
////status register
]]></longtext>
      <field>
        <id>NAN_INPUT_NUM</id>
        <shorttext>NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_INF_INPUT_NUM</shorttext>
      <baseaddr>0xd090</baseaddr>
      <width>32</width>
      <field>
        <id>INF_INPUT_NUM</id>
        <shorttext>INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0xd094</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_OUTPUT_NUM</id>
        <shorttext>NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_OUT_SATURATION</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_OUT_SATURATION</shorttext>
      <baseaddr>0xd098</baseaddr>
      <width>32</width>
      <field>
        <id>OUT_SATURATION</id>
        <shorttext>OUT_SATURATION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// saturated element number.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xd09c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_EN</id>
        <shorttext>LUT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// lut perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_LUT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0xd0a0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_PERF_READ_STALL               NVDLA_INCR 
////    31:0    r   PERF_READ_STALL     init=0 // element number that for both LUT under-flow.
////
]]></longtext>
      <field>
        <id>PERF_WRITE_STALL</id>
        <shorttext>PERF_WRITE_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_UFLOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_UFLOW</shorttext>
      <baseaddr>0xd0a4</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_UFLOW</id>
        <shorttext>PERF_LUT_UFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_OFLOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_OFLOW</shorttext>
      <baseaddr>0xd0a8</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_OFLOW</id>
        <shorttext>PERF_LUT_OFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT over-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_HYBRID</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_HYBRID</shorttext>
      <baseaddr>0xd0ac</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_HYBRID</id>
        <shorttext>PERF_LUT_HYBRID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT miss, one is over-flow and the other is overflow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LE_HIT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_LE_HIT</shorttext>
      <baseaddr>0xd0b0</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_LE_HIT</id>
        <shorttext>PERF_LUT_LE_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for LE_lut hitted only.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LO_HIT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_LO_HIT</shorttext>
      <baseaddr>0xd0b4</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_LO_HIT</id>
        <shorttext>PERF_LUT_LO_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for LO_lut hitted only.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xd0b8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, end
]]></longtext>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xd0bb</highaddr>
  </regset>
  <regset>
    <id>NVDLA_GEC</id>
    <shorttext>NVDLA_GEC registers</shorttext>
    <baseaddr>0xe000</baseaddr>
    <reg>
      <id>FEATURE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>FEATURE</shorttext>
      <baseaddr>0xe000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Error Collator Registers
////==================================
//// GLOBAL SLICE
////==================================
]]></longtext>
      <field>
        <id>NUM_ERR</id>
        <shorttext>NUM_ERR field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>43</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// Number of errors connected to this collator. This is passed as a build time option to the plugin
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>NUM_ERR_SLICES</id>
        <shorttext>NUM_ERR_SLICES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// Number of error slices supported by this error collator, does not include the GlobalSpace and is 
//// derived by ceil (NUM_ERR/32). SW shall first read this register to determine the number of slices 
//// and read the required number of Error_Status registers .
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>SWRESET</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>SWRESET</shorttext>
      <baseaddr>0xe004</baseaddr>
      <width>32</width>
      <field>
        <id>SWRST</id>
        <shorttext>SWRST field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// 1'b1 : Issue a SW reset to the Error Collator. This will reset all the registers(Except SCR), counters 
////        and logic of the Error Collator. SW can use this bit to flush errors logged into the error collator 
////        for ex, after Boot, SC7/8 exit.
//// 1'b0 : Do nothing, reset value.
//// This bit is auto-cleared.
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>MISSIONERR_TYPE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_TYPE</shorttext>
      <baseaddr>0xe008</baseaddr>
      <width>32</width>
      <field>
        <id>CODE</id>
        <shorttext>CODE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>5</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// This register indicates the fault code of the register based on the value of MISSIONERR_INDEX Register. 
//// This can be used by a fault handling agent to triage an error without requiring device-specific code.The
//// possible values of this field are:
////   6'd0  : None
////   6'd1  : Parity Error on internal data path
////   6'd2  : ECC SEC Error on internal data path
////   6'd3  : ECC DED Error on internal data path
////   6'd4  : Comparator Error
////   6'd5  : Register Parity Error
////   6'd6  : Parity Error SEC Error from on-chip SRAM/Fifo
////   6'd7  : ECC SEC Error from on-chip SRAM/Fifo
////   6'd8  : ECC DED Error from on-chip SRAM/Fifo
////   6'd9  : Clock Monitor ErrorOther Error
////   6'd10 : Voltage Error
////   6'd11 : Temperature Error
////   6'd16 : SW Correctable Error
////   6'd17 : SW Un-Correctable Error
////   6'd32 : Other HW Correctable Error
////   6'd33 : Other HW Uncorrectable Error
//// All other values : Reserved for future use.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CURRENT_COUNTER_VALUE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>CURRENT_COUNTER_VALUE</shorttext>
      <baseaddr>0xe00c</baseaddr>
      <width>32</width>
      <field>
        <id>VALUE</id>
        <shorttext>VALUE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>9</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Provides the current value of the counter corresponding to the error in MissionErr_Index Register. 
//// Default provides the value of error 0 counter. 
//// Bit[8] is the ovrerflow bit post which the counter saturates and does not counter further. 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>MISSIONERR_INDEX</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_INDEX</shorttext>
      <baseaddr>0xe014</baseaddr>
      <width>32</width>
      <field>
        <id>IDX</id>
        <shorttext>IDX field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>7</width>
        <longtext><![CDATA[
//// BINARY Encoded. For error number 32, register should be programmed with value 0x20. 
//// Write to this register with Error number will update:
////   - MISSIONERR_TYPE Register with the Error-Code for the Error.
////   - CURRENT_COUNTER_VALUE Register with the error's SEC/DED Counter.
////   - MISSIONERR_USERVALUE with value of the first error_<i>_user signal.
//// SW can use this to trage the error.
//// number shall update the MISSIONERR_TYPE register with the error code and the Current_Counter_Value register 
//// with the value of the errors SEC/DED counter. SW can use this register to triage the error.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CORRECTABLE_THRESHOLD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>CORRECTABLE_THRESHOLD</shorttext>
      <baseaddr>0xe018</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Threshold value for all SEC Fault Reporting Units connected to this error collator.
//// SEC Errors are logged once the threshold is reached and the overflow bit is set.
//// 7'b0  : Log SEC error after receiving 1 Error.
//// 7'b1  : Log SEC error after receiving 2 Errors. 
//// ...
//// 7'bFF : Log SEC error after receiving 256 Errors.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>MISSIONERR_INJECT_UNLOCK</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_INJECT_UNLOCK</shorttext>
      <baseaddr>0xe01c</baseaddr>
      <width>32</width>
      <field>
        <id>VALUE</id>
        <shorttext>VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Writes to ERRSLICE_XXX_MISSIONERR_INJECT registers are disabled until this register is written with a value of 0xE1. 
//// This is to prevent an inadvertent safety error injection in the safety plugin due to: 
////  1. A fault on ERRSLICE_XXX_MISSIONERR_INJECT register itself.
////  2. Erroneous SW.
//// The register shall be written with a value of 0x0 to reestablish the lock after user has completed the error injection testing. 
//// 0xE1 : Unlock the MISSIONERR_INJECT Register
//// 0x0  : Lock the MISSIONERR_INJECT Register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>MISSIONERR_INJECT_UNLOCK_VALUE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LOCK</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>UNLOCK</enc_elem_name>
            <enc_elem_value>0xe1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x20 to 0x2C = Reserved for future use.
////==================================
//// ERROR SLICE - 0
////==================================
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Disable Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe034</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b10.
////1'b0 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe03c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_31 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_31 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_30 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_30 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_29 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_29 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_28 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_28 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_27 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_27 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_26 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_26 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_25 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_25 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_24 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_24 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_23 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_23 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_22 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_22 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_21 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_21 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_20 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_20 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_19 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_19 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_18 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_18 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_17 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_17 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_16 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_16 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_15 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_15 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_8 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<WL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_8 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_7 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<WL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_7 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_6 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DH> to allow for error injection.
////1'b0 -> De-Asseert inject_error_6 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_5 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DH> to allow for error injection.
////1'b0 -> De-Asseert inject_error_5 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_4 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_4 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_3 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_3 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_2 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<BDMA> to allow for error injection.
////1'b0 -> De-Asseert inject_error_2 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_1 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<BDMA> to allow for error injection.
////1'b0 -> De-Asseert inject_error_1 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_0 output for Register Parity Error to NV_NVDLA_GLB_FC_err_collator to allow for error injection.
////1'b0 -> De-Asseert inject_error_0 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe040</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Disable Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe044</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b10.
////1'b0 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe050</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x28 to 0x30 = Reserved for future use.
////==================================
//// ERROR SLICE - 1
////==================================
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe064</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe06c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_63 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<IMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_63 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_62 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_B> to allow for error injection.
////1'b0 -> De-Asseert inject_error_62 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_61 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_B> to allow for error injection.
////1'b0 -> De-Asseert inject_error_61 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_60 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_A> to allow for error injection.
////1'b0 -> De-Asseert inject_error_60 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_59 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_A> to allow for error injection.
////1'b0 -> De-Asseert inject_error_59 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_58 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_58 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_57 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_57 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_56 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<PDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_56 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_55 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<PDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_55 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_54 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<E2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_54 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_53 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<E2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_53 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_52 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<N2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_52 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_51 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<N2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_51 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_50 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<B2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_50 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_49 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<B2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_49 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_48 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_48 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_47 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_47 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_46 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_46 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_45 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_45 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_44 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_44 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_43 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_43 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_42 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_42 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_41 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_41 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_40 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_40 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_39 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_39 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_38 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_38 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_37 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_37 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_36 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_36 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_35 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_35 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_34 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_34 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_33 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_33 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_32 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_32 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe070</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe074</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe078</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe080</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS</shorttext>
      <baseaddr>0xe084</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Disables ECC correction in ECC Terminate plugins for <NV_DLA>.<FALCON>.<IMEM> and shall report single bit errors over the ded_err_pulse[1:0] to only allow detection and no correction.
////1'b0 -> ECC correction is enabled in ECC terminate plugins for <NV_DLA>.<FALCON>.<IMEM> and shall correct single bit errors and report them over sec_err_pulse[1:0]
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe090</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x28 to 0x30 = Reserved for future use.
////==================================
//// ERROR SLICE - 2
////==================================
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Disable Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe094</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe098</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b10.
////1'b0 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe09c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_65 output for Parity Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<DMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_65 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_INJECT_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_64 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<IMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_64 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_INJECT_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe0a0</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Disable Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe0a4</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe0a8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b10.
////1'b0 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe0b0</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <highaddr>0xe0b3</highaddr>
  </regset>
  <regset>
    <id>NVDLA_CVIF</id>
    <shorttext>NVDLA_CVIF registers</shorttext>
    <baseaddr>0xf000</baseaddr>
    <reg>
      <id>CFG_RD_WEIGHT_0</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_0</shorttext>
      <baseaddr>0xf000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////CVIF Regiseters
]]></longtext>
      <field>
        <id>RD_WEIGHT_BDMA</id>
        <shorttext>RD_WEIGHT_BDMA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP</id>
        <shorttext>RD_WEIGHT_SDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_PDP</id>
        <shorttext>RD_WEIGHT_PDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_CDP</id>
        <shorttext>RD_WEIGHT_CDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_RD_WEIGHT_1</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_1</shorttext>
      <baseaddr>0xf004</baseaddr>
      <width>32</width>
      <field>
        <id>RD_WEIGHT_SDP_B</id>
        <shorttext>RD_WEIGHT_SDP_B field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP_N</id>
        <shorttext>RD_WEIGHT_SDP_N field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_SDP_E</id>
        <shorttext>RD_WEIGHT_SDP_E field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_CDMA_DAT</id>
        <shorttext>RD_WEIGHT_CDMA_DAT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_RD_WEIGHT_2</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_RD_WEIGHT_2</shorttext>
      <baseaddr>0xf008</baseaddr>
      <width>32</width>
      <field>
        <id>RD_WEIGHT_CDMA_WT</id>
        <shorttext>RD_WEIGHT_CDMA_WT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RBK</id>
        <shorttext>RD_WEIGHT_RBK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RSV_1</id>
        <shorttext>RD_WEIGHT_RSV_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>RD_WEIGHT_RSV_0</id>
        <shorttext>RD_WEIGHT_RSV_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_WR_WEIGHT_0</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_WR_WEIGHT_0</shorttext>
      <baseaddr>0xf00c</baseaddr>
      <width>32</width>
      <field>
        <id>WR_WEIGHT_BDMA</id>
        <shorttext>WR_WEIGHT_BDMA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_SDP</id>
        <shorttext>WR_WEIGHT_SDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_PDP</id>
        <shorttext>WR_WEIGHT_PDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_CDP</id>
        <shorttext>WR_WEIGHT_CDP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_WR_WEIGHT_1</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_WR_WEIGHT_1</shorttext>
      <baseaddr>0xf010</baseaddr>
      <width>32</width>
      <field>
        <id>WR_WEIGHT_RBK</id>
        <shorttext>WR_WEIGHT_RBK field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_2</id>
        <shorttext>WR_WEIGHT_RSV_2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_1</id>
        <shorttext>WR_WEIGHT_RSV_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_WEIGHT_RSV_0</id>
        <shorttext>WR_WEIGHT_RSV_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_OUTSTANDING_CNT</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>CFG_OUTSTANDING_CNT</shorttext>
      <baseaddr>0xf014</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// outstanding AXI transactions in unit of 64Byte, less than 256
//// +1: NOTE: as CVIF will send up to 256B stransaction, so OS_CNT need be at least 3.
]]></longtext>
      <field>
        <id>RD_OS_CNT</id>
        <shorttext>RD_OS_CNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>WR_OS_CNT</id>
        <shorttext>WR_OS_CNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// reserved
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>STATUS</id>
      <parentpath>NVDLA_CVIF</parentpath>
      <shorttext>STATUS</shorttext>
      <baseaddr>0xf018</baseaddr>
      <width>32</width>
      <field>
        <id>IDLE</id>
        <shorttext>IDLE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_IDLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0xf01b</highaddr>
  </regset>
  <regset>
    <id>NVDLA_BDMA</id>
    <shorttext>NVDLA_BDMA registers</shorttext>
    <baseaddr>0x10000</baseaddr>
    <reg>
      <id>CFG_SRC_ADDR_LOW</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_ADDR_LOW</shorttext>
      <baseaddr>0x10000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Bridge DMA Registers
]]></longtext>
      <field>
        <id>V32</id>
        <shorttext>V32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_HIGH to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_ADDR_HIGH</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_ADDR_HIGH</shorttext>
      <baseaddr>0x10004</baseaddr>
      <width>32</width>
      <field>
        <id>V8</id>
        <shorttext>V8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_LOW to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_ADDR_LOW</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_ADDR_LOW</shorttext>
      <baseaddr>0x10008</baseaddr>
      <width>32</width>
      <field>
        <id>V32</id>
        <shorttext>V32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_HIGH to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_ADDR_HIGH</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_ADDR_HIGH</shorttext>
      <baseaddr>0x1000c</baseaddr>
      <width>32</width>
      <field>
        <id>V8</id>
        <shorttext>V8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_LOW to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LINE</shorttext>
      <baseaddr>0x10010</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1
////in unit of 32B
]]></longtext>
      <field>
        <id>SIZE</id>
        <shorttext>SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_CMD</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_CMD</shorttext>
      <baseaddr>0x10014</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_CMD_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVSRAM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_CMD_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVSRAM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LINE_REPEAT</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LINE_REPEAT</shorttext>
      <baseaddr>0x10018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1: 
////NUMBER is from 0 to 0x1fff
////NUMBER[23:13] need be set as 0, which is reserved
]]></longtext>
      <field>
        <id>NUMBER</id>
        <shorttext>NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_LINE</shorttext>
      <baseaddr>0x1001c</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_LINE</shorttext>
      <baseaddr>0x10020</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SURF_REPEAT</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SURF_REPEAT</shorttext>
      <baseaddr>0x10024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1
////NUMBER is from 0 to 0x1fff
////NUMBER[23:13] need be set as 0, which is reserved
]]></longtext>
      <field>
        <id>NUMBER</id>
        <shorttext>NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_SURF</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_SURF</shorttext>
      <baseaddr>0x10028</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_SURF</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_SURF</shorttext>
      <baseaddr>0x1002c</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_OP</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_OP</shorttext>
      <baseaddr>0x10030</baseaddr>
      <width>32</width>
      <field>
        <id>EN</id>
        <shorttext>EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LAUNCH0</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LAUNCH0</shorttext>
      <baseaddr>0x10034</baseaddr>
      <width>32</width>
      <field>
        <id>GRP0_LAUNCH</id>
        <shorttext>GRP0_LAUNCH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_LAUNCH0_GRP0_LAUNCH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LAUNCH1</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LAUNCH1</shorttext>
      <baseaddr>0x10038</baseaddr>
      <width>32</width>
      <field>
        <id>GRP1_LAUNCH</id>
        <shorttext>GRP1_LAUNCH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_LAUNCH1_GRP1_LAUNCH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_STATUS</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_STATUS</shorttext>
      <baseaddr>0x1003c</baseaddr>
      <width>32</width>
      <field>
        <id>STALL_COUNT_EN</id>
        <shorttext>STALL_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_STATUS_STALL_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>STATUS</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS</shorttext>
      <baseaddr>0x10040</baseaddr>
      <width>32</width>
      <field>
        <id>FREE_SLOT</id>
        <shorttext>FREE_SLOT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>14</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>IDLE</id>
        <shorttext>IDLE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_IDLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>GRP0_BUSY</id>
        <shorttext>GRP0_BUSY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_GRP0_BUSY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>GRP1_BUSY</id>
        <shorttext>GRP1_BUSY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_GRP1_BUSY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP0_READ_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP0_READ_STALL</shorttext>
      <baseaddr>0x10044</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP0_WRITE_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP0_WRITE_STALL</shorttext>
      <baseaddr>0x10048</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP1_READ_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP1_READ_STALL</shorttext>
      <baseaddr>0x1004c</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP1_WRITE_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP1_WRITE_STALL</shorttext>
      <baseaddr>0x10050</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x10053</highaddr>
  </regset>
  <regset>
    <id>NVDLA_RBK</id>
    <shorttext>NVDLA_RBK registers</shorttext>
    <baseaddr>0x11000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x11000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Rubik Engine Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x11004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x11008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_MISC_CFG</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_MISC_CFG</shorttext>
      <baseaddr>0x1100c</baseaddr>
      <width>32</width>
      <field>
        <id>RUBIK_MODE</id>
        <shorttext>RUBIK_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_RUBIK_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CONTRACT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SPLIT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MERGE</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_MISC_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_RAM_TYPE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_RAM_TYPE</shorttext>
      <baseaddr>0x11010</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_RAM_TYPE</id>
        <shorttext>DATAIN_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_0</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAIN_SIZE_0</shorttext>
      <baseaddr>0x11014</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_WIDTH</id>
        <shorttext>DATAIN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube width - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DATAIN_HEIGHT</id>
        <shorttext>DATAIN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube height - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAIN_SIZE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAIN_SIZE_1</shorttext>
      <baseaddr>0x11018</baseaddr>
      <width>32</width>
      <field>
        <id>DATAIN_CHANNEL</id>
        <shorttext>DATAIN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Input data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_HIGH</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_ADDR_HIGH</shorttext>
      <baseaddr>0x1101c</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_ADDR_HIGH</id>
        <shorttext>DAIN_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Input data address, high 8 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_ADDR_LOW</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_ADDR_LOW</shorttext>
      <baseaddr>0x11020</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_ADDR_LOW</id>
        <shorttext>DAIN_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_LINE_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_LINE_STRIDE</shorttext>
      <baseaddr>0x11024</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_LINE_STRIDE</id>
        <shorttext>DAIN_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data line stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_SURF_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_SURF_STRIDE</shorttext>
      <baseaddr>0x11028</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_SURF_STRIDE</id>
        <shorttext>DAIN_SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data surface stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAIN_PLANAR_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAIN_PLANAR_STRIDE</shorttext>
      <baseaddr>0x1102c</baseaddr>
      <width>32</width>
      <field>
        <id>DAIN_PLANAR_STRIDE</id>
        <shorttext>DAIN_PLANAR_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Input data planar stride, for merge mode only, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_RAM_TYPE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_RAM_TYPE</shorttext>
      <baseaddr>0x11030</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_RAM_TYPE</id>
        <shorttext>DATAOUT_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////indicate the source ram (CV or MC)
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVIF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MCIF</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATAOUT_SIZE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DATAOUT_SIZE_1</shorttext>
      <baseaddr>0x11034</baseaddr>
      <width>32</width>
      <field>
        <id>DATAOUT_CHANNEL</id>
        <shorttext>DATAOUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
////Output data cube channel - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_ADDR_HIGH</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_ADDR_HIGH</shorttext>
      <baseaddr>0x11038</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_ADDR_HIGH</id>
        <shorttext>DAOUT_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////Output data address, high 8 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_ADDR_LOW</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_ADDR_LOW</shorttext>
      <baseaddr>0x1103c</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_ADDR_LOW</id>
        <shorttext>DAOUT_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data address, low 32 bits
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_LINE_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_LINE_STRIDE</shorttext>
      <baseaddr>0x11040</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_LINE_STRIDE</id>
        <shorttext>DAOUT_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data line stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONTRACT_STRIDE_0</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_CONTRACT_STRIDE_0</shorttext>
      <baseaddr>0x11044</baseaddr>
      <width>32</width>
      <field>
        <id>CONTRACT_STRIDE_0</id>
        <shorttext>CONTRACT_STRIDE_0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////(DATAOUT_CHANNEL+1) * BPE / 32 * DAIN_SURF_STRIDE 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CONTRACT_STRIDE_1</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_CONTRACT_STRIDE_1</shorttext>
      <baseaddr>0x11048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////BPE = (IN_PRECISION == INT8) ? 1 : 2;
]]></longtext>
      <field>
        <id>CONTRACT_STRIDE_1</id>
        <shorttext>CONTRACT_STRIDE_1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////(DECONV_Y_STRIDE+1) * DAOUT_LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_SURF_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_SURF_STRIDE</shorttext>
      <baseaddr>0x1104c</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_SURF_STRIDE</id>
        <shorttext>DAOUT_SURF_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data surface stride, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DAOUT_PLANAR_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DAOUT_PLANAR_STRIDE</shorttext>
      <baseaddr>0x11050</baseaddr>
      <width>32</width>
      <field>
        <id>DAOUT_PLANAR_STRIDE</id>
        <shorttext>DAOUT_PLANAR_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
////Output data planar stride, for split mode only, bytes
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DECONV_STRIDE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_DECONV_STRIDE</shorttext>
      <baseaddr>0x11054</baseaddr>
      <width>32</width>
      <field>
        <id>DECONV_X_STRIDE</id>
        <shorttext>DECONV_X_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////deconvolution x stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>DECONV_Y_STRIDE</id>
        <shorttext>DECONV_Y_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////deconvolution y stride - 1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x11058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////performance register
]]></longtext>
      <field>
        <id>PERF_EN</id>
        <shorttext>PERF_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Control register to enable/disable perf Counter 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_READ_STALL</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_READ_STALL</shorttext>
      <baseaddr>0x1105c</baseaddr>
      <width>32</width>
      <field>
        <id>RD_STALL_CNT</id>
        <shorttext>RD_STALL_CNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////RD_STALL Count stall cycles of read DMA for one layer 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_RBK</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0x11060</baseaddr>
      <width>32</width>
      <field>
        <id>WR_STALL_CNT</id>
        <shorttext>WR_STALL_CNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////WR_STALL Count stall cycles of wirte DMA for one layer 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x11063</highaddr>
  </regset>
</map>
