

================================================================
== Vivado HLS Report for 'exp_15_7_s'
================================================================
* Date:           Wed Aug  7 18:56:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_cc
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.178|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    306|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      61|     32|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|      99|    338|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_2_m_1_tabl_U  |exp_15_7_s_exp_x_jbC  |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_1_table_V_U   |exp_15_7_s_exp_x_kbM  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_V_U       |exp_15_7_s_f_x_lsibs  |        0|  11|   6|    0|    32|   11|     1|          352|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  61|  32|    0|    96|   61|     3|         1952|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_436_p2                  |     *    |      1|  0|  47|          18|          25|
    |r_V_6_fu_512_p2                  |     *    |      2|  0|  47|          25|          25|
    |exp_x_msb_2_lsb_m_1_s_fu_481_p2  |     +    |      0|  0|  32|          25|          25|
    |ret_V_fu_471_p2                  |     +    |      0|  0|  27|          20|          20|
    |y_l_V_fu_528_p2                  |     +    |      0|  0|  32|          25|          25|
    |and_ln194_fu_317_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_311_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln1498_fu_305_p2            |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln255_1_fu_591_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln255_fu_561_p2             |   icmp   |      0|  0|   8|           2|           1|
    |or_ln194_1_fu_371_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_2_fu_377_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_3_fu_383_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_4_fu_389_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_5_fu_395_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_6_fu_401_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_7_fu_407_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_fu_365_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln255_1_fu_597_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln255_fu_575_p2               |    or    |      0|  0|   2|           1|           1|
    |ap_return                        |  select  |      0|  0|  15|           1|          14|
    |p_Val2_14_fu_544_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln195_fu_497_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln191_1_fu_215_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_2_fu_229_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_3_fu_243_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_4_fu_257_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_5_fu_271_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_6_fu_285_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_7_fu_299_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_fu_201_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln195_fu_492_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      3|  0| 306|         157|         198|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |exp_x_msb_2_lsb_m_1_s_reg_653     |  25|   0|   25|          0|
    |or_ln194_7_reg_648                |   1|   0|    1|          0|
    |or_ln194_7_reg_648_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_s_45_reg_627             |   4|   0|    4|          0|
    |tmp_reg_621                       |   1|   0|    1|          0|
    |tmp_reg_621_pp0_iter1_reg         |   1|   0|    1|          0|
    |trunc_ln612_1_reg_632             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<15, 7>  | return value |
|ap_return  | out |   15| ap_ctrl_hs |  exp<15, 7>  | return value |
|x_V        |  in |   15|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

