// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLXbar(
  input         clock,
                reset,
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [3:0]  out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_a_valid_0 = auto_in_1_a_valid;
  wire [2:0]  auto_in_1_a_bits_opcode_0 = auto_in_1_a_bits_opcode;
  wire [2:0]  auto_in_1_a_bits_param_0 = auto_in_1_a_bits_param;
  wire [3:0]  auto_in_1_a_bits_size_0 = auto_in_1_a_bits_size;
  wire [1:0]  auto_in_1_a_bits_source_0 = auto_in_1_a_bits_source;
  wire [31:0] auto_in_1_a_bits_address_0 = auto_in_1_a_bits_address;
  wire [7:0]  auto_in_1_a_bits_mask_0 = auto_in_1_a_bits_mask;
  wire [63:0] auto_in_1_a_bits_data_0 = auto_in_1_a_bits_data;
  wire        auto_in_1_a_bits_corrupt_0 = auto_in_1_a_bits_corrupt;
  wire        auto_in_1_b_ready_0 = auto_in_1_b_ready;
  wire        auto_in_1_c_valid_0 = auto_in_1_c_valid;
  wire [2:0]  auto_in_1_c_bits_opcode_0 = auto_in_1_c_bits_opcode;
  wire [2:0]  auto_in_1_c_bits_param_0 = auto_in_1_c_bits_param;
  wire [3:0]  auto_in_1_c_bits_size_0 = auto_in_1_c_bits_size;
  wire [1:0]  auto_in_1_c_bits_source_0 = auto_in_1_c_bits_source;
  wire [31:0] auto_in_1_c_bits_address_0 = auto_in_1_c_bits_address;
  wire [63:0] auto_in_1_c_bits_data_0 = auto_in_1_c_bits_data;
  wire        auto_in_1_c_bits_corrupt_0 = auto_in_1_c_bits_corrupt;
  wire        auto_in_1_d_ready_0 = auto_in_1_d_ready;
  wire        auto_in_1_e_valid_0 = auto_in_1_e_valid;
  wire [2:0]  auto_in_1_e_bits_sink_0 = auto_in_1_e_bits_sink;
  wire        auto_in_0_a_valid_0 = auto_in_0_a_valid;
  wire [2:0]  auto_in_0_a_bits_opcode_0 = auto_in_0_a_bits_opcode;
  wire [2:0]  auto_in_0_a_bits_param_0 = auto_in_0_a_bits_param;
  wire [3:0]  auto_in_0_a_bits_size_0 = auto_in_0_a_bits_size;
  wire [3:0]  auto_in_0_a_bits_source_0 = auto_in_0_a_bits_source;
  wire [31:0] auto_in_0_a_bits_address_0 = auto_in_0_a_bits_address;
  wire        auto_in_0_a_bits_user_amba_prot_bufferable_0 =
    auto_in_0_a_bits_user_amba_prot_bufferable;
  wire        auto_in_0_a_bits_user_amba_prot_modifiable_0 =
    auto_in_0_a_bits_user_amba_prot_modifiable;
  wire        auto_in_0_a_bits_user_amba_prot_readalloc_0 =
    auto_in_0_a_bits_user_amba_prot_readalloc;
  wire        auto_in_0_a_bits_user_amba_prot_writealloc_0 =
    auto_in_0_a_bits_user_amba_prot_writealloc;
  wire        auto_in_0_a_bits_user_amba_prot_privileged_0 =
    auto_in_0_a_bits_user_amba_prot_privileged;
  wire        auto_in_0_a_bits_user_amba_prot_secure_0 =
    auto_in_0_a_bits_user_amba_prot_secure;
  wire        auto_in_0_a_bits_user_amba_prot_fetch_0 =
    auto_in_0_a_bits_user_amba_prot_fetch;
  wire [7:0]  auto_in_0_a_bits_mask_0 = auto_in_0_a_bits_mask;
  wire [63:0] auto_in_0_a_bits_data_0 = auto_in_0_a_bits_data;
  wire        auto_in_0_a_bits_corrupt_0 = auto_in_0_a_bits_corrupt;
  wire        auto_in_0_d_ready_0 = auto_in_0_d_ready;
  wire        auto_out_2_a_ready_0 = auto_out_2_a_ready;
  wire        auto_out_2_d_valid_0 = auto_out_2_d_valid;
  wire [2:0]  auto_out_2_d_bits_opcode_0 = auto_out_2_d_bits_opcode;
  wire [3:0]  auto_out_2_d_bits_size_0 = auto_out_2_d_bits_size;
  wire [4:0]  auto_out_2_d_bits_source_0 = auto_out_2_d_bits_source;
  wire        auto_out_2_d_bits_denied_0 = auto_out_2_d_bits_denied;
  wire [63:0] auto_out_2_d_bits_data_0 = auto_out_2_d_bits_data;
  wire        auto_out_2_d_bits_corrupt_0 = auto_out_2_d_bits_corrupt;
  wire        auto_out_1_a_ready_0 = auto_out_1_a_ready;
  wire        auto_out_1_b_valid_0 = auto_out_1_b_valid;
  wire [1:0]  auto_out_1_b_bits_param_0 = auto_out_1_b_bits_param;
  wire [31:0] auto_out_1_b_bits_address_0 = auto_out_1_b_bits_address;
  wire        auto_out_1_c_ready_0 = auto_out_1_c_ready;
  wire        auto_out_1_d_valid_0 = auto_out_1_d_valid;
  wire [2:0]  auto_out_1_d_bits_opcode_0 = auto_out_1_d_bits_opcode;
  wire [1:0]  auto_out_1_d_bits_param_0 = auto_out_1_d_bits_param;
  wire [2:0]  auto_out_1_d_bits_size_0 = auto_out_1_d_bits_size;
  wire [4:0]  auto_out_1_d_bits_source_0 = auto_out_1_d_bits_source;
  wire [2:0]  auto_out_1_d_bits_sink_0 = auto_out_1_d_bits_sink;
  wire        auto_out_1_d_bits_denied_0 = auto_out_1_d_bits_denied;
  wire [63:0] auto_out_1_d_bits_data_0 = auto_out_1_d_bits_data;
  wire        auto_out_1_d_bits_corrupt_0 = auto_out_1_d_bits_corrupt;
  wire        auto_out_0_a_ready_0 = auto_out_0_a_ready;
  wire        auto_out_0_d_valid_0 = auto_out_0_d_valid;
  wire [2:0]  auto_out_0_d_bits_opcode_0 = auto_out_0_d_bits_opcode;
  wire [1:0]  auto_out_0_d_bits_param_0 = auto_out_0_d_bits_param;
  wire [3:0]  auto_out_0_d_bits_size_0 = auto_out_0_d_bits_size;
  wire [4:0]  auto_out_0_d_bits_source_0 = auto_out_0_d_bits_source;
  wire        auto_out_0_d_bits_sink_0 = auto_out_0_d_bits_sink;
  wire        auto_out_0_d_bits_denied_0 = auto_out_0_d_bits_denied;
  wire [63:0] auto_out_0_d_bits_data_0 = auto_out_0_d_bits_data;
  wire        auto_out_0_d_bits_corrupt_0 = auto_out_0_d_bits_corrupt;
  wire [1:0]  auto_in_1_b_bits_source = 2'h0;
  wire [1:0]  auto_out_2_d_bits_param = 2'h0;
  wire [1:0]  nodeIn_1_b_bits_source = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  x1_nodeOut_1_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  in_0_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  out_0_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_b_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_2_d_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestBOI_uncommonBits_1 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_3 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  requestBOI_uncommonBits_5 = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [1:0]  portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_2_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_2_1_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  auto_in_1_b_bits_opcode = 3'h6;
  wire [2:0]  auto_out_1_b_bits_opcode = 3'h6;
  wire [2:0]  auto_out_1_b_bits_size = 3'h6;
  wire [2:0]  nodeIn_1_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  x1_nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_1_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  out_1_b_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsBIO_filtered_1_0_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_1_bits_opcode = 3'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  auto_in_1_b_bits_size = 4'h6;
  wire [3:0]  nodeIn_1_b_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_1_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  out_1_b_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  portsBIO_filtered_1_0_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_1_bits_size = 4'h6;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  auto_in_1_b_bits_mask = 8'hFF;
  wire [7:0]  auto_out_1_b_bits_mask = 8'hFF;
  wire [7:0]  nodeIn_1_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  x1_nodeOut_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  in_1_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  out_1_b_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  portsBIO_filtered_1_0_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_1_bits_mask = 8'hFF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] auto_in_1_b_bits_data = 64'h0;
  wire [63:0] auto_out_1_b_bits_data = 64'h0;
  wire [63:0] nodeIn_1_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] x1_nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] in_0_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_0_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] out_0_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_0_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_1_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_b_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_c_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_1_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsBIO_filtered_2_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_1_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] portsCOI_filtered_2_bits_data = 64'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        auto_in_1_b_bits_corrupt = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_secure = 1'h0;
  wire        auto_out_2_a_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_out_2_d_bits_sink = 1'h0;
  wire        auto_out_1_b_bits_corrupt = 1'h0;
  wire        nodeIn_1_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_e_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_e_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestBOI_0_1 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_1_0 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_1 = 1'h0;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        beatsBO_opdata_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire        portsAOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_2_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_2_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_2_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_2_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        auto_in_1_e_ready = 1'h1;
  wire        auto_out_1_e_ready = 1'h1;
  wire        nodeIn_1_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_b_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_c_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_c_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_0_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_0_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_1_2 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_1_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_2_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_0_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestEIO_1_1 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        beatsBO_opdata_2 = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        portsEOI_filtered_1_1_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  auto_out_1_b_bits_source = 5'h10;
  wire [4:0]  x1_nodeOut_b_bits_source = 5'h10;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  in_1_b_bits_source = 5'h10;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  out_1_b_bits_source = 5'h10;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  portsBIO_filtered_1_0_bits_source = 5'h10;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsBIO_filtered_1_1_bits_source = 5'h10;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  in_0_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_e_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  out_0_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_e_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_b_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_c_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_c_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_d_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_e_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  requestEIO_uncommonBits = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  beatsBO_1 = 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_2_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_2_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_2_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsDIO_filtered_2_0_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsDIO_filtered_2_1_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsEOI_filtered_0_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsEOI_filtered_1_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsEOI_filtered_2_bits_sink = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] in_0_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_0_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] out_0_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_0_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_2_b_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_2_c_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_2_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_1_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_2_bits_address = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  in_0_b_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  in_0_c_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  out_0_b_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_0_c_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_2_b_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_2_c_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  beatsBO_decode_2 = 5'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [4:0]  beatsBO_2 = 5'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  portsBIO_filtered_0_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsBIO_filtered_1_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsBIO_filtered_2_0_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsBIO_filtered_2_1_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsCOI_filtered_0_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsCOI_filtered_1_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  portsCOI_filtered_2_bits_source = 5'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  in_0_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_0_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  out_0_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_0_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_b_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_c_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestBOI_uncommonBits = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  requestBOI_uncommonBits_2 = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  requestBOI_uncommonBits_4 = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  portsBIO_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_2_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_1_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsCOI_filtered_2_bits_size = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  in_0_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  out_0_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  out_2_b_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_1_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  portsBIO_filtered_2_1_bits_mask = 8'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  beatsBO_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [8:0]  beatsBO_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  beatsCI_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [8:0]  beatsCI_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  beatsBO_decode_1 = 3'h7;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_valid = auto_in_1_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_opcode = auto_in_1_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_param = auto_in_1_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_a_bits_size = auto_in_1_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_a_bits_source = auto_in_1_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_a_bits_address = auto_in_1_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_1_a_bits_mask = auto_in_1_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_a_bits_data = auto_in_1_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_bits_corrupt = auto_in_1_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_ready = auto_in_1_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_valid = auto_in_1_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_opcode = auto_in_1_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_param = auto_in_1_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_c_bits_size = auto_in_1_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_c_bits_source = auto_in_1_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_c_bits_address = auto_in_1_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_c_bits_data = auto_in_1_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_bits_corrupt = auto_in_1_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_ready = auto_in_1_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_e_valid = auto_in_1_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_e_bits_sink = auto_in_1_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_0_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_0_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_0_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_a_bits_size = auto_in_0_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_a_bits_source = auto_in_0_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_0_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_bufferable =
    auto_in_0_a_bits_user_amba_prot_bufferable_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_modifiable =
    auto_in_0_a_bits_user_amba_prot_modifiable_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_readalloc =
    auto_in_0_a_bits_user_amba_prot_readalloc_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_writealloc =
    auto_in_0_a_bits_user_amba_prot_writealloc_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_privileged =
    auto_in_0_a_bits_user_amba_prot_privileged_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_secure =
    auto_in_0_a_bits_user_amba_prot_secure_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_fetch =
    auto_in_0_a_bits_user_amba_prot_fetch_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_0_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_0_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_0_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_0_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_1_a_ready = auto_out_2_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0] x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_valid = auto_out_2_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_d_bits_opcode = auto_out_2_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  x1_nodeOut_1_d_bits_size = auto_out_2_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  x1_nodeOut_1_d_bits_source = auto_out_2_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_denied = auto_out_2_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_d_bits_data = auto_out_2_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_corrupt = auto_out_2_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_ready = auto_out_1_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_b_valid = auto_out_1_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_b_bits_param = auto_out_1_b_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_b_bits_address = auto_out_1_b_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_ready = auto_out_1_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  x1_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_valid = auto_out_1_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_opcode = auto_out_1_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_d_bits_param = auto_out_1_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_size = auto_out_1_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  x1_nodeOut_d_bits_source = auto_out_1_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_sink = auto_out_1_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_denied = auto_out_1_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_d_bits_data = auto_out_1_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_corrupt = auto_out_1_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_ready = auto_out_0_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_0_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_0_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_0_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_size = auto_out_0_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  nodeOut_d_bits_source = auto_out_0_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_sink = auto_out_0_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_0_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_0_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_0_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_a_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_a_bits_param = nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_0_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_0_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_0_a_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_0_a_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_corrupt = nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_0_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_0_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_0_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_in_0_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_0_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_0_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_0_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_a_ready_0 = nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_a_valid = nodeIn_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_a_bits_opcode = nodeIn_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_a_bits_param = nodeIn_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_1_a_bits_size = nodeIn_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_1_a_bits_address = nodeIn_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  in_1_a_bits_mask = nodeIn_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_a_bits_data = nodeIn_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_a_bits_corrupt = nodeIn_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_ready = nodeIn_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_b_valid_0 = nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_1_b_bits_param_0 = nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_1_b_bits_address_0 = nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_c_ready_0 = nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_c_valid = nodeIn_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_c_bits_opcode = nodeIn_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_c_bits_param = nodeIn_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  in_1_c_bits_size = nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_1_c_bits_address = nodeIn_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] in_1_c_bits_data = nodeIn_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_c_bits_corrupt = nodeIn_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_d_ready = nodeIn_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_1_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_valid_0 = nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_1_d_bits_opcode_0 = nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_1_d_bits_param_0 = nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  auto_in_1_d_bits_size_0 = nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_1_d_bits_source_0 = nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_1_d_bits_sink_0 = nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_bits_denied_0 = nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] auto_in_1_d_bits_data_0 = nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_1_d_bits_corrupt_0 = nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_1_e_valid = nodeIn_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_1_e_bits_sink = nodeIn_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_a_ready = nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_0_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_0_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  auto_out_0_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  auto_out_0_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [27:0] auto_out_0_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_0_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_0_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_valid = nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_d_bits_opcode = nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_d_bits_param = nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_0_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_0_d_bits_source = nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_0_d_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_ready = x1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_a_valid_0 = x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_a_bits_opcode_0 = x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_a_bits_param_0 = x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_a_bits_size_0 = x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  out_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  auto_out_1_a_bits_source_0 = x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_1_a_bits_address_0 = x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_1_a_bits_mask_0 = x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_1_a_bits_data_0 = x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_a_bits_corrupt_0 = x1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_b_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_b_ready_0 = x1_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_b_valid = x1_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_b_bits_param = x1_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_1_b_bits_address = x1_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_ready = x1_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_c_valid_0 = x1_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_c_bits_opcode_0 = x1_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_c_bits_param_0 = x1_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_c_bits_size_0 = x1_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  out_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  auto_out_1_c_bits_source_0 = x1_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_1_c_bits_address_0 = x1_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_1_c_bits_data_0 = x1_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_c_bits_corrupt_0 = x1_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_d_ready_0 = x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_valid = x1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_1_d_bits_opcode = x1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_d_bits_param = x1_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_1_d_bits_source = x1_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_1_d_bits_sink = x1_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_denied = x1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_1_d_bits_data = x1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_corrupt = x1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_e_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_e_valid_0 = x1_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_e_bits_sink_0 = x1_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_a_ready = x1_nodeOut_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_a_valid_0 = x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_2_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_2_a_bits_opcode_0 = x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_2_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_2_a_bits_param_0 = x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_2_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  auto_out_2_a_bits_size_0 = x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  out_2_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  auto_out_2_a_bits_source_0 = x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0] auto_out_2_a_bits_address_0 = x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_2_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  auto_out_2_a_bits_mask_0 = x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_2_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] auto_out_2_a_bits_data_0 = x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_a_bits_corrupt_0 = x1_nodeOut_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_2_d_ready_0 = x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_2_d_valid = x1_nodeOut_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_2_d_bits_opcode = x1_nodeOut_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_2_d_bits_size = x1_nodeOut_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  out_2_d_bits_source = x1_nodeOut_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_d_bits_denied = x1_nodeOut_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] out_2_d_bits_data = x1_nodeOut_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_2_d_bits_corrupt = x1_nodeOut_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeIn_a_ready = in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_0_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_0_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_2_bits_param = in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_0_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_2_bits_size = in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_0_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_1_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_2_bits_source = in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_0_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_2_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_0_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_2_bits_mask = in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_0_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_2_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_0_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_2_bits_corrupt = in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_d_valid = in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_opcode = in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_param = in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_size = in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_sink = in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_denied = in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_data = in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_corrupt = in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_a_ready = in_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_1_0_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_1_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_2_bits_opcode = in_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_0_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_1_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_2_bits_param = in_1_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_0_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_1_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsAOI_filtered_1_2_bits_size = in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_1_0_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_1_1_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsAOI_filtered_1_2_bits_source = in_1_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_0_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_1_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_2_bits_address = in_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_0_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_1_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  portsAOI_filtered_1_2_bits_mask = in_1_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_0_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_1_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsAOI_filtered_1_2_bits_data = in_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_0_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_1_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsAOI_filtered_1_2_bits_corrupt = in_1_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_1_ready = in_1_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsBIO_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_valid = in_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  portsBIO_filtered_1_1_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_bits_param = in_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] portsBIO_filtered_1_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_b_bits_address = in_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeIn_1_c_ready = in_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsCOI_filtered_1_0_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_1_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_2_valid = in_1_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_0_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_1_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_2_bits_opcode = in_1_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_0_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_1_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsCOI_filtered_1_2_bits_param = in_1_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_0_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_1_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  portsCOI_filtered_1_2_bits_size = in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsCOI_filtered_1_0_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsCOI_filtered_1_1_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  portsCOI_filtered_1_2_bits_source = in_1_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_0_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_1_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsCOI_filtered_1_2_bits_address = in_1_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_0_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_1_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] portsCOI_filtered_1_2_bits_data = in_1_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_0_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_1_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        portsCOI_filtered_1_2_bits_corrupt = in_1_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_1_d_valid = in_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_opcode = in_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_param = in_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_size = in_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_sink = in_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_denied = in_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_data = in_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_corrupt = in_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsEOI_filtered_1_1_valid = in_1_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  requestEIO_uncommonBits_1 = in_1_e_bits_sink;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsEOI_filtered_1_0_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsEOI_filtered_1_1_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsEOI_filtered_1_2_bits_sink = in_1_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_a_bits_source = {1'h0, nodeIn_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:29
  wire [4:0]  in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_source = in_0_d_bits_source[3:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign in_1_a_bits_source = {3'h4, nodeIn_1_a_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :162:55
  assign in_1_c_bits_source = {3'h4, nodeIn_1_c_bits_source};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18, :183:55
  wire [4:0]  in_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_1_d_bits_source = in_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:152:69, :155:18
  assign nodeOut_a_valid = out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_opcode = out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_param = out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_size = out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_source = out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_mask = out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_data = out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_corrupt = out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_d_ready = out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_0_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_0_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_0_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_0_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_1_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_0_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_0_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_a_valid = out_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_opcode = out_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_param = out_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_source = out_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_address = out_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_mask = out_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_data = out_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_corrupt = out_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_b_ready = out_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign portsBIO_filtered_1_1_valid = out_1_b_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsBIO_filtered_1_0_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_1_bits_param = out_1_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] portsBIO_filtered_1_0_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsBIO_filtered_1_1_bits_address = out_1_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsCOI_filtered_1_1_ready = out_1_c_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_c_valid = out_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_opcode = out_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_param = out_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_source = out_1_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_address = out_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_data = out_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_corrupt = out_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_d_ready = out_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_1_0_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_1_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_0_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_1_1_bits_param = out_1_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_0_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_1_1_bits_size = out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_1_0_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_1_1_bits_source = out_1_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_0_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_1_bits_sink = out_1_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_1_bits_denied = out_1_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_0_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_1_1_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_1_bits_corrupt = out_1_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign x1_nodeOut_e_valid = out_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_e_bits_sink = out_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_valid = out_2_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_opcode = out_2_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_param = out_2_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_size = out_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_source = out_2_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_mask = out_2_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_data = out_2_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_corrupt = out_2_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_d_ready = out_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsDIO_filtered_2_0_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_2_1_bits_opcode = out_2_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_0_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  portsDIO_filtered_2_1_bits_size = out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_2_0_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  portsDIO_filtered_2_1_bits_source = out_2_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_1_bits_denied = out_2_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_0_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [63:0] portsDIO_filtered_2_1_bits_data = out_2_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_1_bits_corrupt = out_2_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_address = out_0_a_bits_address[27:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  assign out_0_d_bits_sink = {2'h0, nodeOut_d_bits_sink};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :247:28
  wire [3:0]  out_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_size = out_1_a_bits_size[2:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  wire [3:0]  out_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_c_bits_size = out_1_c_bits_size[2:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :236:41
  assign out_1_d_bits_size = {1'h0, x1_nodeOut_d_bits_size};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :246:29
  wire [31:0] out_2_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_1_a_bits_address = out_2_a_bits_address[30:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  wire        requestAIO_0_0 =
    ~(|(in_0_a_bits_address[31:28])) | ~(|(in_0_a_bits_address[31:28]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_0_1 = in_0_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_0_2 =
    {in_0_a_bits_address[31:29], ~(in_0_a_bits_address[28])} == 4'h0
    | {in_0_a_bits_address[31:30], ~(in_0_a_bits_address[29])} == 3'h0
    | {requestAIO_0_1, ~(in_0_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_1_0 =
    ~(|(in_1_a_bits_address[31:28])) | ~(|(in_1_a_bits_address[31:28]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_1_1 = in_1_a_bits_address[31];	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107
  wire        requestAIO_1_2 =
    {in_1_a_bits_address[31:29], ~(in_1_a_bits_address[28])} == 4'h0
    | {in_1_a_bits_address[31:30], ~(in_1_a_bits_address[29])} == 3'h0
    | {requestAIO_1_1, ~(in_1_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire [3:0]  requestDOI_uncommonBits = out_0_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_0 = ~(out_0_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_1 = out_0_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_0_1 = out_0_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestDOI_uncommonBits_2 = out_1_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_0 = ~(out_1_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_3 = out_1_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_1_1 = out_1_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  requestDOI_uncommonBits_4 = out_2_d_bits_source[3:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_0 = ~(out_2_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  requestDOI_uncommonBits_5 = out_2_d_bits_source[1:0];	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  wire        requestDOI_2_1 = out_2_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :56:48, src/main/scala/tilelink/Xbar.scala:212:19
  wire [26:0] _beatsAI_decode_T_1 = 27'hFFF << in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode = ~(_beatsAI_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata = ~(in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_0 = beatsAI_opdata ? beatsAI_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsAI_decode_T_5 = 27'hFFF << in_1_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsAI_decode_1 = ~(_beatsAI_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsAI_opdata_1 = ~(in_1_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsAI_1 = beatsAI_opdata_1 ? beatsAI_decode_1 : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] _beatsCI_decode_T_5 = 27'hFFF << in_1_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsCI_decode_1 = ~(_beatsCI_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsCI_opdata_1 = in_1_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  beatsCI_1 = beatsCI_opdata_1 ? beatsCI_decode_1 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [26:0] _beatsDO_decode_T_1 = 27'hFFF << out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [8:0]  beatsDO_decode = ~(_beatsDO_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata = out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  beatsDO_0 = beatsDO_opdata ? beatsDO_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [20:0] _beatsDO_decode_T_5 = 21'h3F << out_1_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [2:0]  beatsDO_decode_1 = ~(_beatsDO_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata_1 = out_1_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  beatsDO_1 = beatsDO_opdata_1 ? beatsDO_decode_1 : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [22:0] _beatsDO_decode_T_9 = 23'hFF << out_2_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [4:0]  beatsDO_decode_2 = ~(_beatsDO_decode_T_9[7:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        beatsDO_opdata_2 = out_2_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  beatsDO_2 = beatsDO_opdata_2 ? beatsDO_decode_2 : 5'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire        portsAOI_filtered_0_valid = in_0_a_valid & requestAIO_0_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_valid = in_0_a_valid & requestAIO_0_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_valid = in_0_a_valid & requestAIO_0_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_0_a_ready =
    requestAIO_0_0 & portsAOI_filtered_0_ready | requestAIO_0_1
    & portsAOI_filtered_1_ready | requestAIO_0_2 & portsAOI_filtered_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  wire        portsAOI_filtered_1_0_valid = in_1_a_valid & requestAIO_1_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_1_valid = in_1_a_valid & requestAIO_1_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_valid = in_1_a_valid & requestAIO_1_2;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  wire        portsAOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_2_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign in_1_a_ready =
    requestAIO_1_0 & portsAOI_filtered_1_0_ready | requestAIO_1_1
    & portsAOI_filtered_1_1_ready | requestAIO_1_2 & portsAOI_filtered_1_2_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  assign out_1_b_ready = portsBIO_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign in_1_b_valid = portsBIO_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_b_bits_param = portsBIO_filtered_1_1_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_b_bits_address = portsBIO_filtered_1_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_c_ready = portsCOI_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign out_1_c_valid = portsCOI_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_opcode = portsCOI_filtered_1_1_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_param = portsCOI_filtered_1_1_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_size = portsCOI_filtered_1_1_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_source = portsCOI_filtered_1_1_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_address = portsCOI_filtered_1_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_data = portsCOI_filtered_1_1_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_c_bits_corrupt = portsCOI_filtered_1_1_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_valid = out_0_d_valid & requestDOI_0_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_valid = out_0_d_valid & requestDOI_0_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_0_d_ready =
    requestDOI_0_0 & portsDIO_filtered_0_ready | requestDOI_0_1
    & portsDIO_filtered_1_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_1_0_valid = out_1_d_valid & requestDOI_1_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_1_valid = out_1_d_valid & requestDOI_1_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_1_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_1_d_ready =
    requestDOI_1_0 & portsDIO_filtered_1_0_ready | requestDOI_1_1
    & portsDIO_filtered_1_1_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_2_0_valid = out_2_d_valid & requestDOI_2_0;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_2_1_valid = out_2_d_valid & requestDOI_2_1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24, :351:40
  wire        portsDIO_filtered_2_1_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign out_2_d_ready =
    requestDOI_2_0 & portsDIO_filtered_2_0_ready | requestDOI_2_1
    & portsDIO_filtered_2_1_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_e_valid = portsEOI_filtered_1_1_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_e_bits_sink = portsEOI_filtered_1_1_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & out_0_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_valid = {portsAOI_filtered_1_0_valid, portsAOI_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [3:0]  readys_filter = {readys_valid & ~readys_mask, readys_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  readys_unready =
    {readys_mask[1],
     readys_filter[3] | readys_mask[0],
     readys_filter[2:1] | readys_filter[3:2]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [1:0]  readys_readys = ~(readys_unready[3:2] & readys_unready[1:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_0 = readys_readys[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1 = readys_readys[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_0 = readys_0 & portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1 = readys_1 & portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_0_a_valid_T = portsAOI_filtered_0_valid | portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0 = winner_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1 = winner_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats = maskedBeats_0 | maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_0_ready = out_0_a_ready & allowed_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_0_ready = out_0_a_ready & allowed_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_valid =
    idle
      ? _out_0_a_valid_T
      : state_0 & portsAOI_filtered_0_valid | state_1 & portsAOI_filtered_1_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_corrupt =
    muxState_0 & portsAOI_filtered_0_bits_corrupt | muxState_1
    & portsAOI_filtered_1_0_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_data =
    (muxState_0 ? portsAOI_filtered_0_bits_data : 64'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_mask =
    (muxState_0 ? portsAOI_filtered_0_bits_mask : 8'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_address =
    (muxState_0 ? portsAOI_filtered_0_bits_address : 32'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_source =
    (muxState_0 ? portsAOI_filtered_0_bits_source : 5'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_size =
    (muxState_0 ? portsAOI_filtered_0_bits_size : 4'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_param =
    (muxState_0 ? portsAOI_filtered_0_bits_param : 3'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_opcode =
    (muxState_0 ? portsAOI_filtered_0_bits_opcode : 3'h0)
    | (muxState_1 ? portsAOI_filtered_1_0_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_1 = idle_1 & out_1_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_valid_1 = {portsAOI_filtered_1_1_valid, portsAOI_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [1:0]  readys_mask_1;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [3:0]  readys_filter_1 = {readys_valid_1 & ~readys_mask_1, readys_valid_1};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  readys_unready_1 =
    {readys_mask_1[1],
     readys_filter_1[3] | readys_mask_1[0],
     readys_filter_1[2:1] | readys_filter_1[3:2]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [1:0]  readys_readys_1 = ~(readys_unready_1[3:2] & readys_unready_1[1:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_1_0 = readys_readys_1[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1_1 = readys_readys_1[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_1_0 = readys_1_0 & portsAOI_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1_1 = readys_1_1 & portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_1 = winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_1_a_valid_T = portsAOI_filtered_1_valid | portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_1 = winner_1_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1_1 = winner_1_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_1 = maskedBeats_0_1 | maskedBeats_1_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_1_0 = idle_1 ? readys_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_1 = idle_1 ? readys_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_1_ready = out_1_a_ready & allowed_1_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_1_ready = out_1_a_ready & allowed_1_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_valid =
    idle_1
      ? _out_1_a_valid_T
      : state_1_0 & portsAOI_filtered_1_valid | state_1_1 & portsAOI_filtered_1_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_corrupt =
    muxState_1_0 & portsAOI_filtered_1_bits_corrupt | muxState_1_1
    & portsAOI_filtered_1_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_data =
    (muxState_1_0 ? portsAOI_filtered_1_bits_data : 64'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_mask =
    (muxState_1_0 ? portsAOI_filtered_1_bits_mask : 8'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_address =
    (muxState_1_0 ? portsAOI_filtered_1_bits_address : 32'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_source =
    (muxState_1_0 ? portsAOI_filtered_1_bits_source : 5'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_size =
    (muxState_1_0 ? portsAOI_filtered_1_bits_size : 4'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_param =
    (muxState_1_0 ? portsAOI_filtered_1_bits_param : 3'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_opcode =
    (muxState_1_0 ? portsAOI_filtered_1_bits_opcode : 3'h0)
    | (muxState_1_1 ? portsAOI_filtered_1_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_2;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_2 = beatsLeft_2 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_2 = idle_2 & out_2_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  readys_valid_2 = {portsAOI_filtered_1_2_valid, portsAOI_filtered_2_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [1:0]  readys_mask_2;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [3:0]  readys_filter_2 = {readys_valid_2 & ~readys_mask_2, readys_valid_2};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  readys_unready_2 =
    {readys_mask_2[1],
     readys_filter_2[3] | readys_mask_2[0],
     readys_filter_2[2:1] | readys_filter_2[3:2]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [1:0]  readys_readys_2 = ~(readys_unready_2[3:2] & readys_unready_2[1:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_2_0 = readys_readys_2[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_2_1 = readys_readys_2[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_2_0 = readys_2_0 & portsAOI_filtered_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_2_1 = readys_2_1 & portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_2 = winner_2_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _out_2_a_valid_T = portsAOI_filtered_2_valid | portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_2 = winner_2_0 ? beatsAI_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  maskedBeats_1_2 = winner_2_1 ? beatsAI_1 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_2 = maskedBeats_0_2 | maskedBeats_1_2;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_2_0 = idle_2 ? readys_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_1 = idle_2 ? readys_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsAOI_filtered_2_ready = out_2_a_ready & allowed_2_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_1_2_ready = out_2_a_ready & allowed_2_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_valid =
    idle_2
      ? _out_2_a_valid_T
      : state_2_0 & portsAOI_filtered_2_valid | state_2_1 & portsAOI_filtered_1_2_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_corrupt =
    muxState_2_0 & portsAOI_filtered_2_bits_corrupt | muxState_2_1
    & portsAOI_filtered_1_2_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_data =
    (muxState_2_0 ? portsAOI_filtered_2_bits_data : 64'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_mask =
    (muxState_2_0 ? portsAOI_filtered_2_bits_mask : 8'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_address =
    (muxState_2_0 ? portsAOI_filtered_2_bits_address : 32'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_source =
    (muxState_2_0 ? portsAOI_filtered_2_bits_source : 5'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_size =
    (muxState_2_0 ? portsAOI_filtered_2_bits_size : 4'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_param =
    (muxState_2_0 ? portsAOI_filtered_2_bits_param : 3'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_2_a_bits_opcode =
    (muxState_2_0 ? portsAOI_filtered_2_bits_opcode : 3'h0)
    | (muxState_2_1 ? portsAOI_filtered_1_2_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg  [8:0]  beatsLeft_3;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_3 = beatsLeft_3 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_3 = idle_3 & in_0_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi = {portsDIO_filtered_2_0_valid, portsDIO_filtered_1_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_3 = {readys_hi, portsDIO_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_3;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_3 = {readys_valid_3 & ~readys_mask_3, readys_valid_3};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN = readys_filter_3[4:1] | readys_filter_3[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_3 =
    {readys_mask_3[2],
     readys_filter_3[5] | readys_mask_3[1],
     _GEN[3] | readys_mask_3[0],
     _GEN[2:0] | {readys_filter_3[5], _GEN[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_3 = ~(readys_unready_3[5:3] & readys_unready_3[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_3_0 = readys_readys_3[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_1 = readys_readys_3[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_3_2 = readys_readys_3[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_3_0 = readys_3_0 & portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_1 = readys_3_1 & portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_3_2 = readys_3_2 & portsDIO_filtered_2_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_3 = winner_3_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2 = prefixOR_1_3 | winner_3_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_0_d_valid_T = portsDIO_filtered_0_valid | portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  maskedBeats_0_3 = winner_3_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_3 = winner_3_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2 = winner_3_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_3 =
    {maskedBeats_0_3[8:5],
     {maskedBeats_0_3[4:3], maskedBeats_0_3[2:0] | maskedBeats_1_3} | maskedBeats_2};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_3_0 = idle_3 ? readys_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_1 = idle_3 ? readys_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_2 = idle_3 ? readys_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_0_ready = in_0_d_ready & allowed_3_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_0_ready = in_0_d_ready & allowed_3_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_0_ready = in_0_d_ready & allowed_3_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_valid =
    idle_3
      ? _in_0_d_valid_T | portsDIO_filtered_2_0_valid
      : state_3_0 & portsDIO_filtered_0_valid | state_3_1 & portsDIO_filtered_1_0_valid
        | state_3_2 & portsDIO_filtered_2_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_corrupt =
    muxState_3_0 & portsDIO_filtered_0_bits_corrupt | muxState_3_1
    & portsDIO_filtered_1_0_bits_corrupt | muxState_3_2
    & portsDIO_filtered_2_0_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_data =
    (muxState_3_0 ? portsDIO_filtered_0_bits_data : 64'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_data : 64'h0)
    | (muxState_3_2 ? portsDIO_filtered_2_0_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_denied =
    muxState_3_0 & portsDIO_filtered_0_bits_denied | muxState_3_1
    & portsDIO_filtered_1_0_bits_denied | muxState_3_2
    & portsDIO_filtered_2_0_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_sink =
    (muxState_3_0 ? portsDIO_filtered_0_bits_sink : 3'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_sink : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_source =
    (muxState_3_0 ? portsDIO_filtered_0_bits_source : 5'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_source : 5'h0)
    | (muxState_3_2 ? portsDIO_filtered_2_0_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_size =
    (muxState_3_0 ? portsDIO_filtered_0_bits_size : 4'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_size : 4'h0)
    | (muxState_3_2 ? portsDIO_filtered_2_0_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_param =
    (muxState_3_0 ? portsDIO_filtered_0_bits_param : 2'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_opcode =
    (muxState_3_0 ? portsDIO_filtered_0_bits_opcode : 3'h0)
    | (muxState_3_1 ? portsDIO_filtered_1_0_bits_opcode : 3'h0)
    | (muxState_3_2 ? portsDIO_filtered_2_0_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  reg  [8:0]  beatsLeft_4;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_4 = beatsLeft_4 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_4 = idle_4 & in_1_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_hi_1 = {portsDIO_filtered_2_1_valid, portsDIO_filtered_1_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  readys_valid_4 = {readys_hi_1, portsDIO_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [2:0]  readys_mask_4;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [5:0]  readys_filter_4 = {readys_valid_4 & ~readys_mask_4, readys_valid_4};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  _GEN_0 = readys_filter_4[4:1] | readys_filter_4[5:2];	// src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}
  wire [5:0]  readys_unready_4 =
    {readys_mask_4[2],
     readys_filter_4[5] | readys_mask_4[1],
     _GEN_0[3] | readys_mask_4[0],
     _GEN_0[2:0] | {readys_filter_4[5], _GEN_0[3:2]}};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_4 = ~(readys_unready_4[5:3] & readys_unready_4[2:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_4_0 = readys_readys_4[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_1 = readys_readys_4[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_4_2 = readys_readys_4[2];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_4_0 = readys_4_0 & portsDIO_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_1 = readys_4_1 & portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_4_2 = readys_4_2 & portsDIO_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1_4 = winner_4_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_1 = prefixOR_1_4 | winner_4_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_1_d_valid_T = portsDIO_filtered_1_valid | portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Arbiter.scala:22:12
    always @(posedge clock) begin	// src/main/scala/tilelink/Arbiter.scala:22:12
      if (~reset & readys_valid != readys_valid) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_out_0_a_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_1 != readys_valid_1) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~(~prefixOR_1_1 | ~winner_1_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_out_1_a_valid_T | winner_1_0 | winner_1_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_2 != readys_valid_2) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~(~prefixOR_1_2 | ~winner_2_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_out_2_a_valid_T | winner_2_0 | winner_2_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_3 != readys_valid_3) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_3 | ~winner_3_1) & (~prefixOR_2 | ~winner_3_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_0_d_valid_T | portsDIO_filtered_2_0_valid) | winner_3_0 | winner_3_1
              | winner_3_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset & readys_valid_4 != readys_valid_4) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~((~prefixOR_1_4 | ~winner_4_1) & (~prefixOR_2_1 | ~winner_4_2))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_in_1_d_valid_T | portsDIO_filtered_2_1_valid) | winner_4_0 | winner_4_1
              | winner_4_2)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}, src/main/scala/tilelink/Xbar.scala:348:24
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [8:0]  maskedBeats_0_4 = winner_4_0 ? beatsDO_0 : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  maskedBeats_1_4 = winner_4_1 ? beatsDO_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [4:0]  maskedBeats_2_1 = winner_4_2 ? beatsDO_2 : 5'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  initBeats_4 =
    {maskedBeats_0_4[8:5],
     {maskedBeats_0_4[4:3], maskedBeats_0_4[2:0] | maskedBeats_1_4} | maskedBeats_2_1};	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_1 = idle_4 ? winner_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_4_0 = idle_4 ? readys_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_1 = idle_4 ? readys_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_2 = idle_4 ? readys_4_2 : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_1_ready = in_1_d_ready & allowed_4_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_1_ready = in_1_d_ready & allowed_4_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_2_1_ready = in_1_d_ready & allowed_4_2;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_valid =
    idle_4
      ? _in_1_d_valid_T | portsDIO_filtered_2_1_valid
      : state_4_0 & portsDIO_filtered_1_valid | state_4_1 & portsDIO_filtered_1_1_valid
        | state_4_2 & portsDIO_filtered_2_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_corrupt =
    muxState_4_0 & portsDIO_filtered_1_bits_corrupt | muxState_4_1
    & portsDIO_filtered_1_1_bits_corrupt | muxState_4_2
    & portsDIO_filtered_2_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_data =
    (muxState_4_0 ? portsDIO_filtered_1_bits_data : 64'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_data : 64'h0)
    | (muxState_4_2 ? portsDIO_filtered_2_1_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_denied =
    muxState_4_0 & portsDIO_filtered_1_bits_denied | muxState_4_1
    & portsDIO_filtered_1_1_bits_denied | muxState_4_2
    & portsDIO_filtered_2_1_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_sink =
    (muxState_4_0 ? portsDIO_filtered_1_bits_sink : 3'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_sink : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_source =
    (muxState_4_0 ? portsDIO_filtered_1_bits_source : 5'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_source : 5'h0)
    | (muxState_4_2 ? portsDIO_filtered_2_1_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_size =
    (muxState_4_0 ? portsDIO_filtered_1_bits_size : 4'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_size : 4'h0)
    | (muxState_4_2 ? portsDIO_filtered_2_1_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_param =
    (muxState_4_0 ? portsDIO_filtered_1_bits_param : 2'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_1_d_bits_opcode =
    (muxState_4_0 ? portsDIO_filtered_1_bits_opcode : 3'h0)
    | (muxState_4_1 ? portsDIO_filtered_1_1_bits_opcode : 3'h0)
    | (muxState_4_2 ? portsDIO_filtered_2_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_1 <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_2 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_2 <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_3 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_3 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_4 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_4 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_4_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, out_0_a_ready & out_0_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch & (|readys_valid)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      end
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= initBeats_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {8'h0, out_1_a_ready & out_1_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_1 & (|readys_valid_1)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      end
      state_1_0 <= muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_1 <= muxState_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_2)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= initBeats_2;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= beatsLeft_2 - {8'h0, out_2_a_ready & out_2_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:212:19
      if (latch_2 & (|readys_valid_2)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [1:0] _readys_mask_T_10 = readys_readys_2 & readys_valid_2;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        readys_mask_2 <= _readys_mask_T_10 | {_readys_mask_T_10[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      end
      state_2_0 <= muxState_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_1 <= muxState_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_3)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <= initBeats_3;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <= beatsLeft_3 - {8'h0, in_0_d_ready & in_0_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_3 & (|readys_valid_3)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_15 = readys_readys_3 & readys_valid_3;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_18 =
          _readys_mask_T_15 | {_readys_mask_T_15[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_3 <= _readys_mask_T_18 | {_readys_mask_T_18[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_3_0 <= muxState_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_1 <= muxState_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_2 <= muxState_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_4)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= initBeats_4;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= beatsLeft_4 - {8'h0, in_1_d_ready & in_1_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch_4 & (|readys_valid_4)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [2:0] _readys_mask_T_23 = readys_readys_4 & readys_valid_4;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        automatic logic [2:0] _readys_mask_T_26 =
          _readys_mask_T_23 | {_readys_mask_T_23[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
        readys_mask_4 <= _readys_mask_T_26 | {_readys_mask_T_26[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      end
      state_4_0 <= muxState_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_1 <= muxState_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_2 <= muxState_4_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:2];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        beatsLeft = _RANDOM[2'h0][8:0];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask = _RANDOM[2'h0][10:9];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_0 = _RANDOM[2'h0][11];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1 = _RANDOM[2'h0][12];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_1 = _RANDOM[2'h0][21:13];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_1 = _RANDOM[2'h0][23:22];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_1_0 = _RANDOM[2'h0][24];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1_1 = _RANDOM[2'h0][25];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_2 = {_RANDOM[2'h0][31:26], _RANDOM[2'h1][2:0]};	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_2 = _RANDOM[2'h1][4:3];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_2_0 = _RANDOM[2'h1][5];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_2_1 = _RANDOM[2'h1][6];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_3 = _RANDOM[2'h1][15:7];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_3 = _RANDOM[2'h1][18:16];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_3_0 = _RANDOM[2'h1][19];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_3_1 = _RANDOM[2'h1][20];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_3_2 = _RANDOM[2'h1][21];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        beatsLeft_4 = _RANDOM[2'h1][30:22];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask_4 = {_RANDOM[2'h1][31], _RANDOM[2'h2][1:0]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_4_0 = _RANDOM[2'h2][2];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_4_1 = _RANDOM[2'h2][3];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
        state_4_2 = _RANDOM[2'h2][4];	// src/main/scala/tilelink/Arbiter.scala:23:23, :88:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                                  (clock),
    .reset                                  (reset),
    .io_in_a_ready                          (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid                          (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode                    (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param                     (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size                      (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source                    (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address                   (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_bufferable (nodeIn_a_bits_user_amba_prot_bufferable),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_modifiable (nodeIn_a_bits_user_amba_prot_modifiable),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_readalloc  (nodeIn_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_writealloc (nodeIn_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_privileged (nodeIn_a_bits_user_amba_prot_privileged),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_secure     (nodeIn_a_bits_user_amba_prot_secure),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_user_amba_prot_fetch      (nodeIn_a_bits_user_amba_prot_fetch),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask                      (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data                      (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt                   (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready                          (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid                          (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode                    (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param                     (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size                      (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source                    (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink                      (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied                    (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data                      (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt                   (nodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_1_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_1_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_1_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_1_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_1_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_1_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_1_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_1_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_1_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_1_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_1_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_1_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_1_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_1_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_1_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_1_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_1_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_1_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_1_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_1_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_1_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_1_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_1_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_1_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_1_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_1_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_1_a_ready = auto_in_1_a_ready_0;
  assign auto_in_1_b_valid = auto_in_1_b_valid_0;
  assign auto_in_1_b_bits_param = auto_in_1_b_bits_param_0;
  assign auto_in_1_b_bits_address = auto_in_1_b_bits_address_0;
  assign auto_in_1_c_ready = auto_in_1_c_ready_0;
  assign auto_in_1_d_valid = auto_in_1_d_valid_0;
  assign auto_in_1_d_bits_opcode = auto_in_1_d_bits_opcode_0;
  assign auto_in_1_d_bits_param = auto_in_1_d_bits_param_0;
  assign auto_in_1_d_bits_size = auto_in_1_d_bits_size_0;
  assign auto_in_1_d_bits_source = auto_in_1_d_bits_source_0;
  assign auto_in_1_d_bits_sink = auto_in_1_d_bits_sink_0;
  assign auto_in_1_d_bits_denied = auto_in_1_d_bits_denied_0;
  assign auto_in_1_d_bits_data = auto_in_1_d_bits_data_0;
  assign auto_in_1_d_bits_corrupt = auto_in_1_d_bits_corrupt_0;
  assign auto_in_0_a_ready = auto_in_0_a_ready_0;
  assign auto_in_0_d_valid = auto_in_0_d_valid_0;
  assign auto_in_0_d_bits_opcode = auto_in_0_d_bits_opcode_0;
  assign auto_in_0_d_bits_param = auto_in_0_d_bits_param_0;
  assign auto_in_0_d_bits_size = auto_in_0_d_bits_size_0;
  assign auto_in_0_d_bits_source = auto_in_0_d_bits_source_0;
  assign auto_in_0_d_bits_sink = auto_in_0_d_bits_sink_0;
  assign auto_in_0_d_bits_denied = auto_in_0_d_bits_denied_0;
  assign auto_in_0_d_bits_data = auto_in_0_d_bits_data_0;
  assign auto_in_0_d_bits_corrupt = auto_in_0_d_bits_corrupt_0;
  assign auto_out_2_a_valid = auto_out_2_a_valid_0;
  assign auto_out_2_a_bits_opcode = auto_out_2_a_bits_opcode_0;
  assign auto_out_2_a_bits_param = auto_out_2_a_bits_param_0;
  assign auto_out_2_a_bits_size = auto_out_2_a_bits_size_0;
  assign auto_out_2_a_bits_source = auto_out_2_a_bits_source_0;
  assign auto_out_2_a_bits_address = auto_out_2_a_bits_address_0;
  assign auto_out_2_a_bits_mask = auto_out_2_a_bits_mask_0;
  assign auto_out_2_a_bits_data = auto_out_2_a_bits_data_0;
  assign auto_out_2_a_bits_corrupt = auto_out_2_a_bits_corrupt_0;
  assign auto_out_2_d_ready = auto_out_2_d_ready_0;
  assign auto_out_1_a_valid = auto_out_1_a_valid_0;
  assign auto_out_1_a_bits_opcode = auto_out_1_a_bits_opcode_0;
  assign auto_out_1_a_bits_param = auto_out_1_a_bits_param_0;
  assign auto_out_1_a_bits_size = auto_out_1_a_bits_size_0;
  assign auto_out_1_a_bits_source = auto_out_1_a_bits_source_0;
  assign auto_out_1_a_bits_address = auto_out_1_a_bits_address_0;
  assign auto_out_1_a_bits_mask = auto_out_1_a_bits_mask_0;
  assign auto_out_1_a_bits_data = auto_out_1_a_bits_data_0;
  assign auto_out_1_a_bits_corrupt = auto_out_1_a_bits_corrupt_0;
  assign auto_out_1_b_ready = auto_out_1_b_ready_0;
  assign auto_out_1_c_valid = auto_out_1_c_valid_0;
  assign auto_out_1_c_bits_opcode = auto_out_1_c_bits_opcode_0;
  assign auto_out_1_c_bits_param = auto_out_1_c_bits_param_0;
  assign auto_out_1_c_bits_size = auto_out_1_c_bits_size_0;
  assign auto_out_1_c_bits_source = auto_out_1_c_bits_source_0;
  assign auto_out_1_c_bits_address = auto_out_1_c_bits_address_0;
  assign auto_out_1_c_bits_data = auto_out_1_c_bits_data_0;
  assign auto_out_1_c_bits_corrupt = auto_out_1_c_bits_corrupt_0;
  assign auto_out_1_d_ready = auto_out_1_d_ready_0;
  assign auto_out_1_e_valid = auto_out_1_e_valid_0;
  assign auto_out_1_e_bits_sink = auto_out_1_e_bits_sink_0;
  assign auto_out_0_a_valid = auto_out_0_a_valid_0;
  assign auto_out_0_a_bits_opcode = auto_out_0_a_bits_opcode_0;
  assign auto_out_0_a_bits_param = auto_out_0_a_bits_param_0;
  assign auto_out_0_a_bits_size = auto_out_0_a_bits_size_0;
  assign auto_out_0_a_bits_source = auto_out_0_a_bits_source_0;
  assign auto_out_0_a_bits_address = auto_out_0_a_bits_address_0;
  assign auto_out_0_a_bits_mask = auto_out_0_a_bits_mask_0;
  assign auto_out_0_a_bits_data = auto_out_0_a_bits_data_0;
  assign auto_out_0_a_bits_corrupt = auto_out_0_a_bits_corrupt_0;
  assign auto_out_0_d_ready = auto_out_0_d_ready_0;
endmodule

