{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596541428193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596541428197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  4 17:13:47 2020 " "Processing started: Tue Aug  4 17:13:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596541428197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541428197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibonacci2 -c fibonacci2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibonacci2 -c fibonacci2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541428197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596541428645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596541428645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci2 " "Found entity 1: fibonacci2" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596541451720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci2 " "Elaborating entity \"fibonacci2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596541451835 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done fibonacci2.sv(14) " "Verilog HDL Always Construct warning at fibonacci2.sv(14): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1596541451839 "|fibonacci2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fibo_out fibonacci2.sv(14) " "Verilog HDL Always Construct warning at fibonacci2.sv(14): inferring latch(es) for variable \"fibo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1596541451839 "|fibonacci2"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "fibonacci2.sv(14) " "SystemVerilog RTL Coding error at fibonacci2.sv(14): always_comb construct does not infer purely combinational logic." {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1596541451839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fibonacci2.sv(38) " "Verilog HDL assignment warning at fibonacci2.sv(38): truncated value with size 32 to match size of target (5)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596541451841 "|fibonacci2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done fibonacci2.sv(21) " "Verilog HDL Always Construct warning at fibonacci2.sv(21): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1596541451842 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done fibonacci2.sv(21) " "Inferred latch for \"done\" at fibonacci2.sv(21)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451850 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[0\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[0\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451850 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[1\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[1\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451851 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[2\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[2\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451851 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[3\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[3\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451852 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[4\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[4\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451852 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[5\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[5\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451853 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[6\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[6\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451853 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[7\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[7\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451854 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[8\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[8\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451854 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[9\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[9\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451855 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[10\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[10\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451855 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[11\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[11\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451856 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[12\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[12\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451856 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[13\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[13\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451856 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[14\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[14\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451856 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out\[15\] fibonacci2.sv(14) " "Inferred latch for \"fibo_out\[15\]\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451856 "|fibonacci2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done fibonacci2.sv(14) " "Inferred latch for \"done\" at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451857 "|fibonacci2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done fibonacci2.sv(21) " "Can't resolve multiple constant drivers for net \"done\" at fibonacci2.sv(21)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 21 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451859 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fibonacci2.sv(14) " "Constant driver at fibonacci2.sv(14)" {  } { { "fibonacci2.sv" "" { Text "/home/siddhant/intelFPGA_lite/19.1/fibonacci2/fibonacci2.sv" 14 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451859 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596541451860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596541451900 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  4 17:14:11 2020 " "Processing ended: Tue Aug  4 17:14:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596541451900 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596541451900 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596541451900 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596541451900 ""}
