Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : processing_unit
Version: O-2018.06
Date   : Sat Nov 30 21:38:03 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: nom_pvt   Library: lec25dscc25_TT
Wire Load Model Mode: top

  Startpoint: controller_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[1]/CLK (dffs2)                0.00      0.00       0.00 r
  controller_inst/state_reg[1]/Q (dffs2)                  0.19      0.16       0.16 r
  controller_inst/net4255 (net)                 2                   0.00       0.16 r
  controller_inst/state_reg[1]/QN (dffs2)                 0.10      0.06       0.22 f
  controller_inst/net3649 (net)                 2                   0.00       0.22 f
  controller_inst/U25/DIN2 (nnd2s3)                       0.10      0.00       0.22 f
  controller_inst/U25/Q (nnd2s3)                          0.17      0.08       0.30 r
  controller_inst/n27 (net)                     2                   0.00       0.30 r
  controller_inst/U42/DIN (i1s3)                          0.17      0.00       0.30 r
  controller_inst/U42/Q (i1s3)                            0.10      0.05       0.35 f
  controller_inst/n28 (net)                     1                   0.00       0.35 f
  controller_inst/U38/DIN1 (nnd2s3)                       0.10      0.01       0.35 f
  controller_inst/U38/Q (nnd2s3)                          0.20      0.06       0.42 r
  controller_inst/n29 (net)                     2                   0.00       0.42 r
  controller_inst/U11/DIN (i1s3)                          0.20      0.00       0.42 r
  controller_inst/U11/Q (i1s3)                            0.13      0.06       0.48 f
  controller_inst/PE_reset (net)                2                   0.00       0.48 f
  controller_inst/PE_reset (controller)                             0.00       0.48 f
  PE_reset (net)                                                    0.00       0.48 f
  U20/DIN2 (or2s3)                                        0.13      0.00       0.49 f    d 
  U20/Q (or2s3)                                           0.11      0.15       0.63 f    d 
  n8 (net)                                      2                   0.00       0.63 f
  PE_row[0].PE_column[1].PEs/reset (processing_element_2)           0.00       0.63 f
  PE_row[0].PE_column[1].PEs/reset (net)                            0.00       0.63 f
  PE_row[0].PE_column[1].PEs/counter_inst/reset (counter_2)         0.00       0.63 f
  PE_row[0].PE_column[1].PEs/counter_inst/reset (net)               0.00       0.63 f
  PE_row[0].PE_column[1].PEs/counter_inst/U42/DIN (i1s4)     0.11     0.01     0.64 f
  PE_row[0].PE_column[1].PEs/counter_inst/U42/Q (i1s4)     0.15     0.07       0.71 r
  PE_row[0].PE_column[1].PEs/counter_inst/n38 (net)     5           0.00       0.71 r
  PE_row[0].PE_column[1].PEs/counter_inst/U51/DIN1 (nnd2s1)     0.15     0.00     0.71 r
  PE_row[0].PE_column[1].PEs/counter_inst/U51/Q (nnd2s1)     0.22     0.10     0.81 f
  PE_row[0].PE_column[1].PEs/counter_inst/n39 (net)     2           0.00       0.81 f
  PE_row[0].PE_column[1].PEs/counter_inst/U45/DIN1 (nnd3s2)     0.22     0.00     0.81 f
  PE_row[0].PE_column[1].PEs/counter_inst/U45/Q (nnd3s2)     0.32     0.13     0.94 r
  PE_row[0].PE_column[1].PEs/counter_inst/n53 (net)     3           0.00       0.94 r
  PE_row[0].PE_column[1].PEs/counter_inst/U41/DIN2 (nnd2s2)     0.32     0.00     0.95 r
  PE_row[0].PE_column[1].PEs/counter_inst/U41/Q (nnd2s2)     0.20     0.09     1.04 f
  PE_row[0].PE_column[1].PEs/counter_inst/n44 (net)     2           0.00       1.04 f
  PE_row[0].PE_column[1].PEs/counter_inst/U5/DIN (i1s3)     0.20     0.00      1.04 f
  PE_row[0].PE_column[1].PEs/counter_inst/U5/Q (i1s3)     0.11      0.05       1.09 r
  PE_row[0].PE_column[1].PEs/counter_inst/n40 (net)     1           0.00       1.09 r
  PE_row[0].PE_column[1].PEs/counter_inst/U31/DIN2 (mx21s2)     0.11     0.00     1.09 r
  PE_row[0].PE_column[1].PEs/counter_inst/U31/Q (mx21s2)     0.14     0.18     1.27 r
  PE_row[0].PE_column[1].PEs/counter_inst/n21 (net)     1           0.00       1.27 r
  PE_row[0].PE_column[1].PEs/counter_inst/U29/DIN2 (nnd2s2)     0.14     0.00     1.28 r
  PE_row[0].PE_column[1].PEs/counter_inst/U29/Q (nnd2s2)     0.16     0.08     1.35 f
  PE_row[0].PE_column[1].PEs/counter_inst/n19 (net)     1           0.00       1.35 f
  PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]/DIN (dffs1)     0.16     0.01     1.36 f
  data arrival time                                                            1.36

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.14       1.36
  data required time                                                           1.36
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.36
  data arrival time                                                           -1.36
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: PE_row[1].PE_column[0].PEs/counter_inst/count_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U11/DIN (i1s3)                          0.16      0.00       0.42 f
  controller_inst/U11/Q (i1s3)                            0.14      0.06       0.48 r
  controller_inst/PE_reset (net)                2                   0.00       0.48 r
  controller_inst/PE_reset (controller)                             0.00       0.48 r
  PE_reset (net)                                                    0.00       0.48 r
  U20/DIN2 (or2s3)                                        0.14      0.00       0.49 r    d 
  U20/Q (or2s3)                                           0.17      0.14       0.63 r    d 
  n8 (net)                                      2                   0.00       0.63 r
  PE_row[1].PE_column[0].PEs/reset (processing_element_1)           0.00       0.63 r
  PE_row[1].PE_column[0].PEs/reset (net)                            0.00       0.63 r
  PE_row[1].PE_column[0].PEs/counter_inst/reset (counter_1)         0.00       0.63 r
  PE_row[1].PE_column[0].PEs/counter_inst/reset (net)               0.00       0.63 r
  PE_row[1].PE_column[0].PEs/counter_inst/U37/DIN (i1s3)     0.17     0.00     0.63 r
  PE_row[1].PE_column[0].PEs/counter_inst/U37/Q (i1s3)     0.14     0.07       0.70 f
  PE_row[1].PE_column[0].PEs/counter_inst/n37 (net)     3           0.00       0.70 f
  PE_row[1].PE_column[0].PEs/counter_inst/U40/DIN1 (nnd3s3)     0.14     0.01     0.71 f
  PE_row[1].PE_column[0].PEs/counter_inst/U40/Q (nnd3s3)     0.28     0.10     0.80 r
  PE_row[1].PE_column[0].PEs/counter_inst/n55 (net)     3           0.00       0.80 r
  PE_row[1].PE_column[0].PEs/counter_inst/U56/DIN2 (nnd3s2)     0.28     0.00     0.81 r
  PE_row[1].PE_column[0].PEs/counter_inst/U56/Q (nnd3s2)     0.26     0.12     0.92 f
  PE_row[1].PE_column[0].PEs/counter_inst/n54 (net)     3           0.00       0.92 f
  PE_row[1].PE_column[0].PEs/counter_inst/U31/DIN1 (nnd2s2)     0.26     0.00     0.93 f
  PE_row[1].PE_column[0].PEs/counter_inst/U31/Q (nnd2s2)     0.19     0.10     1.02 r
  PE_row[1].PE_column[0].PEs/counter_inst/n45 (net)     1           0.00       1.02 r
  PE_row[1].PE_column[0].PEs/counter_inst/U16/DIN (i1s3)     0.19     0.00     1.03 r
  PE_row[1].PE_column[0].PEs/counter_inst/U16/Q (i1s3)     0.12     0.06       1.08 f
  PE_row[1].PE_column[0].PEs/counter_inst/n39 (net)     2           0.00       1.08 f
  PE_row[1].PE_column[0].PEs/counter_inst/U11/DIN2 (mxi21s2)     0.12     0.00     1.09 f
  PE_row[1].PE_column[0].PEs/counter_inst/U11/Q (mxi21s2)     0.16     0.11     1.19 r
  PE_row[1].PE_column[0].PEs/counter_inst/n41 (net)     1           0.00       1.19 r
  PE_row[1].PE_column[0].PEs/counter_inst/U46/DIN3 (aoi21s3)     0.16     0.00     1.20 r
  PE_row[1].PE_column[0].PEs/counter_inst/U46/Q (aoi21s3)     0.27     0.10     1.30 f
  PE_row[1].PE_column[0].PEs/counter_inst/n42 (net)     1           0.00       1.30 f
  PE_row[1].PE_column[0].PEs/counter_inst/U3/DIN (i1s3)     0.27     0.00      1.30 f
  PE_row[1].PE_column[0].PEs/counter_inst/U3/Q (i1s3)     0.14      0.06       1.37 r
  PE_row[1].PE_column[0].PEs/counter_inst/n62 (net)     1           0.00       1.37 r
  PE_row[1].PE_column[0].PEs/counter_inst/count_reg[0]/DIN (dffs1)     0.14     0.01     1.37 r
  data arrival time                                                            1.37

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  PE_row[1].PE_column[0].PEs/counter_inst/count_reg[0]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.13       1.37
  data required time                                                           1.37
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.37
  data arrival time                                                           -1.37
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[1]/CLK (dffs2)                0.00      0.00       0.00 r
  controller_inst/state_reg[1]/Q (dffs2)                  0.19      0.16       0.16 r
  controller_inst/net4255 (net)                 2                   0.00       0.16 r
  controller_inst/U13/DIN (i1s3)                          0.19      0.00       0.16 r
  controller_inst/U13/Q (i1s3)                            0.10      0.05       0.21 f
  controller_inst/n11 (net)                     2                   0.00       0.21 f
  controller_inst/U15/DIN1 (nnd2s2)                       0.10      0.00       0.21 f
  controller_inst/U15/Q (nnd2s2)                          0.22      0.08       0.29 r
  controller_inst/n10 (net)                     2                   0.00       0.29 r
  controller_inst/U14/DIN2 (nor2s2)                       0.22      0.00       0.30 r
  controller_inst/U14/Q (nor2s2)                          0.23      0.09       0.38 f
  controller_inst/net3668 (net)                 2                   0.00       0.38 f
  controller_inst/PE_enable (controller)                            0.00       0.38 f
  PE_enable (net)                                                   0.00       0.38 f
  U26/DIN2 (and2s2)                                       0.23      0.00       0.38 f
  U26/Q (and2s2)                                          0.11      0.17       0.56 f
  n9 (net)                                      2                   0.00       0.56 f
  U24/DIN1 (and2s2)                                       0.11      0.00       0.56 f
  U24/Q (and2s2)                                          0.11      0.14       0.70 f
  _3_net_ (net)                                 2                   0.00       0.70 f
  PE_row[0].PE_column[0].PEs/enable (processing_element_3)          0.00       0.70 f
  PE_row[0].PE_column[0].PEs/enable (net)                           0.00       0.70 f
  PE_row[0].PE_column[0].PEs/counter_inst/enable (counter_3)        0.00       0.70 f
  PE_row[0].PE_column[0].PEs/counter_inst/enable (net)              0.00       0.70 f
  PE_row[0].PE_column[0].PEs/counter_inst/U28/DIN (i1s3)     0.11     0.00     0.70 f
  PE_row[0].PE_column[0].PEs/counter_inst/U28/Q (i1s3)     0.12     0.05       0.76 r
  PE_row[0].PE_column[0].PEs/counter_inst/n9 (net)     2            0.00       0.76 r
  PE_row[0].PE_column[0].PEs/counter_inst/U32/DIN3 (or3s3)     0.12     0.00     0.76 r
  PE_row[0].PE_column[0].PEs/counter_inst/U32/Q (or3s3)     0.19     0.16      0.92 r
  PE_row[0].PE_column[0].PEs/counter_inst/net4249 (net)     3       0.00       0.92 r
  PE_row[0].PE_column[0].PEs/counter_inst/U15/DIN (i1s4)     0.19     0.01     0.92 r
  PE_row[0].PE_column[0].PEs/counter_inst/U15/Q (i1s4)     0.14     0.06       0.99 f
  PE_row[0].PE_column[0].PEs/counter_inst/net3450 (net)     6       0.00       0.99 f
  PE_row[0].PE_column[0].PEs/counter_inst/U49/DIN1 (nnd2s1)     0.14     0.00     0.99 f
  PE_row[0].PE_column[0].PEs/counter_inst/U49/Q (nnd2s1)     0.27     0.11     1.10 r
  PE_row[0].PE_column[0].PEs/counter_inst/n36 (net)     1           0.00       1.10 r
  PE_row[0].PE_column[0].PEs/counter_inst/U51/DIN1 (mxi21s2)     0.27     0.00     1.10 r
  PE_row[0].PE_column[0].PEs/counter_inst/U51/Q (mxi21s2)     0.17     0.13     1.23 f
  PE_row[0].PE_column[0].PEs/counter_inst/n37 (net)     1           0.00       1.23 f
  PE_row[0].PE_column[0].PEs/counter_inst/U38/DIN3 (aoi21s3)     0.17     0.00     1.23 f
  PE_row[0].PE_column[0].PEs/counter_inst/U38/Q (aoi21s3)     0.19     0.07     1.31 r
  PE_row[0].PE_column[0].PEs/counter_inst/n38 (net)     1           0.00       1.31 r
  PE_row[0].PE_column[0].PEs/counter_inst/U29/DIN (i1s3)     0.19     0.00     1.31 r
  PE_row[0].PE_column[0].PEs/counter_inst/U29/Q (i1s3)     0.11     0.05       1.36 f
  PE_row[0].PE_column[0].PEs/counter_inst/n45 (net)     1           0.00       1.36 f
  PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]/DIN (dffs1)     0.11     0.01     1.36 f
  data arrival time                                                            1.36

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.13       1.37
  data required time                                                           1.37
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.37
  data arrival time                                                           -1.36
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: FSM_selector_inst/count_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: PE_row[1].PE_column[0].PEs/counter_inst/count_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  FSM_selector_inst/count_reg[5]/CLK (dffs2)              0.00      0.00       0.00 r
  FSM_selector_inst/count_reg[5]/Q (dffs2)                0.00      0.13       0.13 r
  FSM_selector_inst/count_reg[5]/QN (dffs2)               0.11      0.07       0.20 f
  FSM_selector_inst/n3 (net)                    2                   0.00       0.20 f
  FSM_selector_inst/U38/DIN4 (nor6s3)                     0.11      0.01       0.20 f
  FSM_selector_inst/U38/Q (nor6s3)                        0.13      0.27       0.47 r
  FSM_selector_inst/zero_select (net)           4                   0.00       0.47 r
  FSM_selector_inst/zero_select (FSM_selector)                      0.00       0.47 r
  zero_select (net)                                                 0.00       0.47 r
  PE_row[1].PE_column[0].PEs/zero_select (processing_element_1)     0.00       0.47 r
  PE_row[1].PE_column[0].PEs/zero_select (net)                      0.00       0.47 r
  PE_row[1].PE_column[0].PEs/multiplexer_inst/zero_select (multiplexer_1)     0.00     0.47 r
  PE_row[1].PE_column[0].PEs/multiplexer_inst/zero_select (net)     0.00       0.47 r
  PE_row[1].PE_column[0].PEs/multiplexer_inst/U2/DIN3 (aoi21s3)     0.13     0.00     0.47 r
  PE_row[1].PE_column[0].PEs/multiplexer_inst/U2/Q (aoi21s3)     0.26     0.10     0.57 f
  PE_row[1].PE_column[0].PEs/multiplexer_inst/bin_out (net)     2     0.00     0.57 f
  PE_row[1].PE_column[0].PEs/multiplexer_inst/bin_out (multiplexer_1)     0.00     0.57 f
  PE_row[1].PE_column[0].PEs/bit_med (net)                          0.00       0.57 f
  PE_row[1].PE_column[0].PEs/counter_inst/bit_in (counter_1)        0.00       0.57 f
  PE_row[1].PE_column[0].PEs/counter_inst/bit_in (net)              0.00       0.57 f
  PE_row[1].PE_column[0].PEs/counter_inst/U39/DIN1 (and2s2)     0.26     0.00     0.57 f
  PE_row[1].PE_column[0].PEs/counter_inst/U39/Q (and2s2)     0.12     0.17     0.75 f
  PE_row[1].PE_column[0].PEs/counter_inst/n53 (net)     4           0.00       0.75 f
  PE_row[1].PE_column[0].PEs/counter_inst/U8/DIN1 (and2s2)     0.12     0.00     0.75 f
  PE_row[1].PE_column[0].PEs/counter_inst/U8/Q (and2s2)     0.10     0.13      0.88 f
  PE_row[1].PE_column[0].PEs/counter_inst/n56 (net)     3           0.00       0.88 f
  PE_row[1].PE_column[0].PEs/counter_inst/U10/DIN (ib1s1)     0.10     0.00     0.88 f
  PE_row[1].PE_column[0].PEs/counter_inst/U10/Q (ib1s1)     0.13     0.06      0.94 r
  PE_row[1].PE_column[0].PEs/counter_inst/n22 (net)     1           0.00       0.94 r
  PE_row[1].PE_column[0].PEs/counter_inst/U26/DIN2 (nnd2s2)     0.13     0.00     0.94 r
  PE_row[1].PE_column[0].PEs/counter_inst/U26/Q (nnd2s2)     0.12     0.05     0.99 f
  PE_row[1].PE_column[0].PEs/counter_inst/n24 (net)     1           0.00       0.99 f
  PE_row[1].PE_column[0].PEs/counter_inst/U30/DIN1 (nnd2s1)     0.12     0.00     0.99 f
  PE_row[1].PE_column[0].PEs/counter_inst/U30/Q (nnd2s1)     0.34     0.13     1.12 r
  PE_row[1].PE_column[0].PEs/counter_inst/n59 (net)     2           0.00       1.12 r
  PE_row[1].PE_column[0].PEs/counter_inst/U24/DIN1 (mxi21s2)     0.34     0.00     1.12 r
  PE_row[1].PE_column[0].PEs/counter_inst/U24/Q (mxi21s2)     0.19     0.13     1.26 f
  PE_row[1].PE_column[0].PEs/counter_inst/n13 (net)     1           0.00       1.26 f
  PE_row[1].PE_column[0].PEs/counter_inst/U32/DIN2 (nnd2s2)     0.19     0.00     1.26 f
  PE_row[1].PE_column[0].PEs/counter_inst/U32/Q (nnd2s2)     0.21     0.10     1.36 r
  PE_row[1].PE_column[0].PEs/counter_inst/n32 (net)     1           0.00       1.36 r
  PE_row[1].PE_column[0].PEs/counter_inst/count_reg[4]/DIN (dffs1)     0.21     0.01     1.37 r
  data arrival time                                                            1.37

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  PE_row[1].PE_column[0].PEs/counter_inst/count_reg[4]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.13       1.37
  data required time                                                           1.37
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.37
  data arrival time                                                           -1.37
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U96/DIN1 (oai21s2)           0.33      0.00       1.14 r
  partial_result_buffer_inst/U96/Q (oai21s2)              0.36      0.19       1.33 f
  partial_result_buffer_inst/n82 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][0]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][0]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U98/DIN1 (oai21s2)           0.33      0.00       1.14 r
  partial_result_buffer_inst/U98/Q (oai21s2)              0.36      0.19       1.33 f
  partial_result_buffer_inst/n85 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][1]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][1]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U100/DIN1 (oai21s2)          0.33      0.00       1.14 r
  partial_result_buffer_inst/U100/Q (oai21s2)             0.36      0.19       1.33 f
  partial_result_buffer_inst/n88 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][2]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][2]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U102/DIN1 (oai21s2)          0.33      0.00       1.14 r
  partial_result_buffer_inst/U102/Q (oai21s2)             0.36      0.19       1.33 f
  partial_result_buffer_inst/n91 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][3]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][3]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U104/DIN1 (oai21s2)          0.33      0.00       1.14 r
  partial_result_buffer_inst/U104/Q (oai21s2)             0.36      0.19       1.33 f
  partial_result_buffer_inst/n94 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][4]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][4]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: partial_result_buffer_inst/stored_partial_sums_reg[0][2][5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  controller_inst/state_reg[0]/CLK (dffscs2)              0.00      0.00       0.00 r
  controller_inst/state_reg[0]/QN (dffscs2)               0.17      0.17       0.17 f
  controller_inst/n3 (net)                      2                   0.00       0.17 f
  controller_inst/state_reg[0]/Q (dffscs2)                0.15      0.07       0.24 r
  controller_inst/state[0] (net)                4                   0.00       0.24 r
  controller_inst/U25/DIN1 (nnd2s3)                       0.15      0.00       0.25 r
  controller_inst/U25/Q (nnd2s3)                          0.13      0.06       0.30 f
  controller_inst/n27 (net)                     2                   0.00       0.30 f
  controller_inst/U42/DIN (i1s3)                          0.13      0.00       0.31 f
  controller_inst/U42/Q (i1s3)                            0.11      0.05       0.36 r
  controller_inst/n28 (net)                     1                   0.00       0.36 r
  controller_inst/U38/DIN1 (nnd2s3)                       0.11      0.01       0.36 r
  controller_inst/U38/Q (nnd2s3)                          0.16      0.06       0.42 f
  controller_inst/n29 (net)                     2                   0.00       0.42 f
  controller_inst/U22/DIN (ib1s1)                         0.16      0.00       0.42 f
  controller_inst/U22/Q (ib1s1)                           0.17      0.08       0.49 r
  controller_inst/partial_sum_reset (net)       2                   0.00       0.49 r
  controller_inst/partial_sum_reset (controller)                    0.00       0.49 r
  partial_sum_reset (net)                                           0.00       0.49 r
  partial_result_buffer_inst/reset (partial_result_buffer)          0.00       0.49 r
  partial_result_buffer_inst/reset (net)                            0.00       0.49 r
  partial_result_buffer_inst/U29/DIN (ib1s1)              0.17      0.00       0.50 r
  partial_result_buffer_inst/U29/Q (ib1s1)                0.12      0.06       0.56 f
  partial_result_buffer_inst/n81 (net)          1                   0.00       0.56 f
  partial_result_buffer_inst/U35/DIN2 (nnd2s2)            0.12      0.00       0.56 f
  partial_result_buffer_inst/U35/Q (nnd2s2)               0.25      0.11       0.67 r
  partial_result_buffer_inst/n44 (net)          3                   0.00       0.67 r
  partial_result_buffer_inst/U33/DIN2 (nor2s2)            0.25      0.00       0.68 r
  partial_result_buffer_inst/U33/Q (nor2s2)               0.24      0.09       0.77 f
  partial_result_buffer_inst/n20 (net)          1                   0.00       0.77 f
  partial_result_buffer_inst/U47/DIN1 (nnd2s3)            0.24      0.01       0.77 f
  partial_result_buffer_inst/U47/Q (nnd2s3)               0.21      0.08       0.86 r
  partial_result_buffer_inst/n64 (net)          4                   0.00       0.86 r
  partial_result_buffer_inst/U48/DIN2 (oai21s2)           0.21      0.00       0.86 r
  partial_result_buffer_inst/U48/Q (oai21s2)              0.30      0.11       0.97 f
  partial_result_buffer_inst/n24 (net)          1                   0.00       0.97 f
  partial_result_buffer_inst/U94/DIN1 (nnd2s2)            0.30      0.00       0.98 f
  partial_result_buffer_inst/U94/Q (nnd2s2)               0.33      0.16       1.14 r
  partial_result_buffer_inst/n80 (net)          6                   0.00       1.14 r
  partial_result_buffer_inst/U106/DIN1 (oai21s2)          0.33      0.00       1.14 r
  partial_result_buffer_inst/U106/Q (oai21s2)             0.36      0.19       1.33 f
  partial_result_buffer_inst/n97 (net)          1                   0.00       1.33 f
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][5]/DIN (dffs1)     0.36     0.01     1.33 f
  data arrival time                                                            1.33

  clock clock (rise edge)                                           1.50       1.50
  clock network delay (ideal)                                       0.00       1.50
  partial_result_buffer_inst/stored_partial_sums_reg[0][2][5]/CLK (dffs1)     0.00     1.50 r
  library setup time                                               -0.17       1.33
  data required time                                                           1.33
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.33
  data arrival time                                                           -1.33
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: controller_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_valid
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  controller_inst/state_reg[1]/CLK (dffs2)                0.00      0.00       0.00 r
  controller_inst/state_reg[1]/Q (dffs2)                  0.19      0.16       0.16 r
  controller_inst/net4255 (net)                 2                   0.00       0.16 r
  controller_inst/state_reg[1]/QN (dffs2)                 0.10      0.06       0.22 f
  controller_inst/net3649 (net)                 2                   0.00       0.22 f
  controller_inst/U25/DIN2 (nnd2s3)                       0.10      0.00       0.22 f
  controller_inst/U25/Q (nnd2s3)                          0.17      0.08       0.30 r
  controller_inst/n27 (net)                     2                   0.00       0.30 r
  controller_inst/U10/DIN (i1s1)                          0.17      0.00       0.30 r
  controller_inst/U10/Q (i1s1)                            0.16      0.08       0.38 f
  controller_inst/n7 (net)                      2                   0.00       0.38 f
  controller_inst/U7/DIN2 (and2s2)                        0.16      0.00       0.38 f
  controller_inst/U7/Q (and2s2)                           0.10      0.16       0.54 f
  controller_inst/partial_sum_enable (net)      2                   0.00       0.54 f
  controller_inst/U30/DIN (nb1s1)                         0.10      0.00       0.55 f
  controller_inst/U30/Q (nb1s1)                           0.07      0.10       0.64 f
  controller_inst/output_valid (net)            1                   0.00       0.64 f
  controller_inst/output_valid (controller)                         0.00       0.64 f
  output_valid_tmp (net)                                            0.00       0.64 f
  U29/DIN3 (and3s1)                                       0.07      0.00       0.65 f
  U29/Q (and3s1)                                          0.11      0.19       0.83 f
  output_valid (net)                            1                   0.00       0.83 f
  output_valid (out)                                      0.11      0.00       0.83 f
  data arrival time                                                            0.83

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.67


  Startpoint: controller_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: input_req (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  controller_inst/state_reg[1]/CLK (dffs2)                0.00      0.00       0.00 r
  controller_inst/state_reg[1]/Q (dffs2)                  0.17      0.18       0.18 f
  controller_inst/net4255 (net)                 2                   0.00       0.18 f
  controller_inst/U18/DIN (hi1s1)                         0.17      0.00       0.18 f
  controller_inst/U18/Q (hi1s1)                           0.28      0.14       0.31 r
  controller_inst/net4256 (net)                 2                   0.00       0.31 r
  controller_inst/U19/DIN (i1s1)                          0.28      0.00       0.32 r
  controller_inst/U19/Q (i1s1)                            0.19      0.10       0.41 f
  controller_inst/net3650 (net)                 2                   0.00       0.41 f
  controller_inst/U4/DIN2 (and2s2)                        0.19      0.00       0.41 f
  controller_inst/U4/Q (and2s2)                           0.10      0.17       0.58 f
  controller_inst/n1 (net)                      3                   0.00       0.58 f
  controller_inst/U33/DIN1 (and2s1)                       0.10      0.00       0.58 f
  controller_inst/U33/Q (and2s1)                          0.14      0.17       0.75 f
  controller_inst/input_req (net)               2                   0.00       0.75 f
  controller_inst/input_req (controller)                            0.00       0.75 f
  input_req (net)                                                   0.00       0.75 f
  input_req (out)                                         0.14      0.00       0.75 f
  data arrival time                                                            0.75

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.75
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: controller_inst/state_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: done (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  controller_inst/state_reg[1]/CLK (dffs2)                0.00      0.00       0.00 r
  controller_inst/state_reg[1]/Q (dffs2)                  0.17      0.18       0.18 f
  controller_inst/net4255 (net)                 2                   0.00       0.18 f
  controller_inst/U13/DIN (i1s3)                          0.17      0.00       0.18 f
  controller_inst/U13/Q (i1s3)                            0.11      0.05       0.23 r
  controller_inst/n11 (net)                     2                   0.00       0.23 r
  controller_inst/U16/DIN2 (nor2s1)                       0.11      0.00       0.23 r
  controller_inst/U16/Q (nor2s1)                          0.25      0.11       0.34 f
  controller_inst/net4002 (net)                 2                   0.00       0.34 f
  controller_inst/U34/DIN1 (and2s1)                       0.25      0.00       0.34 f
  controller_inst/U34/Q (and2s1)                          0.09      0.17       0.51 f
  controller_inst/done (net)                    1                   0.00       0.51 f
  controller_inst/done (controller)                                 0.00       0.51 f
  done (net)                                                        0.00       0.51 f
  done (out)                                              0.09      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.99


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[0]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[0]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[0]/Q (dffs1)     0.23     0.22     0.22 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[0] (net)     4      0.00       0.22 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[0] (counter_0)      0.00       0.22 f
  PE_row[1].PE_column[1].PEs/output_val[0] (net)                    0.00       0.22 f
  PE_row[1].PE_column[1].PEs/output_val[0] (processing_element_0)     0.00     0.22 f
  output_val[0] (net)                                               0.00       0.22 f
  output_val[0] (out)                                     0.23      0.00       0.22 f
  data arrival time                                                            0.22

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.28


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[1]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[1]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[1]/Q (dffs1)     0.20     0.20     0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[1] (net)     3      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[1] (counter_0)      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[1] (net)                    0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[1] (processing_element_0)     0.00     0.20 f
  output_val[1] (net)                                               0.00       0.20 f
  output_val[1] (out)                                     0.20      0.00       0.20 f
  data arrival time                                                            0.20

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.30


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[4]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]/Q (dffs1)     0.19     0.20     0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[4] (net)     3      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[4] (counter_0)      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[4] (net)                    0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[4] (processing_element_0)     0.00     0.20 f
  output_val[4] (net)                                               0.00       0.20 f
  output_val[4] (out)                                     0.19      0.00       0.20 f
  data arrival time                                                            0.20

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.30


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[2]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[2]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[2]/Q (dffs1)     0.19     0.20     0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[2] (net)     3      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[2] (counter_0)      0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[2] (net)                    0.00       0.20 f
  PE_row[1].PE_column[1].PEs/output_val[2] (processing_element_0)     0.00     0.20 f
  output_val[2] (net)                                               0.00       0.20 f
  output_val[2] (out)                                     0.19      0.00       0.20 f
  data arrival time                                                            0.20

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.30


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[5]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[5]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[5]/Q (dffs1)     0.18     0.19     0.19 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[5] (net)     2      0.00       0.19 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[5] (counter_0)      0.00       0.19 f
  PE_row[1].PE_column[1].PEs/output_val[5] (net)                    0.00       0.19 f
  PE_row[1].PE_column[1].PEs/output_val[5] (processing_element_0)     0.00     0.19 f
  output_val[5] (net)                                               0.00       0.19 f
  output_val[5] (out)                                     0.18      0.00       0.19 f
  data arrival time                                                            0.19

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.19
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.31


  Startpoint: PE_row[1].PE_column[1].PEs/counter_inst/count_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: output_val[3]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processing_unit    tsmcwire              lec25dscc25_TT

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[3]/CLK (dffs1)     0.00     0.00     0.00 r
  PE_row[1].PE_column[1].PEs/counter_inst/count_reg[3]/Q (dffs1)     0.16     0.18     0.18 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[3] (net)     2      0.00       0.18 f
  PE_row[1].PE_column[1].PEs/counter_inst/count[3] (counter_0)      0.00       0.18 f
  PE_row[1].PE_column[1].PEs/output_val[3] (net)                    0.00       0.18 f
  PE_row[1].PE_column[1].PEs/output_val[3] (processing_element_0)     0.00     0.18 f
  output_val[3] (net)                                               0.00       0.18 f
  output_val[3] (out)                                     0.16      0.00       0.18 f
  data arrival time                                                            0.18

  max_delay                                                         1.50       1.50
  output external delay                                             0.00       1.50
  data required time                                                           1.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.50
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.32


1
