Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 40 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sim_1/new/decoder_2x4_tb.v" Line 37
