// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "hier_func_hier_func.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int hier_func_hier_func::C_S_AXI_DATA_WIDTH = "100000";
const int hier_func_hier_func::C_S_AXI_WSTRB_WIDTH = "100";
const int hier_func_hier_func::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic hier_func_hier_func::ap_const_logic_1 = sc_dt::Log_1;
const int hier_func_hier_func::C_M_AXI_GMEM0_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int hier_func_hier_func::C_M_AXI_GMEM0_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int hier_func_hier_func::C_M_AXI_GMEM0_CACHE_VALUE = "11";
const int hier_func_hier_func::C_M_AXI_ID_WIDTH = "1";
const int hier_func_hier_func::C_M_AXI_ADDR_WIDTH = "1000000";
const int hier_func_hier_func::C_M_AXI_DATA_WIDTH = "100000";
const int hier_func_hier_func::C_M_AXI_WSTRB_WIDTH = "100";
const int hier_func_hier_func::C_M_AXI_AWUSER_WIDTH = "1";
const int hier_func_hier_func::C_M_AXI_ARUSER_WIDTH = "1";
const int hier_func_hier_func::C_M_AXI_WUSER_WIDTH = "1";
const int hier_func_hier_func::C_M_AXI_RUSER_WIDTH = "1";
const int hier_func_hier_func::C_M_AXI_BUSER_WIDTH = "1";
const sc_lv<16> hier_func_hier_func::ap_const_lv16_0 = "0000000000000000";
const sc_logic hier_func_hier_func::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<64> hier_func_hier_func::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> hier_func_hier_func::ap_const_lv64_1 = "1";
const sc_lv<1> hier_func_hier_func::ap_const_lv1_0 = "0";
const sc_lv<1> hier_func_hier_func::ap_const_lv1_1 = "1";
const sc_lv<32> hier_func_hier_func::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> hier_func_hier_func::ap_const_lv32_1 = "1";
const sc_lv<3> hier_func_hier_func::ap_const_lv3_0 = "000";
const sc_lv<3> hier_func_hier_func::ap_const_lv3_1 = "1";
const sc_lv<2> hier_func_hier_func::ap_const_lv2_0 = "00";
const sc_lv<2> hier_func_hier_func::ap_const_lv2_1 = "1";
const sc_lv<4> hier_func_hier_func::ap_const_lv4_0 = "0000";
const sc_lv<4> hier_func_hier_func::ap_const_lv4_1 = "1";
const sc_lv<16> hier_func_hier_func::ap_const_lv16_1 = "1";
const sc_lv<10> hier_func_hier_func::ap_const_lv10_0 = "0000000000";
const sc_lv<10> hier_func_hier_func::ap_const_lv10_1 = "1";

hier_func_hier_func::hier_func_hier_func(sc_module_name name) : sc_module(name), mVcdFile(0) {
    hier_func_control_s_axi_U = new hier_func_hier_func_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>("hier_func_control_s_axi_U");
    hier_func_control_s_axi_U->AWVALID(s_axi_control_AWVALID);
    hier_func_control_s_axi_U->AWREADY(s_axi_control_AWREADY);
    hier_func_control_s_axi_U->AWADDR(s_axi_control_AWADDR);
    hier_func_control_s_axi_U->WVALID(s_axi_control_WVALID);
    hier_func_control_s_axi_U->WREADY(s_axi_control_WREADY);
    hier_func_control_s_axi_U->WDATA(s_axi_control_WDATA);
    hier_func_control_s_axi_U->WSTRB(s_axi_control_WSTRB);
    hier_func_control_s_axi_U->ARVALID(s_axi_control_ARVALID);
    hier_func_control_s_axi_U->ARREADY(s_axi_control_ARREADY);
    hier_func_control_s_axi_U->ARADDR(s_axi_control_ARADDR);
    hier_func_control_s_axi_U->RVALID(s_axi_control_RVALID);
    hier_func_control_s_axi_U->RREADY(s_axi_control_RREADY);
    hier_func_control_s_axi_U->RDATA(s_axi_control_RDATA);
    hier_func_control_s_axi_U->RRESP(s_axi_control_RRESP);
    hier_func_control_s_axi_U->BVALID(s_axi_control_BVALID);
    hier_func_control_s_axi_U->BREADY(s_axi_control_BREADY);
    hier_func_control_s_axi_U->BRESP(s_axi_control_BRESP);
    hier_func_control_s_axi_U->ACLK(ap_clk);
    hier_func_control_s_axi_U->ARESET(ap_rst_n_inv);
    hier_func_control_s_axi_U->ACLK_EN(ap_var_for_const0);
    hier_func_control_s_axi_U->ap_start(ap_start);
    hier_func_control_s_axi_U->interrupt(interrupt);
    hier_func_control_s_axi_U->ap_ready(ap_ready);
    hier_func_control_s_axi_U->ap_done(ap_done);
    hier_func_control_s_axi_U->ap_idle(ap_idle);
    hier_func_control_s_axi_U->tancalc_input_V(tancalc_input_V);
    hier_func_gmem0_m_axi_U = new hier_func_hier_func_gmem0_m_axi<0,16,64,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>("hier_func_gmem0_m_axi_U");
    hier_func_gmem0_m_axi_U->AWVALID(m_axi_gmem0_AWVALID);
    hier_func_gmem0_m_axi_U->AWREADY(m_axi_gmem0_AWREADY);
    hier_func_gmem0_m_axi_U->AWADDR(m_axi_gmem0_AWADDR);
    hier_func_gmem0_m_axi_U->AWID(m_axi_gmem0_AWID);
    hier_func_gmem0_m_axi_U->AWLEN(m_axi_gmem0_AWLEN);
    hier_func_gmem0_m_axi_U->AWSIZE(m_axi_gmem0_AWSIZE);
    hier_func_gmem0_m_axi_U->AWBURST(m_axi_gmem0_AWBURST);
    hier_func_gmem0_m_axi_U->AWLOCK(m_axi_gmem0_AWLOCK);
    hier_func_gmem0_m_axi_U->AWCACHE(m_axi_gmem0_AWCACHE);
    hier_func_gmem0_m_axi_U->AWPROT(m_axi_gmem0_AWPROT);
    hier_func_gmem0_m_axi_U->AWQOS(m_axi_gmem0_AWQOS);
    hier_func_gmem0_m_axi_U->AWREGION(m_axi_gmem0_AWREGION);
    hier_func_gmem0_m_axi_U->AWUSER(m_axi_gmem0_AWUSER);
    hier_func_gmem0_m_axi_U->WVALID(m_axi_gmem0_WVALID);
    hier_func_gmem0_m_axi_U->WREADY(m_axi_gmem0_WREADY);
    hier_func_gmem0_m_axi_U->WDATA(m_axi_gmem0_WDATA);
    hier_func_gmem0_m_axi_U->WSTRB(m_axi_gmem0_WSTRB);
    hier_func_gmem0_m_axi_U->WLAST(m_axi_gmem0_WLAST);
    hier_func_gmem0_m_axi_U->WID(m_axi_gmem0_WID);
    hier_func_gmem0_m_axi_U->WUSER(m_axi_gmem0_WUSER);
    hier_func_gmem0_m_axi_U->ARVALID(m_axi_gmem0_ARVALID);
    hier_func_gmem0_m_axi_U->ARREADY(m_axi_gmem0_ARREADY);
    hier_func_gmem0_m_axi_U->ARADDR(m_axi_gmem0_ARADDR);
    hier_func_gmem0_m_axi_U->ARID(m_axi_gmem0_ARID);
    hier_func_gmem0_m_axi_U->ARLEN(m_axi_gmem0_ARLEN);
    hier_func_gmem0_m_axi_U->ARSIZE(m_axi_gmem0_ARSIZE);
    hier_func_gmem0_m_axi_U->ARBURST(m_axi_gmem0_ARBURST);
    hier_func_gmem0_m_axi_U->ARLOCK(m_axi_gmem0_ARLOCK);
    hier_func_gmem0_m_axi_U->ARCACHE(m_axi_gmem0_ARCACHE);
    hier_func_gmem0_m_axi_U->ARPROT(m_axi_gmem0_ARPROT);
    hier_func_gmem0_m_axi_U->ARQOS(m_axi_gmem0_ARQOS);
    hier_func_gmem0_m_axi_U->ARREGION(m_axi_gmem0_ARREGION);
    hier_func_gmem0_m_axi_U->ARUSER(m_axi_gmem0_ARUSER);
    hier_func_gmem0_m_axi_U->RVALID(m_axi_gmem0_RVALID);
    hier_func_gmem0_m_axi_U->RREADY(m_axi_gmem0_RREADY);
    hier_func_gmem0_m_axi_U->RDATA(m_axi_gmem0_RDATA);
    hier_func_gmem0_m_axi_U->RLAST(m_axi_gmem0_RLAST);
    hier_func_gmem0_m_axi_U->RID(m_axi_gmem0_RID);
    hier_func_gmem0_m_axi_U->RUSER(m_axi_gmem0_RUSER);
    hier_func_gmem0_m_axi_U->RRESP(m_axi_gmem0_RRESP);
    hier_func_gmem0_m_axi_U->BVALID(m_axi_gmem0_BVALID);
    hier_func_gmem0_m_axi_U->BREADY(m_axi_gmem0_BREADY);
    hier_func_gmem0_m_axi_U->BRESP(m_axi_gmem0_BRESP);
    hier_func_gmem0_m_axi_U->BID(m_axi_gmem0_BID);
    hier_func_gmem0_m_axi_U->BUSER(m_axi_gmem0_BUSER);
    hier_func_gmem0_m_axi_U->ACLK(ap_clk);
    hier_func_gmem0_m_axi_U->ARESET(ap_rst_n_inv);
    hier_func_gmem0_m_axi_U->ACLK_EN(ap_var_for_const0);
    hier_func_gmem0_m_axi_U->I_ARVALID(tancalc_U0_m_axi_tancalc_input_V_ARVALID);
    hier_func_gmem0_m_axi_U->I_ARREADY(gmem0_ARREADY);
    hier_func_gmem0_m_axi_U->I_ARADDR(tancalc_U0_m_axi_tancalc_input_V_ARADDR);
    hier_func_gmem0_m_axi_U->I_ARID(tancalc_U0_m_axi_tancalc_input_V_ARID);
    hier_func_gmem0_m_axi_U->I_ARLEN(tancalc_U0_m_axi_tancalc_input_V_ARLEN);
    hier_func_gmem0_m_axi_U->I_ARSIZE(tancalc_U0_m_axi_tancalc_input_V_ARSIZE);
    hier_func_gmem0_m_axi_U->I_ARLOCK(tancalc_U0_m_axi_tancalc_input_V_ARLOCK);
    hier_func_gmem0_m_axi_U->I_ARCACHE(tancalc_U0_m_axi_tancalc_input_V_ARCACHE);
    hier_func_gmem0_m_axi_U->I_ARQOS(tancalc_U0_m_axi_tancalc_input_V_ARQOS);
    hier_func_gmem0_m_axi_U->I_ARPROT(tancalc_U0_m_axi_tancalc_input_V_ARPROT);
    hier_func_gmem0_m_axi_U->I_ARUSER(tancalc_U0_m_axi_tancalc_input_V_ARUSER);
    hier_func_gmem0_m_axi_U->I_ARBURST(tancalc_U0_m_axi_tancalc_input_V_ARBURST);
    hier_func_gmem0_m_axi_U->I_ARREGION(tancalc_U0_m_axi_tancalc_input_V_ARREGION);
    hier_func_gmem0_m_axi_U->I_RVALID(gmem0_RVALID);
    hier_func_gmem0_m_axi_U->I_RREADY(tancalc_U0_m_axi_tancalc_input_V_RREADY);
    hier_func_gmem0_m_axi_U->I_RDATA(gmem0_RDATA);
    hier_func_gmem0_m_axi_U->I_RID(gmem0_RID);
    hier_func_gmem0_m_axi_U->I_RUSER(gmem0_RUSER);
    hier_func_gmem0_m_axi_U->I_RRESP(gmem0_RRESP);
    hier_func_gmem0_m_axi_U->I_RLAST(gmem0_RLAST);
    hier_func_gmem0_m_axi_U->I_AWVALID(ap_var_for_const1);
    hier_func_gmem0_m_axi_U->I_AWREADY(gmem0_AWREADY);
    hier_func_gmem0_m_axi_U->I_AWADDR(ap_var_for_const2);
    hier_func_gmem0_m_axi_U->I_AWID(ap_var_for_const3);
    hier_func_gmem0_m_axi_U->I_AWLEN(ap_var_for_const4);
    hier_func_gmem0_m_axi_U->I_AWSIZE(ap_var_for_const5);
    hier_func_gmem0_m_axi_U->I_AWLOCK(ap_var_for_const6);
    hier_func_gmem0_m_axi_U->I_AWCACHE(ap_var_for_const7);
    hier_func_gmem0_m_axi_U->I_AWQOS(ap_var_for_const7);
    hier_func_gmem0_m_axi_U->I_AWPROT(ap_var_for_const5);
    hier_func_gmem0_m_axi_U->I_AWUSER(ap_var_for_const3);
    hier_func_gmem0_m_axi_U->I_AWBURST(ap_var_for_const6);
    hier_func_gmem0_m_axi_U->I_AWREGION(ap_var_for_const7);
    hier_func_gmem0_m_axi_U->I_WVALID(ap_var_for_const1);
    hier_func_gmem0_m_axi_U->I_WREADY(gmem0_WREADY);
    hier_func_gmem0_m_axi_U->I_WDATA(ap_var_for_const8);
    hier_func_gmem0_m_axi_U->I_WID(ap_var_for_const3);
    hier_func_gmem0_m_axi_U->I_WUSER(ap_var_for_const3);
    hier_func_gmem0_m_axi_U->I_WLAST(ap_var_for_const1);
    hier_func_gmem0_m_axi_U->I_WSTRB(ap_var_for_const6);
    hier_func_gmem0_m_axi_U->I_BVALID(gmem0_BVALID);
    hier_func_gmem0_m_axi_U->I_BREADY(ap_var_for_const1);
    hier_func_gmem0_m_axi_U->I_BRESP(gmem0_BRESP);
    hier_func_gmem0_m_axi_U->I_BID(gmem0_BID);
    hier_func_gmem0_m_axi_U->I_BUSER(gmem0_BUSER);
    tancalc_U0 = new hier_func_tancalc("tancalc_U0");
    tancalc_U0->ap_clk(ap_clk);
    tancalc_U0->ap_rst(ap_rst_n_inv);
    tancalc_U0->ap_start(tancalc_U0_ap_start);
    tancalc_U0->start_full_n(start_for_fifo_U0_full_n);
    tancalc_U0->ap_done(tancalc_U0_ap_done);
    tancalc_U0->ap_continue(tancalc_U0_ap_continue);
    tancalc_U0->ap_idle(tancalc_U0_ap_idle);
    tancalc_U0->ap_ready(tancalc_U0_ap_ready);
    tancalc_U0->start_out(tancalc_U0_start_out);
    tancalc_U0->start_write(tancalc_U0_start_write);
    tancalc_U0->m_axi_tancalc_input_V_AWVALID(tancalc_U0_m_axi_tancalc_input_V_AWVALID);
    tancalc_U0->m_axi_tancalc_input_V_AWREADY(ap_var_for_const1);
    tancalc_U0->m_axi_tancalc_input_V_AWADDR(tancalc_U0_m_axi_tancalc_input_V_AWADDR);
    tancalc_U0->m_axi_tancalc_input_V_AWID(tancalc_U0_m_axi_tancalc_input_V_AWID);
    tancalc_U0->m_axi_tancalc_input_V_AWLEN(tancalc_U0_m_axi_tancalc_input_V_AWLEN);
    tancalc_U0->m_axi_tancalc_input_V_AWSIZE(tancalc_U0_m_axi_tancalc_input_V_AWSIZE);
    tancalc_U0->m_axi_tancalc_input_V_AWBURST(tancalc_U0_m_axi_tancalc_input_V_AWBURST);
    tancalc_U0->m_axi_tancalc_input_V_AWLOCK(tancalc_U0_m_axi_tancalc_input_V_AWLOCK);
    tancalc_U0->m_axi_tancalc_input_V_AWCACHE(tancalc_U0_m_axi_tancalc_input_V_AWCACHE);
    tancalc_U0->m_axi_tancalc_input_V_AWPROT(tancalc_U0_m_axi_tancalc_input_V_AWPROT);
    tancalc_U0->m_axi_tancalc_input_V_AWQOS(tancalc_U0_m_axi_tancalc_input_V_AWQOS);
    tancalc_U0->m_axi_tancalc_input_V_AWREGION(tancalc_U0_m_axi_tancalc_input_V_AWREGION);
    tancalc_U0->m_axi_tancalc_input_V_AWUSER(tancalc_U0_m_axi_tancalc_input_V_AWUSER);
    tancalc_U0->m_axi_tancalc_input_V_WVALID(tancalc_U0_m_axi_tancalc_input_V_WVALID);
    tancalc_U0->m_axi_tancalc_input_V_WREADY(ap_var_for_const1);
    tancalc_U0->m_axi_tancalc_input_V_WDATA(tancalc_U0_m_axi_tancalc_input_V_WDATA);
    tancalc_U0->m_axi_tancalc_input_V_WSTRB(tancalc_U0_m_axi_tancalc_input_V_WSTRB);
    tancalc_U0->m_axi_tancalc_input_V_WLAST(tancalc_U0_m_axi_tancalc_input_V_WLAST);
    tancalc_U0->m_axi_tancalc_input_V_WID(tancalc_U0_m_axi_tancalc_input_V_WID);
    tancalc_U0->m_axi_tancalc_input_V_WUSER(tancalc_U0_m_axi_tancalc_input_V_WUSER);
    tancalc_U0->m_axi_tancalc_input_V_ARVALID(tancalc_U0_m_axi_tancalc_input_V_ARVALID);
    tancalc_U0->m_axi_tancalc_input_V_ARREADY(gmem0_ARREADY);
    tancalc_U0->m_axi_tancalc_input_V_ARADDR(tancalc_U0_m_axi_tancalc_input_V_ARADDR);
    tancalc_U0->m_axi_tancalc_input_V_ARID(tancalc_U0_m_axi_tancalc_input_V_ARID);
    tancalc_U0->m_axi_tancalc_input_V_ARLEN(tancalc_U0_m_axi_tancalc_input_V_ARLEN);
    tancalc_U0->m_axi_tancalc_input_V_ARSIZE(tancalc_U0_m_axi_tancalc_input_V_ARSIZE);
    tancalc_U0->m_axi_tancalc_input_V_ARBURST(tancalc_U0_m_axi_tancalc_input_V_ARBURST);
    tancalc_U0->m_axi_tancalc_input_V_ARLOCK(tancalc_U0_m_axi_tancalc_input_V_ARLOCK);
    tancalc_U0->m_axi_tancalc_input_V_ARCACHE(tancalc_U0_m_axi_tancalc_input_V_ARCACHE);
    tancalc_U0->m_axi_tancalc_input_V_ARPROT(tancalc_U0_m_axi_tancalc_input_V_ARPROT);
    tancalc_U0->m_axi_tancalc_input_V_ARQOS(tancalc_U0_m_axi_tancalc_input_V_ARQOS);
    tancalc_U0->m_axi_tancalc_input_V_ARREGION(tancalc_U0_m_axi_tancalc_input_V_ARREGION);
    tancalc_U0->m_axi_tancalc_input_V_ARUSER(tancalc_U0_m_axi_tancalc_input_V_ARUSER);
    tancalc_U0->m_axi_tancalc_input_V_RVALID(gmem0_RVALID);
    tancalc_U0->m_axi_tancalc_input_V_RREADY(tancalc_U0_m_axi_tancalc_input_V_RREADY);
    tancalc_U0->m_axi_tancalc_input_V_RDATA(gmem0_RDATA);
    tancalc_U0->m_axi_tancalc_input_V_RLAST(gmem0_RLAST);
    tancalc_U0->m_axi_tancalc_input_V_RID(gmem0_RID);
    tancalc_U0->m_axi_tancalc_input_V_RUSER(gmem0_RUSER);
    tancalc_U0->m_axi_tancalc_input_V_RRESP(gmem0_RRESP);
    tancalc_U0->m_axi_tancalc_input_V_BVALID(ap_var_for_const1);
    tancalc_U0->m_axi_tancalc_input_V_BREADY(tancalc_U0_m_axi_tancalc_input_V_BREADY);
    tancalc_U0->m_axi_tancalc_input_V_BRESP(ap_var_for_const6);
    tancalc_U0->m_axi_tancalc_input_V_BID(ap_var_for_const3);
    tancalc_U0->m_axi_tancalc_input_V_BUSER(ap_var_for_const3);
    tancalc_U0->tancalc_input_V_offset(tancalc_input_V);
    tancalc_U0->tancalc_output_line_1_V_V_din(tancalc_U0_tancalc_output_line_1_V_V_din);
    tancalc_U0->tancalc_output_line_1_V_V_full_n(stream_array_line_1_V_V_full_n);
    tancalc_U0->tancalc_output_line_1_V_V_write(tancalc_U0_tancalc_output_line_1_V_V_write);
    tancalc_U0->tancalc_output_line_2_V_V_din(tancalc_U0_tancalc_output_line_2_V_V_din);
    tancalc_U0->tancalc_output_line_2_V_V_full_n(stream_array_line_2_V_V_full_n);
    tancalc_U0->tancalc_output_line_2_V_V_write(tancalc_U0_tancalc_output_line_2_V_V_write);
    tancalc_U0->tancalc_output_line_3_V_V_din(tancalc_U0_tancalc_output_line_3_V_V_din);
    tancalc_U0->tancalc_output_line_3_V_V_full_n(stream_array_line_3_V_V_full_n);
    tancalc_U0->tancalc_output_line_3_V_V_write(tancalc_U0_tancalc_output_line_3_V_V_write);
    tancalc_U0->tancalc_output_line_4_V_V_din(tancalc_U0_tancalc_output_line_4_V_V_din);
    tancalc_U0->tancalc_output_line_4_V_V_full_n(stream_array_line_4_V_V_full_n);
    tancalc_U0->tancalc_output_line_4_V_V_write(tancalc_U0_tancalc_output_line_4_V_V_write);
    tancalc_U0->tancalc_output_line_5_V_V_din(tancalc_U0_tancalc_output_line_5_V_V_din);
    tancalc_U0->tancalc_output_line_5_V_V_full_n(stream_array_line_5_V_V_full_n);
    tancalc_U0->tancalc_output_line_5_V_V_write(tancalc_U0_tancalc_output_line_5_V_V_write);
    tancalc_U0->tancalc_output_line_6_V_V_din(tancalc_U0_tancalc_output_line_6_V_V_din);
    tancalc_U0->tancalc_output_line_6_V_V_full_n(stream_array_line_6_V_V_full_n);
    tancalc_U0->tancalc_output_line_6_V_V_write(tancalc_U0_tancalc_output_line_6_V_V_write);
    tancalc_U0->tancalc_output_line_7_V_V_din(tancalc_U0_tancalc_output_line_7_V_V_din);
    tancalc_U0->tancalc_output_line_7_V_V_full_n(stream_array_line_7_V_V_full_n);
    tancalc_U0->tancalc_output_line_7_V_V_write(tancalc_U0_tancalc_output_line_7_V_V_write);
    tancalc_U0->tancalc_output_line_8_V_V_din(tancalc_U0_tancalc_output_line_8_V_V_din);
    tancalc_U0->tancalc_output_line_8_V_V_full_n(stream_array_line_8_V_V_full_n);
    tancalc_U0->tancalc_output_line_8_V_V_write(tancalc_U0_tancalc_output_line_8_V_V_write);
    tancalc_U0->tancalc_output_line_9_V_V_din(tancalc_U0_tancalc_output_line_9_V_V_din);
    tancalc_U0->tancalc_output_line_9_V_V_full_n(stream_array_line_9_V_V_full_n);
    tancalc_U0->tancalc_output_line_9_V_V_write(tancalc_U0_tancalc_output_line_9_V_V_write);
    tancalc_U0->tancalc_output_line_10_V_V_din(tancalc_U0_tancalc_output_line_10_V_V_din);
    tancalc_U0->tancalc_output_line_10_V_V_full_n(stream_array_line_10_V_V_full_n);
    tancalc_U0->tancalc_output_line_10_V_V_write(tancalc_U0_tancalc_output_line_10_V_V_write);
    tancalc_U0->tancalc_output_line_11_V_V_din(tancalc_U0_tancalc_output_line_11_V_V_din);
    tancalc_U0->tancalc_output_line_11_V_V_full_n(stream_array_line_11_V_V_full_n);
    tancalc_U0->tancalc_output_line_11_V_V_write(tancalc_U0_tancalc_output_line_11_V_V_write);
    tancalc_U0->tancalc_output_line_12_V_V_din(tancalc_U0_tancalc_output_line_12_V_V_din);
    tancalc_U0->tancalc_output_line_12_V_V_full_n(stream_array_line_12_V_V_full_n);
    tancalc_U0->tancalc_output_line_12_V_V_write(tancalc_U0_tancalc_output_line_12_V_V_write);
    tancalc_U0->tancalc_output_line_13_V_V_din(tancalc_U0_tancalc_output_line_13_V_V_din);
    tancalc_U0->tancalc_output_line_13_V_V_full_n(stream_array_line_13_V_V_full_n);
    tancalc_U0->tancalc_output_line_13_V_V_write(tancalc_U0_tancalc_output_line_13_V_V_write);
    tancalc_U0->tancalc_output_line_14_V_V_din(tancalc_U0_tancalc_output_line_14_V_V_din);
    tancalc_U0->tancalc_output_line_14_V_V_full_n(stream_array_line_14_V_V_full_n);
    tancalc_U0->tancalc_output_line_14_V_V_write(tancalc_U0_tancalc_output_line_14_V_V_write);
    tancalc_U0->tancalc_output_line_15_V_V_din(tancalc_U0_tancalc_output_line_15_V_V_din);
    tancalc_U0->tancalc_output_line_15_V_V_full_n(stream_array_line_15_V_V_full_n);
    tancalc_U0->tancalc_output_line_15_V_V_write(tancalc_U0_tancalc_output_line_15_V_V_write);
    fifo_U0 = new hier_func_fifo("fifo_U0");
    fifo_U0->ap_clk(ap_clk);
    fifo_U0->ap_rst(ap_rst_n_inv);
    fifo_U0->ap_start(fifo_U0_ap_start);
    fifo_U0->ap_done(fifo_U0_ap_done);
    fifo_U0->ap_continue(fifo_U0_ap_continue);
    fifo_U0->ap_idle(fifo_U0_ap_idle);
    fifo_U0->ap_ready(fifo_U0_ap_ready);
    fifo_U0->fifo_input_line_0_V_V(ap_var_for_const9);
    fifo_U0->fifo_input_line_1_V_V_dout(stream_array_line_1_V_V_dout);
    fifo_U0->fifo_input_line_1_V_V_empty_n(stream_array_line_1_V_V_empty_n);
    fifo_U0->fifo_input_line_1_V_V_read(fifo_U0_fifo_input_line_1_V_V_read);
    fifo_U0->fifo_input_line_2_V_V_dout(stream_array_line_2_V_V_dout);
    fifo_U0->fifo_input_line_2_V_V_empty_n(stream_array_line_2_V_V_empty_n);
    fifo_U0->fifo_input_line_2_V_V_read(fifo_U0_fifo_input_line_2_V_V_read);
    fifo_U0->fifo_input_line_3_V_V_dout(stream_array_line_3_V_V_dout);
    fifo_U0->fifo_input_line_3_V_V_empty_n(stream_array_line_3_V_V_empty_n);
    fifo_U0->fifo_input_line_3_V_V_read(fifo_U0_fifo_input_line_3_V_V_read);
    fifo_U0->fifo_input_line_4_V_V_dout(stream_array_line_4_V_V_dout);
    fifo_U0->fifo_input_line_4_V_V_empty_n(stream_array_line_4_V_V_empty_n);
    fifo_U0->fifo_input_line_4_V_V_read(fifo_U0_fifo_input_line_4_V_V_read);
    fifo_U0->fifo_input_line_5_V_V_dout(stream_array_line_5_V_V_dout);
    fifo_U0->fifo_input_line_5_V_V_empty_n(stream_array_line_5_V_V_empty_n);
    fifo_U0->fifo_input_line_5_V_V_read(fifo_U0_fifo_input_line_5_V_V_read);
    fifo_U0->fifo_input_line_6_V_V_dout(stream_array_line_6_V_V_dout);
    fifo_U0->fifo_input_line_6_V_V_empty_n(stream_array_line_6_V_V_empty_n);
    fifo_U0->fifo_input_line_6_V_V_read(fifo_U0_fifo_input_line_6_V_V_read);
    fifo_U0->fifo_input_line_7_V_V_dout(stream_array_line_7_V_V_dout);
    fifo_U0->fifo_input_line_7_V_V_empty_n(stream_array_line_7_V_V_empty_n);
    fifo_U0->fifo_input_line_7_V_V_read(fifo_U0_fifo_input_line_7_V_V_read);
    fifo_U0->fifo_input_line_8_V_V_dout(stream_array_line_8_V_V_dout);
    fifo_U0->fifo_input_line_8_V_V_empty_n(stream_array_line_8_V_V_empty_n);
    fifo_U0->fifo_input_line_8_V_V_read(fifo_U0_fifo_input_line_8_V_V_read);
    fifo_U0->fifo_input_line_9_V_V_dout(stream_array_line_9_V_V_dout);
    fifo_U0->fifo_input_line_9_V_V_empty_n(stream_array_line_9_V_V_empty_n);
    fifo_U0->fifo_input_line_9_V_V_read(fifo_U0_fifo_input_line_9_V_V_read);
    fifo_U0->fifo_input_line_10_V_V_dout(stream_array_line_10_V_V_dout);
    fifo_U0->fifo_input_line_10_V_V_empty_n(stream_array_line_10_V_V_empty_n);
    fifo_U0->fifo_input_line_10_V_V_read(fifo_U0_fifo_input_line_10_V_V_read);
    fifo_U0->fifo_input_line_11_V_V_dout(stream_array_line_11_V_V_dout);
    fifo_U0->fifo_input_line_11_V_V_empty_n(stream_array_line_11_V_V_empty_n);
    fifo_U0->fifo_input_line_11_V_V_read(fifo_U0_fifo_input_line_11_V_V_read);
    fifo_U0->fifo_input_line_12_V_V_dout(stream_array_line_12_V_V_dout);
    fifo_U0->fifo_input_line_12_V_V_empty_n(stream_array_line_12_V_V_empty_n);
    fifo_U0->fifo_input_line_12_V_V_read(fifo_U0_fifo_input_line_12_V_V_read);
    fifo_U0->fifo_input_line_13_V_V_dout(stream_array_line_13_V_V_dout);
    fifo_U0->fifo_input_line_13_V_V_empty_n(stream_array_line_13_V_V_empty_n);
    fifo_U0->fifo_input_line_13_V_V_read(fifo_U0_fifo_input_line_13_V_V_read);
    fifo_U0->fifo_input_line_14_V_V_dout(stream_array_line_14_V_V_dout);
    fifo_U0->fifo_input_line_14_V_V_empty_n(stream_array_line_14_V_V_empty_n);
    fifo_U0->fifo_input_line_14_V_V_read(fifo_U0_fifo_input_line_14_V_V_read);
    fifo_U0->fifo_input_line_15_V_V_dout(stream_array_line_15_V_V_dout);
    fifo_U0->fifo_input_line_15_V_V_empty_n(stream_array_line_15_V_V_empty_n);
    fifo_U0->fifo_input_line_15_V_V_read(fifo_U0_fifo_input_line_15_V_V_read);
    fifo_U0->fifo_output_V_V_TDATA(fifo_U0_fifo_output_V_V_TDATA);
    fifo_U0->fifo_output_V_V_TVALID(fifo_U0_fifo_output_V_V_TVALID);
    fifo_U0->fifo_output_V_V_TREADY(fifo_output_V_V_TREADY);
    stream_array_line_1_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_1_V_V_U");
    stream_array_line_1_V_V_U->clk(ap_clk);
    stream_array_line_1_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_1_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_1_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_1_V_V_U->if_din(tancalc_U0_tancalc_output_line_1_V_V_din);
    stream_array_line_1_V_V_U->if_full_n(stream_array_line_1_V_V_full_n);
    stream_array_line_1_V_V_U->if_write(tancalc_U0_tancalc_output_line_1_V_V_write);
    stream_array_line_1_V_V_U->if_dout(stream_array_line_1_V_V_dout);
    stream_array_line_1_V_V_U->if_empty_n(stream_array_line_1_V_V_empty_n);
    stream_array_line_1_V_V_U->if_read(fifo_U0_fifo_input_line_1_V_V_read);
    stream_array_line_2_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_2_V_V_U");
    stream_array_line_2_V_V_U->clk(ap_clk);
    stream_array_line_2_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_2_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_2_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_2_V_V_U->if_din(tancalc_U0_tancalc_output_line_2_V_V_din);
    stream_array_line_2_V_V_U->if_full_n(stream_array_line_2_V_V_full_n);
    stream_array_line_2_V_V_U->if_write(tancalc_U0_tancalc_output_line_2_V_V_write);
    stream_array_line_2_V_V_U->if_dout(stream_array_line_2_V_V_dout);
    stream_array_line_2_V_V_U->if_empty_n(stream_array_line_2_V_V_empty_n);
    stream_array_line_2_V_V_U->if_read(fifo_U0_fifo_input_line_2_V_V_read);
    stream_array_line_3_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_3_V_V_U");
    stream_array_line_3_V_V_U->clk(ap_clk);
    stream_array_line_3_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_3_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_3_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_3_V_V_U->if_din(tancalc_U0_tancalc_output_line_3_V_V_din);
    stream_array_line_3_V_V_U->if_full_n(stream_array_line_3_V_V_full_n);
    stream_array_line_3_V_V_U->if_write(tancalc_U0_tancalc_output_line_3_V_V_write);
    stream_array_line_3_V_V_U->if_dout(stream_array_line_3_V_V_dout);
    stream_array_line_3_V_V_U->if_empty_n(stream_array_line_3_V_V_empty_n);
    stream_array_line_3_V_V_U->if_read(fifo_U0_fifo_input_line_3_V_V_read);
    stream_array_line_4_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_4_V_V_U");
    stream_array_line_4_V_V_U->clk(ap_clk);
    stream_array_line_4_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_4_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_4_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_4_V_V_U->if_din(tancalc_U0_tancalc_output_line_4_V_V_din);
    stream_array_line_4_V_V_U->if_full_n(stream_array_line_4_V_V_full_n);
    stream_array_line_4_V_V_U->if_write(tancalc_U0_tancalc_output_line_4_V_V_write);
    stream_array_line_4_V_V_U->if_dout(stream_array_line_4_V_V_dout);
    stream_array_line_4_V_V_U->if_empty_n(stream_array_line_4_V_V_empty_n);
    stream_array_line_4_V_V_U->if_read(fifo_U0_fifo_input_line_4_V_V_read);
    stream_array_line_5_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_5_V_V_U");
    stream_array_line_5_V_V_U->clk(ap_clk);
    stream_array_line_5_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_5_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_5_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_5_V_V_U->if_din(tancalc_U0_tancalc_output_line_5_V_V_din);
    stream_array_line_5_V_V_U->if_full_n(stream_array_line_5_V_V_full_n);
    stream_array_line_5_V_V_U->if_write(tancalc_U0_tancalc_output_line_5_V_V_write);
    stream_array_line_5_V_V_U->if_dout(stream_array_line_5_V_V_dout);
    stream_array_line_5_V_V_U->if_empty_n(stream_array_line_5_V_V_empty_n);
    stream_array_line_5_V_V_U->if_read(fifo_U0_fifo_input_line_5_V_V_read);
    stream_array_line_6_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_6_V_V_U");
    stream_array_line_6_V_V_U->clk(ap_clk);
    stream_array_line_6_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_6_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_6_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_6_V_V_U->if_din(tancalc_U0_tancalc_output_line_6_V_V_din);
    stream_array_line_6_V_V_U->if_full_n(stream_array_line_6_V_V_full_n);
    stream_array_line_6_V_V_U->if_write(tancalc_U0_tancalc_output_line_6_V_V_write);
    stream_array_line_6_V_V_U->if_dout(stream_array_line_6_V_V_dout);
    stream_array_line_6_V_V_U->if_empty_n(stream_array_line_6_V_V_empty_n);
    stream_array_line_6_V_V_U->if_read(fifo_U0_fifo_input_line_6_V_V_read);
    stream_array_line_7_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_7_V_V_U");
    stream_array_line_7_V_V_U->clk(ap_clk);
    stream_array_line_7_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_7_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_7_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_7_V_V_U->if_din(tancalc_U0_tancalc_output_line_7_V_V_din);
    stream_array_line_7_V_V_U->if_full_n(stream_array_line_7_V_V_full_n);
    stream_array_line_7_V_V_U->if_write(tancalc_U0_tancalc_output_line_7_V_V_write);
    stream_array_line_7_V_V_U->if_dout(stream_array_line_7_V_V_dout);
    stream_array_line_7_V_V_U->if_empty_n(stream_array_line_7_V_V_empty_n);
    stream_array_line_7_V_V_U->if_read(fifo_U0_fifo_input_line_7_V_V_read);
    stream_array_line_8_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_8_V_V_U");
    stream_array_line_8_V_V_U->clk(ap_clk);
    stream_array_line_8_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_8_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_8_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_8_V_V_U->if_din(tancalc_U0_tancalc_output_line_8_V_V_din);
    stream_array_line_8_V_V_U->if_full_n(stream_array_line_8_V_V_full_n);
    stream_array_line_8_V_V_U->if_write(tancalc_U0_tancalc_output_line_8_V_V_write);
    stream_array_line_8_V_V_U->if_dout(stream_array_line_8_V_V_dout);
    stream_array_line_8_V_V_U->if_empty_n(stream_array_line_8_V_V_empty_n);
    stream_array_line_8_V_V_U->if_read(fifo_U0_fifo_input_line_8_V_V_read);
    stream_array_line_9_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_9_V_V_U");
    stream_array_line_9_V_V_U->clk(ap_clk);
    stream_array_line_9_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_9_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_9_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_9_V_V_U->if_din(tancalc_U0_tancalc_output_line_9_V_V_din);
    stream_array_line_9_V_V_U->if_full_n(stream_array_line_9_V_V_full_n);
    stream_array_line_9_V_V_U->if_write(tancalc_U0_tancalc_output_line_9_V_V_write);
    stream_array_line_9_V_V_U->if_dout(stream_array_line_9_V_V_dout);
    stream_array_line_9_V_V_U->if_empty_n(stream_array_line_9_V_V_empty_n);
    stream_array_line_9_V_V_U->if_read(fifo_U0_fifo_input_line_9_V_V_read);
    stream_array_line_10_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_10_V_V_U");
    stream_array_line_10_V_V_U->clk(ap_clk);
    stream_array_line_10_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_10_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_10_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_10_V_V_U->if_din(tancalc_U0_tancalc_output_line_10_V_V_din);
    stream_array_line_10_V_V_U->if_full_n(stream_array_line_10_V_V_full_n);
    stream_array_line_10_V_V_U->if_write(tancalc_U0_tancalc_output_line_10_V_V_write);
    stream_array_line_10_V_V_U->if_dout(stream_array_line_10_V_V_dout);
    stream_array_line_10_V_V_U->if_empty_n(stream_array_line_10_V_V_empty_n);
    stream_array_line_10_V_V_U->if_read(fifo_U0_fifo_input_line_10_V_V_read);
    stream_array_line_11_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_11_V_V_U");
    stream_array_line_11_V_V_U->clk(ap_clk);
    stream_array_line_11_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_11_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_11_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_11_V_V_U->if_din(tancalc_U0_tancalc_output_line_11_V_V_din);
    stream_array_line_11_V_V_U->if_full_n(stream_array_line_11_V_V_full_n);
    stream_array_line_11_V_V_U->if_write(tancalc_U0_tancalc_output_line_11_V_V_write);
    stream_array_line_11_V_V_U->if_dout(stream_array_line_11_V_V_dout);
    stream_array_line_11_V_V_U->if_empty_n(stream_array_line_11_V_V_empty_n);
    stream_array_line_11_V_V_U->if_read(fifo_U0_fifo_input_line_11_V_V_read);
    stream_array_line_12_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_12_V_V_U");
    stream_array_line_12_V_V_U->clk(ap_clk);
    stream_array_line_12_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_12_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_12_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_12_V_V_U->if_din(tancalc_U0_tancalc_output_line_12_V_V_din);
    stream_array_line_12_V_V_U->if_full_n(stream_array_line_12_V_V_full_n);
    stream_array_line_12_V_V_U->if_write(tancalc_U0_tancalc_output_line_12_V_V_write);
    stream_array_line_12_V_V_U->if_dout(stream_array_line_12_V_V_dout);
    stream_array_line_12_V_V_U->if_empty_n(stream_array_line_12_V_V_empty_n);
    stream_array_line_12_V_V_U->if_read(fifo_U0_fifo_input_line_12_V_V_read);
    stream_array_line_13_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_13_V_V_U");
    stream_array_line_13_V_V_U->clk(ap_clk);
    stream_array_line_13_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_13_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_13_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_13_V_V_U->if_din(tancalc_U0_tancalc_output_line_13_V_V_din);
    stream_array_line_13_V_V_U->if_full_n(stream_array_line_13_V_V_full_n);
    stream_array_line_13_V_V_U->if_write(tancalc_U0_tancalc_output_line_13_V_V_write);
    stream_array_line_13_V_V_U->if_dout(stream_array_line_13_V_V_dout);
    stream_array_line_13_V_V_U->if_empty_n(stream_array_line_13_V_V_empty_n);
    stream_array_line_13_V_V_U->if_read(fifo_U0_fifo_input_line_13_V_V_read);
    stream_array_line_14_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_14_V_V_U");
    stream_array_line_14_V_V_U->clk(ap_clk);
    stream_array_line_14_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_14_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_14_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_14_V_V_U->if_din(tancalc_U0_tancalc_output_line_14_V_V_din);
    stream_array_line_14_V_V_U->if_full_n(stream_array_line_14_V_V_full_n);
    stream_array_line_14_V_V_U->if_write(tancalc_U0_tancalc_output_line_14_V_V_write);
    stream_array_line_14_V_V_U->if_dout(stream_array_line_14_V_V_dout);
    stream_array_line_14_V_V_U->if_empty_n(stream_array_line_14_V_V_empty_n);
    stream_array_line_14_V_V_U->if_read(fifo_U0_fifo_input_line_14_V_V_read);
    stream_array_line_15_V_V_U = new hier_func_fifo_w10_d16_A("stream_array_line_15_V_V_U");
    stream_array_line_15_V_V_U->clk(ap_clk);
    stream_array_line_15_V_V_U->reset(ap_rst_n_inv);
    stream_array_line_15_V_V_U->if_read_ce(ap_var_for_const0);
    stream_array_line_15_V_V_U->if_write_ce(ap_var_for_const0);
    stream_array_line_15_V_V_U->if_din(tancalc_U0_tancalc_output_line_15_V_V_din);
    stream_array_line_15_V_V_U->if_full_n(stream_array_line_15_V_V_full_n);
    stream_array_line_15_V_V_U->if_write(tancalc_U0_tancalc_output_line_15_V_V_write);
    stream_array_line_15_V_V_U->if_dout(stream_array_line_15_V_V_dout);
    stream_array_line_15_V_V_U->if_empty_n(stream_array_line_15_V_V_empty_n);
    stream_array_line_15_V_V_U->if_read(fifo_U0_fifo_input_line_15_V_V_read);
    start_for_fifo_U0_U = new hier_func_start_for_fifo_U0("start_for_fifo_U0_U");
    start_for_fifo_U0_U->clk(ap_clk);
    start_for_fifo_U0_U->reset(ap_rst_n_inv);
    start_for_fifo_U0_U->if_read_ce(ap_var_for_const0);
    start_for_fifo_U0_U->if_write_ce(ap_var_for_const0);
    start_for_fifo_U0_U->if_din(start_for_fifo_U0_din);
    start_for_fifo_U0_U->if_full_n(start_for_fifo_U0_full_n);
    start_for_fifo_U0_U->if_write(tancalc_U0_start_write);
    start_for_fifo_U0_U->if_dout(start_for_fifo_U0_dout);
    start_for_fifo_U0_U->if_empty_n(start_for_fifo_U0_empty_n);
    start_for_fifo_U0_U->if_read(fifo_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_done);
    sensitive << ( fifo_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( tancalc_U0_ap_idle );
    sensitive << ( fifo_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( tancalc_U0_ap_ready );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( fifo_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( tancalc_U0_ap_ready );

    SC_METHOD(thread_fifo_U0_ap_continue);

    SC_METHOD(thread_fifo_U0_ap_start);
    sensitive << ( start_for_fifo_U0_empty_n );

    SC_METHOD(thread_fifo_U0_start_full_n);

    SC_METHOD(thread_fifo_U0_start_write);

    SC_METHOD(thread_fifo_output_V_V_TDATA);
    sensitive << ( fifo_U0_fifo_output_V_V_TDATA );

    SC_METHOD(thread_fifo_output_V_V_TVALID);
    sensitive << ( fifo_U0_fifo_output_V_V_TVALID );

    SC_METHOD(thread_start_for_fifo_U0_din);

    SC_METHOD(thread_tancalc_U0_ap_continue);

    SC_METHOD(thread_tancalc_U0_ap_start);
    sensitive << ( ap_start );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const9);

    ap_rst_reg_2 = SC_LOGIC_1;
    ap_rst_reg_1 = SC_LOGIC_1;
    ap_rst_n_inv = SC_LOGIC_1;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "hier_func_hier_func_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_control_AWVALID, "(port)s_axi_control_AWVALID");
    sc_trace(mVcdFile, s_axi_control_AWREADY, "(port)s_axi_control_AWREADY");
    sc_trace(mVcdFile, s_axi_control_AWADDR, "(port)s_axi_control_AWADDR");
    sc_trace(mVcdFile, s_axi_control_WVALID, "(port)s_axi_control_WVALID");
    sc_trace(mVcdFile, s_axi_control_WREADY, "(port)s_axi_control_WREADY");
    sc_trace(mVcdFile, s_axi_control_WDATA, "(port)s_axi_control_WDATA");
    sc_trace(mVcdFile, s_axi_control_WSTRB, "(port)s_axi_control_WSTRB");
    sc_trace(mVcdFile, s_axi_control_ARVALID, "(port)s_axi_control_ARVALID");
    sc_trace(mVcdFile, s_axi_control_ARREADY, "(port)s_axi_control_ARREADY");
    sc_trace(mVcdFile, s_axi_control_ARADDR, "(port)s_axi_control_ARADDR");
    sc_trace(mVcdFile, s_axi_control_RVALID, "(port)s_axi_control_RVALID");
    sc_trace(mVcdFile, s_axi_control_RREADY, "(port)s_axi_control_RREADY");
    sc_trace(mVcdFile, s_axi_control_RDATA, "(port)s_axi_control_RDATA");
    sc_trace(mVcdFile, s_axi_control_RRESP, "(port)s_axi_control_RRESP");
    sc_trace(mVcdFile, s_axi_control_BVALID, "(port)s_axi_control_BVALID");
    sc_trace(mVcdFile, s_axi_control_BREADY, "(port)s_axi_control_BREADY");
    sc_trace(mVcdFile, s_axi_control_BRESP, "(port)s_axi_control_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, m_axi_gmem0_AWVALID, "(port)m_axi_gmem0_AWVALID");
    sc_trace(mVcdFile, m_axi_gmem0_AWREADY, "(port)m_axi_gmem0_AWREADY");
    sc_trace(mVcdFile, m_axi_gmem0_AWADDR, "(port)m_axi_gmem0_AWADDR");
    sc_trace(mVcdFile, m_axi_gmem0_AWID, "(port)m_axi_gmem0_AWID");
    sc_trace(mVcdFile, m_axi_gmem0_AWLEN, "(port)m_axi_gmem0_AWLEN");
    sc_trace(mVcdFile, m_axi_gmem0_AWSIZE, "(port)m_axi_gmem0_AWSIZE");
    sc_trace(mVcdFile, m_axi_gmem0_AWBURST, "(port)m_axi_gmem0_AWBURST");
    sc_trace(mVcdFile, m_axi_gmem0_AWLOCK, "(port)m_axi_gmem0_AWLOCK");
    sc_trace(mVcdFile, m_axi_gmem0_AWCACHE, "(port)m_axi_gmem0_AWCACHE");
    sc_trace(mVcdFile, m_axi_gmem0_AWPROT, "(port)m_axi_gmem0_AWPROT");
    sc_trace(mVcdFile, m_axi_gmem0_AWQOS, "(port)m_axi_gmem0_AWQOS");
    sc_trace(mVcdFile, m_axi_gmem0_AWREGION, "(port)m_axi_gmem0_AWREGION");
    sc_trace(mVcdFile, m_axi_gmem0_AWUSER, "(port)m_axi_gmem0_AWUSER");
    sc_trace(mVcdFile, m_axi_gmem0_WVALID, "(port)m_axi_gmem0_WVALID");
    sc_trace(mVcdFile, m_axi_gmem0_WREADY, "(port)m_axi_gmem0_WREADY");
    sc_trace(mVcdFile, m_axi_gmem0_WDATA, "(port)m_axi_gmem0_WDATA");
    sc_trace(mVcdFile, m_axi_gmem0_WSTRB, "(port)m_axi_gmem0_WSTRB");
    sc_trace(mVcdFile, m_axi_gmem0_WLAST, "(port)m_axi_gmem0_WLAST");
    sc_trace(mVcdFile, m_axi_gmem0_WID, "(port)m_axi_gmem0_WID");
    sc_trace(mVcdFile, m_axi_gmem0_WUSER, "(port)m_axi_gmem0_WUSER");
    sc_trace(mVcdFile, m_axi_gmem0_ARVALID, "(port)m_axi_gmem0_ARVALID");
    sc_trace(mVcdFile, m_axi_gmem0_ARREADY, "(port)m_axi_gmem0_ARREADY");
    sc_trace(mVcdFile, m_axi_gmem0_ARADDR, "(port)m_axi_gmem0_ARADDR");
    sc_trace(mVcdFile, m_axi_gmem0_ARID, "(port)m_axi_gmem0_ARID");
    sc_trace(mVcdFile, m_axi_gmem0_ARLEN, "(port)m_axi_gmem0_ARLEN");
    sc_trace(mVcdFile, m_axi_gmem0_ARSIZE, "(port)m_axi_gmem0_ARSIZE");
    sc_trace(mVcdFile, m_axi_gmem0_ARBURST, "(port)m_axi_gmem0_ARBURST");
    sc_trace(mVcdFile, m_axi_gmem0_ARLOCK, "(port)m_axi_gmem0_ARLOCK");
    sc_trace(mVcdFile, m_axi_gmem0_ARCACHE, "(port)m_axi_gmem0_ARCACHE");
    sc_trace(mVcdFile, m_axi_gmem0_ARPROT, "(port)m_axi_gmem0_ARPROT");
    sc_trace(mVcdFile, m_axi_gmem0_ARQOS, "(port)m_axi_gmem0_ARQOS");
    sc_trace(mVcdFile, m_axi_gmem0_ARREGION, "(port)m_axi_gmem0_ARREGION");
    sc_trace(mVcdFile, m_axi_gmem0_ARUSER, "(port)m_axi_gmem0_ARUSER");
    sc_trace(mVcdFile, m_axi_gmem0_RVALID, "(port)m_axi_gmem0_RVALID");
    sc_trace(mVcdFile, m_axi_gmem0_RREADY, "(port)m_axi_gmem0_RREADY");
    sc_trace(mVcdFile, m_axi_gmem0_RDATA, "(port)m_axi_gmem0_RDATA");
    sc_trace(mVcdFile, m_axi_gmem0_RLAST, "(port)m_axi_gmem0_RLAST");
    sc_trace(mVcdFile, m_axi_gmem0_RID, "(port)m_axi_gmem0_RID");
    sc_trace(mVcdFile, m_axi_gmem0_RUSER, "(port)m_axi_gmem0_RUSER");
    sc_trace(mVcdFile, m_axi_gmem0_RRESP, "(port)m_axi_gmem0_RRESP");
    sc_trace(mVcdFile, m_axi_gmem0_BVALID, "(port)m_axi_gmem0_BVALID");
    sc_trace(mVcdFile, m_axi_gmem0_BREADY, "(port)m_axi_gmem0_BREADY");
    sc_trace(mVcdFile, m_axi_gmem0_BRESP, "(port)m_axi_gmem0_BRESP");
    sc_trace(mVcdFile, m_axi_gmem0_BID, "(port)m_axi_gmem0_BID");
    sc_trace(mVcdFile, m_axi_gmem0_BUSER, "(port)m_axi_gmem0_BUSER");
    sc_trace(mVcdFile, fifo_output_V_V_TDATA, "(port)fifo_output_V_V_TDATA");
    sc_trace(mVcdFile, fifo_output_V_V_TVALID, "(port)fifo_output_V_V_TVALID");
    sc_trace(mVcdFile, fifo_output_V_V_TREADY, "(port)fifo_output_V_V_TREADY");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_reg_2, "ap_rst_reg_2");
    sc_trace(mVcdFile, ap_rst_reg_1, "ap_rst_reg_1");
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, tancalc_input_V, "tancalc_input_V");
    sc_trace(mVcdFile, gmem0_AWREADY, "gmem0_AWREADY");
    sc_trace(mVcdFile, gmem0_WREADY, "gmem0_WREADY");
    sc_trace(mVcdFile, gmem0_ARREADY, "gmem0_ARREADY");
    sc_trace(mVcdFile, gmem0_RVALID, "gmem0_RVALID");
    sc_trace(mVcdFile, gmem0_RDATA, "gmem0_RDATA");
    sc_trace(mVcdFile, gmem0_RLAST, "gmem0_RLAST");
    sc_trace(mVcdFile, gmem0_RID, "gmem0_RID");
    sc_trace(mVcdFile, gmem0_RUSER, "gmem0_RUSER");
    sc_trace(mVcdFile, gmem0_RRESP, "gmem0_RRESP");
    sc_trace(mVcdFile, gmem0_BVALID, "gmem0_BVALID");
    sc_trace(mVcdFile, gmem0_BRESP, "gmem0_BRESP");
    sc_trace(mVcdFile, gmem0_BID, "gmem0_BID");
    sc_trace(mVcdFile, gmem0_BUSER, "gmem0_BUSER");
    sc_trace(mVcdFile, tancalc_U0_ap_start, "tancalc_U0_ap_start");
    sc_trace(mVcdFile, tancalc_U0_ap_done, "tancalc_U0_ap_done");
    sc_trace(mVcdFile, tancalc_U0_ap_continue, "tancalc_U0_ap_continue");
    sc_trace(mVcdFile, tancalc_U0_ap_idle, "tancalc_U0_ap_idle");
    sc_trace(mVcdFile, tancalc_U0_ap_ready, "tancalc_U0_ap_ready");
    sc_trace(mVcdFile, tancalc_U0_start_out, "tancalc_U0_start_out");
    sc_trace(mVcdFile, tancalc_U0_start_write, "tancalc_U0_start_write");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWVALID, "tancalc_U0_m_axi_tancalc_input_V_AWVALID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWADDR, "tancalc_U0_m_axi_tancalc_input_V_AWADDR");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWID, "tancalc_U0_m_axi_tancalc_input_V_AWID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWLEN, "tancalc_U0_m_axi_tancalc_input_V_AWLEN");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWSIZE, "tancalc_U0_m_axi_tancalc_input_V_AWSIZE");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWBURST, "tancalc_U0_m_axi_tancalc_input_V_AWBURST");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWLOCK, "tancalc_U0_m_axi_tancalc_input_V_AWLOCK");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWCACHE, "tancalc_U0_m_axi_tancalc_input_V_AWCACHE");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWPROT, "tancalc_U0_m_axi_tancalc_input_V_AWPROT");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWQOS, "tancalc_U0_m_axi_tancalc_input_V_AWQOS");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWREGION, "tancalc_U0_m_axi_tancalc_input_V_AWREGION");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_AWUSER, "tancalc_U0_m_axi_tancalc_input_V_AWUSER");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WVALID, "tancalc_U0_m_axi_tancalc_input_V_WVALID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WDATA, "tancalc_U0_m_axi_tancalc_input_V_WDATA");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WSTRB, "tancalc_U0_m_axi_tancalc_input_V_WSTRB");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WLAST, "tancalc_U0_m_axi_tancalc_input_V_WLAST");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WID, "tancalc_U0_m_axi_tancalc_input_V_WID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_WUSER, "tancalc_U0_m_axi_tancalc_input_V_WUSER");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARVALID, "tancalc_U0_m_axi_tancalc_input_V_ARVALID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARADDR, "tancalc_U0_m_axi_tancalc_input_V_ARADDR");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARID, "tancalc_U0_m_axi_tancalc_input_V_ARID");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARLEN, "tancalc_U0_m_axi_tancalc_input_V_ARLEN");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARSIZE, "tancalc_U0_m_axi_tancalc_input_V_ARSIZE");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARBURST, "tancalc_U0_m_axi_tancalc_input_V_ARBURST");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARLOCK, "tancalc_U0_m_axi_tancalc_input_V_ARLOCK");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARCACHE, "tancalc_U0_m_axi_tancalc_input_V_ARCACHE");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARPROT, "tancalc_U0_m_axi_tancalc_input_V_ARPROT");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARQOS, "tancalc_U0_m_axi_tancalc_input_V_ARQOS");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARREGION, "tancalc_U0_m_axi_tancalc_input_V_ARREGION");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_ARUSER, "tancalc_U0_m_axi_tancalc_input_V_ARUSER");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_RREADY, "tancalc_U0_m_axi_tancalc_input_V_RREADY");
    sc_trace(mVcdFile, tancalc_U0_m_axi_tancalc_input_V_BREADY, "tancalc_U0_m_axi_tancalc_input_V_BREADY");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_1_V_V_din, "tancalc_U0_tancalc_output_line_1_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_1_V_V_write, "tancalc_U0_tancalc_output_line_1_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_2_V_V_din, "tancalc_U0_tancalc_output_line_2_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_2_V_V_write, "tancalc_U0_tancalc_output_line_2_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_3_V_V_din, "tancalc_U0_tancalc_output_line_3_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_3_V_V_write, "tancalc_U0_tancalc_output_line_3_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_4_V_V_din, "tancalc_U0_tancalc_output_line_4_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_4_V_V_write, "tancalc_U0_tancalc_output_line_4_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_5_V_V_din, "tancalc_U0_tancalc_output_line_5_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_5_V_V_write, "tancalc_U0_tancalc_output_line_5_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_6_V_V_din, "tancalc_U0_tancalc_output_line_6_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_6_V_V_write, "tancalc_U0_tancalc_output_line_6_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_7_V_V_din, "tancalc_U0_tancalc_output_line_7_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_7_V_V_write, "tancalc_U0_tancalc_output_line_7_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_8_V_V_din, "tancalc_U0_tancalc_output_line_8_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_8_V_V_write, "tancalc_U0_tancalc_output_line_8_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_9_V_V_din, "tancalc_U0_tancalc_output_line_9_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_9_V_V_write, "tancalc_U0_tancalc_output_line_9_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_10_V_V_din, "tancalc_U0_tancalc_output_line_10_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_10_V_V_write, "tancalc_U0_tancalc_output_line_10_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_11_V_V_din, "tancalc_U0_tancalc_output_line_11_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_11_V_V_write, "tancalc_U0_tancalc_output_line_11_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_12_V_V_din, "tancalc_U0_tancalc_output_line_12_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_12_V_V_write, "tancalc_U0_tancalc_output_line_12_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_13_V_V_din, "tancalc_U0_tancalc_output_line_13_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_13_V_V_write, "tancalc_U0_tancalc_output_line_13_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_14_V_V_din, "tancalc_U0_tancalc_output_line_14_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_14_V_V_write, "tancalc_U0_tancalc_output_line_14_V_V_write");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_15_V_V_din, "tancalc_U0_tancalc_output_line_15_V_V_din");
    sc_trace(mVcdFile, tancalc_U0_tancalc_output_line_15_V_V_write, "tancalc_U0_tancalc_output_line_15_V_V_write");
    sc_trace(mVcdFile, fifo_U0_ap_start, "fifo_U0_ap_start");
    sc_trace(mVcdFile, fifo_U0_ap_done, "fifo_U0_ap_done");
    sc_trace(mVcdFile, fifo_U0_ap_continue, "fifo_U0_ap_continue");
    sc_trace(mVcdFile, fifo_U0_ap_idle, "fifo_U0_ap_idle");
    sc_trace(mVcdFile, fifo_U0_ap_ready, "fifo_U0_ap_ready");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_1_V_V_read, "fifo_U0_fifo_input_line_1_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_2_V_V_read, "fifo_U0_fifo_input_line_2_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_3_V_V_read, "fifo_U0_fifo_input_line_3_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_4_V_V_read, "fifo_U0_fifo_input_line_4_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_5_V_V_read, "fifo_U0_fifo_input_line_5_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_6_V_V_read, "fifo_U0_fifo_input_line_6_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_7_V_V_read, "fifo_U0_fifo_input_line_7_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_8_V_V_read, "fifo_U0_fifo_input_line_8_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_9_V_V_read, "fifo_U0_fifo_input_line_9_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_10_V_V_read, "fifo_U0_fifo_input_line_10_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_11_V_V_read, "fifo_U0_fifo_input_line_11_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_12_V_V_read, "fifo_U0_fifo_input_line_12_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_13_V_V_read, "fifo_U0_fifo_input_line_13_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_14_V_V_read, "fifo_U0_fifo_input_line_14_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_input_line_15_V_V_read, "fifo_U0_fifo_input_line_15_V_V_read");
    sc_trace(mVcdFile, fifo_U0_fifo_output_V_V_TDATA, "fifo_U0_fifo_output_V_V_TDATA");
    sc_trace(mVcdFile, fifo_U0_fifo_output_V_V_TVALID, "fifo_U0_fifo_output_V_V_TVALID");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, stream_array_line_1_V_V_full_n, "stream_array_line_1_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_1_V_V_dout, "stream_array_line_1_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_1_V_V_empty_n, "stream_array_line_1_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_2_V_V_full_n, "stream_array_line_2_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_2_V_V_dout, "stream_array_line_2_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_2_V_V_empty_n, "stream_array_line_2_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_3_V_V_full_n, "stream_array_line_3_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_3_V_V_dout, "stream_array_line_3_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_3_V_V_empty_n, "stream_array_line_3_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_4_V_V_full_n, "stream_array_line_4_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_4_V_V_dout, "stream_array_line_4_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_4_V_V_empty_n, "stream_array_line_4_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_5_V_V_full_n, "stream_array_line_5_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_5_V_V_dout, "stream_array_line_5_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_5_V_V_empty_n, "stream_array_line_5_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_6_V_V_full_n, "stream_array_line_6_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_6_V_V_dout, "stream_array_line_6_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_6_V_V_empty_n, "stream_array_line_6_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_7_V_V_full_n, "stream_array_line_7_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_7_V_V_dout, "stream_array_line_7_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_7_V_V_empty_n, "stream_array_line_7_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_8_V_V_full_n, "stream_array_line_8_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_8_V_V_dout, "stream_array_line_8_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_8_V_V_empty_n, "stream_array_line_8_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_9_V_V_full_n, "stream_array_line_9_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_9_V_V_dout, "stream_array_line_9_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_9_V_V_empty_n, "stream_array_line_9_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_10_V_V_full_n, "stream_array_line_10_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_10_V_V_dout, "stream_array_line_10_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_10_V_V_empty_n, "stream_array_line_10_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_11_V_V_full_n, "stream_array_line_11_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_11_V_V_dout, "stream_array_line_11_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_11_V_V_empty_n, "stream_array_line_11_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_12_V_V_full_n, "stream_array_line_12_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_12_V_V_dout, "stream_array_line_12_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_12_V_V_empty_n, "stream_array_line_12_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_13_V_V_full_n, "stream_array_line_13_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_13_V_V_dout, "stream_array_line_13_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_13_V_V_empty_n, "stream_array_line_13_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_14_V_V_full_n, "stream_array_line_14_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_14_V_V_dout, "stream_array_line_14_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_14_V_V_empty_n, "stream_array_line_14_V_V_empty_n");
    sc_trace(mVcdFile, stream_array_line_15_V_V_full_n, "stream_array_line_15_V_V_full_n");
    sc_trace(mVcdFile, stream_array_line_15_V_V_dout, "stream_array_line_15_V_V_dout");
    sc_trace(mVcdFile, stream_array_line_15_V_V_empty_n, "stream_array_line_15_V_V_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, start_for_fifo_U0_din, "start_for_fifo_U0_din");
    sc_trace(mVcdFile, start_for_fifo_U0_full_n, "start_for_fifo_U0_full_n");
    sc_trace(mVcdFile, start_for_fifo_U0_dout, "start_for_fifo_U0_dout");
    sc_trace(mVcdFile, start_for_fifo_U0_empty_n, "start_for_fifo_U0_empty_n");
    sc_trace(mVcdFile, fifo_U0_start_full_n, "fifo_U0_start_full_n");
    sc_trace(mVcdFile, fifo_U0_start_write, "fifo_U0_start_write");
#endif

    }
    mHdltvinHandle.open("hier_func_hier_func.hdltvin.dat");
    mHdltvoutHandle.open("hier_func_hier_func.hdltvout.dat");
}

hier_func_hier_func::~hier_func_hier_func() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete hier_func_control_s_axi_U;
    delete hier_func_gmem0_m_axi_U;
    delete tancalc_U0;
    delete fifo_U0;
    delete stream_array_line_1_V_V_U;
    delete stream_array_line_2_V_V_U;
    delete stream_array_line_3_V_V_U;
    delete stream_array_line_4_V_V_U;
    delete stream_array_line_5_V_V_U;
    delete stream_array_line_6_V_V_U;
    delete stream_array_line_7_V_V_U;
    delete stream_array_line_8_V_V_U;
    delete stream_array_line_9_V_V_U;
    delete stream_array_line_10_V_V_U;
    delete stream_array_line_11_V_V_U;
    delete stream_array_line_12_V_V_U;
    delete stream_array_line_13_V_V_U;
    delete stream_array_line_14_V_V_U;
    delete stream_array_line_15_V_V_U;
    delete start_for_fifo_U0_U;
}

void hier_func_hier_func::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void hier_func_hier_func::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_0;
}

void hier_func_hier_func::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_0;
}

void hier_func_hier_func::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv64_0;
}

void hier_func_hier_func::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv1_0;
}

void hier_func_hier_func::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv32_0;
}

void hier_func_hier_func::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv3_0;
}

void hier_func_hier_func::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv2_0;
}

void hier_func_hier_func::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv4_0;
}

void hier_func_hier_func::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv10_0;
}

void hier_func_hier_func::thread_ap_clk_no_reset_() {
    ap_rst_n_inv = ap_rst_reg_1.read();
    ap_rst_reg_1 = ap_rst_reg_2.read();
    ap_rst_reg_2 =  (sc_logic) (~ap_rst_n.read());
}

void hier_func_hier_func::thread_ap_done() {
    ap_done = fifo_U0_ap_done.read();
}

void hier_func_hier_func::thread_ap_idle() {
    ap_idle = (tancalc_U0_ap_idle.read() & fifo_U0_ap_idle.read());
}

void hier_func_hier_func::thread_ap_ready() {
    ap_ready = tancalc_U0_ap_ready.read();
}

void hier_func_hier_func::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void hier_func_hier_func::thread_ap_sync_done() {
    ap_sync_done = fifo_U0_ap_done.read();
}

void hier_func_hier_func::thread_ap_sync_ready() {
    ap_sync_ready = tancalc_U0_ap_ready.read();
}

void hier_func_hier_func::thread_fifo_U0_ap_continue() {
    fifo_U0_ap_continue = ap_const_logic_1;
}

void hier_func_hier_func::thread_fifo_U0_ap_start() {
    fifo_U0_ap_start = start_for_fifo_U0_empty_n.read();
}

void hier_func_hier_func::thread_fifo_U0_start_full_n() {
    fifo_U0_start_full_n = ap_const_logic_1;
}

void hier_func_hier_func::thread_fifo_U0_start_write() {
    fifo_U0_start_write = ap_const_logic_0;
}

void hier_func_hier_func::thread_fifo_output_V_V_TDATA() {
    fifo_output_V_V_TDATA = fifo_U0_fifo_output_V_V_TDATA.read();
}

void hier_func_hier_func::thread_fifo_output_V_V_TVALID() {
    fifo_output_V_V_TVALID = fifo_U0_fifo_output_V_V_TVALID.read();
}

void hier_func_hier_func::thread_start_for_fifo_U0_din() {
    start_for_fifo_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void hier_func_hier_func::thread_tancalc_U0_ap_continue() {
    tancalc_U0_ap_continue = ap_const_logic_1;
}

void hier_func_hier_func::thread_tancalc_U0_ap_start() {
    tancalc_U0_ap_start = ap_start.read();
}

void hier_func_hier_func::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_control_AWVALID\" :  \"" << s_axi_control_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_control_AWREADY\" :  \"" << s_axi_control_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_AWADDR\" :  \"" << s_axi_control_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WVALID\" :  \"" << s_axi_control_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_WREADY\" :  \"" << s_axi_control_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WDATA\" :  \"" << s_axi_control_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WSTRB\" :  \"" << s_axi_control_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARVALID\" :  \"" << s_axi_control_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_ARREADY\" :  \"" << s_axi_control_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARADDR\" :  \"" << s_axi_control_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RVALID\" :  \"" << s_axi_control_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_RREADY\" :  \"" << s_axi_control_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RDATA\" :  \"" << s_axi_control_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RRESP\" :  \"" << s_axi_control_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BVALID\" :  \"" << s_axi_control_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_BREADY\" :  \"" << s_axi_control_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BRESP\" :  \"" << s_axi_control_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWVALID\" :  \"" << m_axi_gmem0_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_AWREADY\" :  \"" << m_axi_gmem0_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWADDR\" :  \"" << m_axi_gmem0_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWID\" :  \"" << m_axi_gmem0_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWLEN\" :  \"" << m_axi_gmem0_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWSIZE\" :  \"" << m_axi_gmem0_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWBURST\" :  \"" << m_axi_gmem0_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWLOCK\" :  \"" << m_axi_gmem0_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWCACHE\" :  \"" << m_axi_gmem0_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWPROT\" :  \"" << m_axi_gmem0_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWQOS\" :  \"" << m_axi_gmem0_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWREGION\" :  \"" << m_axi_gmem0_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWUSER\" :  \"" << m_axi_gmem0_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WVALID\" :  \"" << m_axi_gmem0_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_WREADY\" :  \"" << m_axi_gmem0_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WDATA\" :  \"" << m_axi_gmem0_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WSTRB\" :  \"" << m_axi_gmem0_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WLAST\" :  \"" << m_axi_gmem0_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WID\" :  \"" << m_axi_gmem0_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WUSER\" :  \"" << m_axi_gmem0_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARVALID\" :  \"" << m_axi_gmem0_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_ARREADY\" :  \"" << m_axi_gmem0_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARADDR\" :  \"" << m_axi_gmem0_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARID\" :  \"" << m_axi_gmem0_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARLEN\" :  \"" << m_axi_gmem0_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARSIZE\" :  \"" << m_axi_gmem0_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARBURST\" :  \"" << m_axi_gmem0_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARLOCK\" :  \"" << m_axi_gmem0_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARCACHE\" :  \"" << m_axi_gmem0_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARPROT\" :  \"" << m_axi_gmem0_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARQOS\" :  \"" << m_axi_gmem0_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARREGION\" :  \"" << m_axi_gmem0_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARUSER\" :  \"" << m_axi_gmem0_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RVALID\" :  \"" << m_axi_gmem0_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_RREADY\" :  \"" << m_axi_gmem0_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RDATA\" :  \"" << m_axi_gmem0_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RLAST\" :  \"" << m_axi_gmem0_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RID\" :  \"" << m_axi_gmem0_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RUSER\" :  \"" << m_axi_gmem0_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RRESP\" :  \"" << m_axi_gmem0_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BVALID\" :  \"" << m_axi_gmem0_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_BREADY\" :  \"" << m_axi_gmem0_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BRESP\" :  \"" << m_axi_gmem0_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BID\" :  \"" << m_axi_gmem0_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BUSER\" :  \"" << m_axi_gmem0_BUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"fifo_output_V_V_TDATA\" :  \"" << fifo_output_V_V_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"fifo_output_V_V_TVALID\" :  \"" << fifo_output_V_V_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"fifo_output_V_V_TREADY\" :  \"" << fifo_output_V_V_TREADY.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

