Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct 22 01:00:17 2021
| Host         : GaryPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file piso_shifter_timing_summary_routed.rpt -pb piso_shifter_timing_summary_routed.pb -rpx piso_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : piso_shifter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (14)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cntr_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.574        0.000                      0                   26        0.324        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.574        0.000                      0                   26        0.324        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.908ns (26.300%)  route 2.544ns (73.700%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.673     5.307    clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  cntr_reg[25]/Q
                         net (fo=1, routed)           0.719     6.482    p_0_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.583 r  p_0_in_BUFG_inst/O
                         net (fo=33, routed)          1.825     8.409    p_0_in_BUFG
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.760 r  cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.760    cntr_reg[24]_i_1_n_6
    SLICE_X22Y47         FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.857    clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  cntr_reg[25]/C
                         clock pessimism              0.450    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    15.334    cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.771ns (66.028%)  route 0.911ns (33.972%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    cntr_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.764    cntr_reg[20]_i_1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.987 r  cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.987    cntr_reg[24]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.857    clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  cntr_reg[24]/C
                         clock pessimism              0.425    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    15.309    cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 1.768ns (65.990%)  route 0.911ns (34.010%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    cntr_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.984    cntr_reg[20]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[21]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 1.747ns (65.721%)  route 0.911ns (34.279%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    cntr_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.963 r  cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.963    cntr_reg[20]_i_1_n_4
    SLICE_X22Y46         FDRE                                         r  cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[23]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 1.673ns (64.740%)  route 0.911ns (35.260%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    cntr_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.889 r  cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.889    cntr_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[22]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.657ns (64.520%)  route 0.911ns (35.480%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    cntr_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.873 r  cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.873    cntr_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[20]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.654ns (64.478%)  route 0.911ns (35.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.870    cntr_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  cntr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[17]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.633ns (64.185%)  route 0.911ns (35.815%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.849 r  cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.849    cntr_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[19]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.559ns (63.112%)  route 0.911ns (36.888%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  cntr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.775    cntr_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[18]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.543ns (62.872%)  route 0.911ns (37.128%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.671     5.305    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.911     6.672    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.194 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cntr_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    cntr_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    cntr_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    cntr_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.759 r  cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.759    cntr_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.856    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[16]/C
                         clock pessimism              0.425    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    15.308    cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.561     1.439    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  cntr_reg[0]/Q
                         net (fo=1, routed)           0.173     1.753    cntr_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.798    cntr[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.868 r  cntr_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    cntr_reg[0]_i_1_n_7
    SLICE_X22Y41         FDRE                                         r  cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     1.954    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[0]/C
                         clock pessimism             -0.515     1.439    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.544    cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.440    clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cntr_reg[11]/Q
                         net (fo=1, routed)           0.183     1.764    cntr_reg_n_0_[11]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    cntr_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     1.955    clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  cntr_reg[11]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.545    cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.561     1.439    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cntr_reg[3]/Q
                         net (fo=1, routed)           0.183     1.763    cntr_reg_n_0_[3]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    cntr_reg[0]_i_1_n_4
    SLICE_X22Y41         FDRE                                         r  cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     1.954    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[3]/C
                         clock pessimism             -0.515     1.439    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.544    cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.440    clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cntr_reg[12]/Q
                         net (fo=1, routed)           0.176     1.757    cntr_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cntr_reg[12]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     1.955    clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  cntr_reg[12]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.545    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.440    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cntr_reg[16]/Q
                         net (fo=1, routed)           0.176     1.757    cntr_reg_n_0_[16]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cntr_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     1.955    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  cntr_reg[16]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.545    cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.440    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cntr_reg[20]/Q
                         net (fo=1, routed)           0.176     1.757    cntr_reg_n_0_[20]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cntr_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     1.955    clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  cntr_reg[20]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.545    cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.441    clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cntr_reg[24]/Q
                         net (fo=1, routed)           0.176     1.758    cntr_reg_n_0_[24]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    cntr_reg[24]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.956    clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  cntr_reg[24]/C
                         clock pessimism             -0.515     1.441    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.105     1.546    cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.561     1.439    clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cntr_reg[4]/Q
                         net (fo=1, routed)           0.176     1.756    cntr_reg_n_0_[4]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 r  cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    cntr_reg[4]_i_1_n_7
    SLICE_X22Y42         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     1.954    clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  cntr_reg[4]/C
                         clock pessimism             -0.515     1.439    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.544    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.561     1.439    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  cntr_reg[0]/Q
                         net (fo=1, routed)           0.173     1.753    cntr_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.798    cntr[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.904 r  cntr_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.904    cntr_reg[0]_i_1_n_6
    SLICE_X22Y41         FDRE                                         r  cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     1.954    clk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  cntr_reg[1]/C
                         clock pessimism             -0.515     1.439    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.544    cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.440    clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cntr_reg[12]/Q
                         net (fo=1, routed)           0.176     1.757    cntr_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.908 r  cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    cntr_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     1.955    clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  cntr_reg[13]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.545    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y41    cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y43    cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y43    cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y44    cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y44    cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y44    cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y44    cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y45    cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y45    cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y41    cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y41    cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y43    cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y43    cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y43    cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y43    cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y44    cntr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y44    cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y44    cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X22Y44    cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y43    cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y43    cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y43    cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y43    cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    cntr_reg[13]/C



