Release 14.1 Map P.15xf (lin64)
Xilinx Map Application Log File for Design 'ml505top'

Design Information
------------------
Command Line   : map -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -pr off -lc off -power off -p
xc5vlx110t-ff1136-1 -o ml505top_map.ncd ml505top.ngd ml505top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Nov 11 10:26:13 2012

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2012.12' for ISE expires in
19 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file ml505top_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d586fa40) REAL time: 46 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d586fa40) REAL time: 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bca100f0) REAL time: 46 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:bca100f0) REAL time: 46 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:bca100f0) REAL time: 1 mins 25 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:bca100f0) REAL time: 1 mins 25 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:cf0faf62) REAL time: 1 mins 27 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cf0faf62) REAL time: 1 mins 27 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:cf0faf62) REAL time: 1 mins 27 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:cf0faf62) REAL time: 1 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:cf0faf62) REAL time: 1 mins 27 secs 

Phase 12.8  Global Placement
....................................................................................................................
......................................................................
................................................................................................................................................................
........................................................
................
Phase 12.8  Global Placement (Checksum:35844df7) REAL time: 1 mins 52 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:35844df7) REAL time: 1 mins 52 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:35844df7) REAL time: 1 mins 52 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d5bea37e) REAL time: 3 mins 56 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d5bea37e) REAL time: 3 mins 57 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d5bea37e) REAL time: 3 mins 57 secs 

Total REAL time to Placer completion: 3 mins 57 secs 
Total CPU  time to Placer completion: 3 mins 54 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CPU/the_controller/RDselreg_not0001 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CPU/the_controller/UARTselreg_not0001 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CPU/the_controller/DinSelReg_not0002 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <delay_ctrl_not0000> is incomplete. The
   signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   28
Slice Logic Utilization:
  Number of Slice Registers:                 1,249 out of  69,120    1%
    Number used as Flip Flops:               1,212
    Number used as Latches:                     37
  Number of Slice LUTs:                      1,790 out of  69,120    2%
    Number used as logic:                    1,783 out of  69,120    2%
      Number using O6 output only:           1,684
      Number using O5 output only:              56
      Number using O5 and O6:                   43
    Number used as Memory:                       2 out of  17,920    1%
      Number used as Shift Register:             2
        Number using O6 output only:             2
    Number used as exclusive route-thru:         5
  Number of route-thrus:                        61
    Number using O6 output only:                60
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                   955 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,649
    Number with an unused Flip Flop:         1,400 out of   2,649   52%
    Number with an unused LUT:                 859 out of   2,649   32%
    Number of fully used LUT-FF pairs:         390 out of   2,649   14%
    Number of unique control sets:              51
    Number of slice register sites lost
      to control set restrictions:              45 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     640    1%
    Number of LOCed IOBs:                        6 out of       6  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.30

Peak Memory Usage:  1069 MB
Total REAL time to MAP completion:  4 mins 4 secs 
Total CPU time to MAP completion:   4 mins 1 secs 

Mapping completed.
See MAP report file "ml505top_map.mrp" for details.
