#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr  8 20:24:47 2025
# Process ID: 27032
# Current directory: C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1\vivado.jou
# Running On: ROSAWIN2020, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16929 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.133 ; gain = 118.543
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Robot/MastersSafeKeeping/Custom_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:peak_finder:1.0'. The one found in IP location 'c:/Users/Robot/MastersSafeKeeping/Custom_IP/peak_finder_1_0' will take precedence over the same IP in location c:/Users/Robot/MastersSafeKeeping/Custom_IP/xilinx.com_user_peak_finder_1.0
Command: read_checkpoint -auto_incremental -incremental C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu5eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Device 21-403] Loading part xczu5eg-sfvc784-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55164
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2421.383 ; gain = 333.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.srcs/sources_1/imports/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_peak_finder_final_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_AXI_peak_finder_final_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_peak_finder_final_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_AXI_peak_finder_final_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_FFT_IP_1_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_FFT_IP_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FFT_IP_1_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_FFT_IP_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_FFT_IP_1_0' is unconnected for instance 'FFT_IP_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'ExtVolDataOut_Rst_A' of module 'design_1_FFT_IP_1_0' is unconnected for instance 'FFT_IP_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'ExtVolDataOut_EN_A' of module 'design_1_FFT_IP_1_0' is unconnected for instance 'FFT_IP_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7023] instance 'FFT_IP_0' of module 'design_1_FFT_IP_1_0' has 34 connections declared, but only 31 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_bram_ctrl_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_bram_ctrl_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'design_1_axi_bram_ctrl_0_1' is unconnected for instance 'axi_bram_ctrl_1' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:367]
WARNING: [Synth 8-7071] port 'bram_en_a' of module 'design_1_axi_bram_ctrl_0_1' is unconnected for instance 'axi_bram_ctrl_1' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:367]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_1' of module 'design_1_axi_bram_ctrl_0_1' has 40 connections declared, but only 38 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:367]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:428]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:428]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:428]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:452]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:452]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:452]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_blk_mem_gen_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'design_1_blk_mem_gen_1_0' is unconnected for instance 'blk_mem_gen_2' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:478]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_2' of module 'design_1_blk_mem_gen_1_0' has 10 connections declared, but only 9 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:478]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:839]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2627]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2958]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2958]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2958]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2627]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3015]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3346]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3346]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 56 connections declared, but only 54 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3346]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3015]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3403]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3734]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3734]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 56 connections declared, but only 54 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3734]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3403]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3791]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_ds_3' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4070]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_auto_ds_3' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4070]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_ds_3' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4070]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_auto_ds_3' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4070]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_1_auto_ds_3' has 72 connections declared, but only 68 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4070]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:3791]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4141]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_ds_4' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4420]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_auto_ds_4' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4420]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_ds_4' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4420]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_auto_ds_4' is unconnected for instance 'auto_ds' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4420]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_1_auto_ds_4' has 72 connections declared, but only 68 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4420]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4141]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4491]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_5' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_5' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_ds_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4491]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4889]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:4889]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:5175]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:5175]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2548]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2548]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 76 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:2548]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:839]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_250M_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_rst_ps8_0_250M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_250M_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_rst_ps8_0_250M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_250M_0' is unconnected for instance 'rst_ps8_0_250M' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:717]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_250M_0' is unconnected for instance 'rst_ps8_0_250M' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:717]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_250M_0' is unconnected for instance 'rst_ps8_0_250M' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:717]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_250M_0' is unconnected for instance 'rst_ps8_0_250M' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:717]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_250M' of module 'design_1_rst_ps8_0_250M_0' has 10 connections declared, but only 6 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:717]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/.Xil/Vivado-27032-ROSAWIN2020/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'saxigp0_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_arready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_rdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_rresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_rlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7071] port 'saxigp0_rvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 112 given [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:724]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.srcs/sources_1/imports/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.129 ; gain = 439.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.051 ; gain = 457.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.051 ; gain = 457.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2545.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_250M_0/design_1_rst_ps8_0_250M_0/design_1_rst_ps8_0_250M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_250M'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_250M_0/design_1_rst_ps8_0_250M_0/design_1_rst_ps8_0_250M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_250M'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.457 ; gain = 6.137
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_FFT_IP_1_0/design_1_FFT_IP_1_0/design_1_FFT_IP_1_0_in_context.xdc] for cell 'design_1_i/FFT_IP_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_FFT_IP_1_0/design_1_FFT_IP_1_0/design_1_FFT_IP_1_0_in_context.xdc] for cell 'design_1_i/FFT_IP_0'
Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_AXI_peak_finder_final_0_0/design_1_AXI_peak_finder_final_0_0/design_1_AXI_peak_finder_final_0_0_in_context.xdc] for cell 'design_1_i/AXI_peak_finder_final_0'
Finished Parsing XDC File [c:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.gen/sources_1/bd/design_1/ip/design_1_AXI_peak_finder_final_0_0/design_1_AXI_peak_finder_final_0_0/design_1_AXI_peak_finder_final_0_0_in_context.xdc] for cell 'design_1_i/AXI_peak_finder_final_0'
Parsing XDC File [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2575.457 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_2' at clock pin 'clkb' is different from the actual clock period '4.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2575.457 ; gain = 487.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2575.457 ; gain = 487.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_250M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/FFT_IP_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/AXI_peak_finder_final_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2575.457 ; gain = 487.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2575.457 ; gain = 487.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2575.457 ; gain = 487.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3079.277 ; gain = 991.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3079.406 ; gain = 991.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3101.199 ; gain = 1013.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_ds_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_auto_ds_1                 |         1|
|5     |design_1_auto_pc_1                 |         1|
|6     |design_1_auto_ds_2                 |         1|
|7     |design_1_auto_pc_2                 |         1|
|8     |design_1_auto_ds_3                 |         1|
|9     |design_1_auto_ds_4                 |         1|
|10    |design_1_auto_ds_5                 |         1|
|11    |design_1_auto_pc_3                 |         1|
|12    |design_1_AXI_peak_finder_final_0_0 |         1|
|13    |design_1_FFT_IP_1_0                |         1|
|14    |design_1_axi_bram_ctrl_0_0         |         1|
|15    |design_1_axi_bram_ctrl_0_1         |         1|
|16    |design_1_axi_intc_0_0              |         1|
|17    |design_1_axi_timer_0_0             |         1|
|18    |design_1_blk_mem_gen_0_0           |         1|
|19    |design_1_blk_mem_gen_0_1           |         1|
|20    |design_1_blk_mem_gen_1_0           |         1|
|21    |design_1_rst_ps8_0_250M_0          |         1|
|22    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_AXI_peak_finder_final_0 |     1|
|2     |design_1_FFT_IP_1                |     1|
|3     |design_1_auto_ds                 |     6|
|9     |design_1_auto_pc                 |     4|
|13    |design_1_axi_bram_ctrl_0         |     2|
|15    |design_1_axi_intc_0              |     1|
|16    |design_1_axi_timer_0             |     1|
|17    |design_1_blk_mem_gen_0           |     2|
|19    |design_1_blk_mem_gen_1           |     1|
|20    |design_1_rst_ps8_0_250M          |     1|
|21    |design_1_xbar                    |     1|
|22    |design_1_zynq_ultra_ps_e_0       |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3105.965 ; gain = 987.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3105.965 ; gain = 1018.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 3105.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f272f58d
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3161.977 ; gain = 2082.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robot/MastersSafeKeeping/FINAL/FINAL.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 20:26:08 2025...
