wb_dma_ch_pri_enc/wire_pri27_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.178448 -2.256610 -2.809787 2.739996 3.486260 0.107892 -1.291302 2.421574 -0.097081 1.279139 -0.118041 0.596561 1.506506 -0.770192 2.300954 1.015132 2.497706 -0.537250 3.117853 0.507556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.343557 1.749334 -0.980550 0.237972 0.386666 -0.376298 0.576694 2.481402 -0.062242 -1.530877 -0.041159 1.821890 2.450293 -1.411006 2.650544 0.637123 0.446883 -4.365147 -0.929601 -1.573077
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.618473 0.090227 1.710627 -0.780480 -2.929391 -1.007716 1.533737 0.378073 1.199710 -1.935544 1.053306 1.718768 -2.258248 -1.891387 -3.097618 -1.955863 -1.422354 -1.263362 1.628176 -1.547049
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.978111 1.077851 -1.232845 1.318624 1.140034 0.299394 1.407383 0.754704 -0.006719 2.199277 -0.474827 6.068254 0.449413 -0.084343 -2.011213 -1.820576 -1.883146 1.961488 0.591642 0.143931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_rf/assign_1_ch_adr0 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_rf/reg_ch_busy 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
wb_dma_wb_slv/always_5 -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_wb_slv/always_4 -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_wb_slv/always_3 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_wb_slv/always_1 -3.212176 0.730396 3.137496 -2.282688 -4.136706 -4.403366 0.767267 3.599365 0.303474 1.234294 1.071439 2.134341 0.191584 -0.482796 4.734590 0.954527 -1.914931 0.711824 2.002918 6.314820
wb_dma_ch_sel/always_44/case_1/cond -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma_rf/wire_ch0_csr -0.352638 3.514643 2.104133 -4.733894 -1.078504 0.478675 3.022538 3.190009 1.015242 0.220487 -0.445568 -5.278340 1.657200 -0.158616 5.040259 0.600950 -2.716863 -2.206445 -2.003189 -1.273643
wb_dma_de/wire_done 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_pri_enc/wire_pri11_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.363219 4.348181 -0.837379 -0.248196 2.410200 2.040130 -0.335961 0.693878 1.555371 2.024373 -0.219400 -2.560938 0.330305 0.069372 -0.875710 -2.252096 -2.452072 -4.469891 0.191110 -1.992909
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma_de/always_13/stmt_1 -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_de/always_4/if_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_arb/input_req 1.332397 0.421721 -2.682476 -1.177224 0.617692 1.768917 3.613917 -3.079391 -0.071328 5.017534 -1.834601 2.712136 0.390292 0.506330 0.715238 -1.751187 -0.471904 3.417979 -1.358219 -1.611424
wb_dma_ch_pri_enc/wire_pri20_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_rf/always_26/if_1/if_1 -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma_ch_sel/assign_145_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_ch_sel/wire_ch_sel 1.049966 3.923701 -0.516091 -4.417066 -1.901979 0.527509 2.839243 1.528980 -0.486750 0.878057 -2.144851 2.799520 0.560764 -1.989346 1.678458 -0.969939 0.188426 2.225487 -3.362571 -3.866111
wb_dma_rf/inst_u19 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u18 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u17 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u16 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u15 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u14 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u13 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u12 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u11 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u10 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.100810 6.173160 2.391096 0.186291 -1.513501 -2.193195 -1.877133 0.019644 3.955406 1.437101 4.351150 -0.878174 1.070816 1.572870 1.080814 -0.230160 -0.599630 0.008378 0.094075 -2.406499
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 4.009787 -4.329423 -1.707108 2.030733 -1.618620 -0.350069 3.391717 -2.209973 1.748016 0.358724 2.708747 0.467332 1.818677 0.267106 2.659975 1.455924 4.555302 0.861016 2.242859 -1.835558
wb_dma/input_wb1_ack_i -1.670936 0.808396 1.364466 0.207882 0.125138 -0.723796 2.428307 -1.809242 -0.027608 1.129392 -0.520928 1.018312 -0.795647 0.972325 0.974433 -0.060376 -2.755399 -1.301886 1.347968 0.066034
wb_dma/wire_slv0_we -0.082061 4.256115 -0.899209 -2.331975 -0.516182 -0.979846 -0.501361 0.914303 -1.049824 3.724871 -1.818622 1.639721 -0.015707 0.296858 1.412604 -0.488536 1.384386 5.518005 -0.767532 0.141919
wb_dma_ch_rf/reg_ch_sz_inf 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_rf -0.653481 3.796566 -0.820111 -1.969082 -2.130765 -0.059579 -1.057643 1.280018 -1.171739 0.220593 -0.514943 0.639360 1.233919 -0.956413 0.799349 0.478348 2.337341 3.025637 -2.332373 -0.680651
wb_dma_ch_sel/wire_gnt_p1_d -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.647261 2.169533 -3.319752 0.533818 3.286770 1.762141 -2.127845 2.226416 0.792242 2.245885 -0.949236 -1.374881 0.665601 -1.601029 0.798095 -1.031203 2.870885 -1.177118 1.631610 -2.589240
wb_dma_ch_sel/input_ch1_txsz -0.225268 -2.232699 0.082747 2.210561 3.041002 -0.965514 0.501386 2.674192 0.386450 0.815905 0.445613 1.521215 0.796924 1.378226 2.111904 0.171769 -1.775128 -2.382679 2.583758 3.217293
wb_dma/wire_ch3_txsz 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/assign_7_pri2 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_pri_enc/inst_u30 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/assign_3_dma_nd -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_rf/assign_6_pointer 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_rf/wire_ch_adr0_dewe -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_pri_enc/always_2/if_1/cond 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_sel/input_ch0_txsz 0.356019 0.957864 -2.082082 0.551770 3.677085 0.886938 -1.378821 1.961490 0.411737 1.195818 -0.419620 -2.846243 1.381126 -1.282937 2.446433 0.402353 2.369580 -2.086653 2.215374 -2.549475
wb_dma_ch_sel/always_2 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/always_3 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_rf/input_de_txsz_we 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/assign_145_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/always_3/if_1/if_1/cond -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_rf/always_1/case_1 -3.688063 1.362853 1.805882 -2.058838 -0.748660 -1.209206 -2.387064 0.278355 2.114085 -3.251220 2.106334 -0.195597 -1.929337 0.551701 -2.820333 -0.755502 -0.881992 -1.887491 2.530669 0.332191
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.768299 -2.137333 1.700655 1.122350 -1.404822 -3.173791 0.636918 0.866034 0.686371 -3.193774 1.460664 0.600808 -1.025259 -1.954016 1.356195 0.533124 0.979528 -2.448515 3.761380 -0.848959
wb_dma_ch_sel/assign_99_valid/expr_1 -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_wb_slv/reg_slv_adr -3.212176 0.730396 3.137496 -2.282688 -4.136706 -4.403366 0.767267 3.599365 0.303474 1.234294 1.071439 2.134341 0.191584 -0.482796 4.734590 0.954527 -1.914931 0.711824 2.002918 6.314820
wb_dma_ch_sel/assign_8_pri2 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_wb_mast/wire_wb_cyc_o -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_paused -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/wire_ch1_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.829324 1.361119 -2.936932 -1.850415 -2.234637 2.316742 2.365351 -1.397295 0.850885 1.800909 -0.032134 1.777691 2.436353 0.471958 1.837491 -0.238613 0.277765 -1.013812 -4.514613 -1.048304
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.683489 1.230947 -2.489724 -0.330943 -0.423108 1.482777 1.209618 -2.989684 -0.163313 5.374816 -0.463641 0.604417 0.843668 -1.274800 -0.178823 -0.343260 -0.213028 4.766143 1.273095 -1.018278
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/always_39/case_1/stmt_4 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_pri_enc/wire_pri14_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_rf/wire_ch6_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.269057 1.778288 1.346116 -2.334144 -1.098257 -0.944264 1.211917 -0.492463 1.211160 2.313289 2.526865 -1.936883 0.824798 -1.868073 1.628054 -0.012149 -2.374479 -0.884784 4.673707 0.156479
wb_dma_wb_if/input_wb_we_i -2.183517 1.053519 3.051085 1.924959 -1.334441 -3.488039 0.892325 -1.398563 0.708727 1.401975 5.003453 -1.381799 3.713193 1.481353 3.630173 3.579967 -2.331678 -0.499646 1.780935 0.996040
wb_dma_ch_sel/assign_141_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.553459 -0.781080 0.358052 -4.227072 -1.052442 1.895106 3.438920 -1.709338 0.784176 0.664469 2.430231 -1.643022 2.189104 -0.886406 -0.038693 0.258345 -4.528529 2.287464 0.129635 -0.847644
wb_dma_ch_sel_checker 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_rf/reg_ch_dis -2.420552 1.662786 -1.467025 -0.269452 1.777135 -0.711883 1.534255 1.446607 -1.180735 0.753458 -2.295976 0.740250 2.178453 -1.348324 4.339330 1.782315 1.393679 0.964263 -1.111277 -4.226427
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_rf/wire_pointer_we 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_sel/always_46/case_1/stmt_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_wb_slv/always_3/stmt_1 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_ch_rf/always_2/if_1/if_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_pri_enc_sub/assign_1_pri_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/input_ch0_adr0 -2.878501 -3.078983 -0.060199 -0.226767 -1.847121 -0.792481 0.252277 1.820523 0.906663 -2.032415 1.542286 0.285925 0.528808 -1.097815 0.509243 1.964843 -0.316077 2.795973 1.855807 0.940749
wb_dma_ch_sel/input_ch0_adr1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_wb_slv/assign_4 0.975919 -2.982554 -0.011905 0.420057 -3.716544 1.471373 0.860633 -3.054362 1.935873 0.907898 2.645799 -0.533066 -2.379718 0.080213 -2.909247 -0.399003 -1.562761 -1.040644 3.760082 2.595668
wb_dma_wb_mast/input_wb_data_i 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma_de/wire_adr1_cnt_next1 -2.470523 1.489919 -2.039363 1.991592 0.857316 2.765233 -2.251717 1.178423 1.693723 1.341012 1.768703 -1.742184 1.835461 0.175112 -3.582709 -0.553324 -4.203551 -0.318447 -0.401687 1.123316
wb_dma_ch_sel/inst_u2 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/inst_u1 -0.845612 -0.346605 -3.930514 -0.471725 1.446204 3.006291 0.768957 -1.044569 0.883266 3.725730 -1.004325 0.118281 1.399206 0.361760 -0.454957 -0.330703 -1.851087 6.357615 -2.505403 -2.369708
wb_dma_ch_sel/inst_u0 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_adr0 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma/wire_adr1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_rf/assign_18_pointer_we 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/wire_req_p0 1.304542 -1.079652 -3.588839 -1.460616 1.283547 2.868340 2.498860 -3.280109 0.343731 4.352040 -1.673792 0.304280 0.031406 -0.073890 -0.071923 -1.356968 -0.219761 4.689149 -1.250313 -3.056300
wb_dma_ch_sel/wire_req_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/wire_ndnr 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_de/reg_mast0_drdy_r -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_sel/assign_137_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_rf/wire_pointer2 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_rf/wire_pointer3 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_rf/wire_pointer0 2.116891 0.239415 -3.226074 2.043535 2.528084 1.560607 0.594005 0.803926 1.928938 3.158743 0.170983 2.666567 0.728517 -0.174524 -1.317756 -1.780724 -0.827886 1.827617 1.457246 -2.084425
wb_dma_rf/wire_pointer1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_rf/wire_sw_pointer0 -2.097288 0.053280 1.156074 1.567949 0.486071 -1.473484 -1.425089 1.688891 -0.185268 -1.811585 -0.062808 1.527121 -1.133027 -1.333045 -2.992939 -0.031937 -2.389223 0.251860 2.009323 -0.413931
wb_dma_de/always_21/stmt_1 -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.126021 0.237937 -5.755230 1.206370 4.227358 2.828918 -1.434029 1.916761 0.901450 4.774189 -0.302299 0.695755 2.557286 -0.209511 1.760998 -0.574470 2.310734 1.401120 1.892032 0.240957
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.185113 1.066298 1.321344 -0.839293 0.100961 -2.048660 0.168238 1.690321 1.226541 1.766905 1.664058 -2.065831 0.669667 -1.475879 4.130146 0.855998 0.675466 -1.412059 4.854143 -0.023369
wb_dma_ch_arb/input_advance -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_de/always_7/stmt_1 -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/always_3/if_1/cond -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -2.553459 -0.781080 0.358052 -4.227072 -1.052442 1.895106 3.438920 -1.709338 0.784176 0.664469 2.430231 -1.643022 2.189104 -0.886406 -0.038693 0.258345 -4.528529 2.287464 0.129635 -0.847644
wb_dma_ch_sel/assign_101_valid -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_sel/assign_98_valid -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_rf/wire_ch7_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_sel/reg_csr 2.193129 0.971080 2.626781 -3.937867 1.284032 0.799447 3.122715 1.488258 1.551889 0.304516 2.434101 -4.005075 3.592185 1.675400 4.499171 1.232180 -2.986983 1.055589 -1.318023 -0.740332
wb_dma_de/reg_next_state -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 6.144107 2.027808 0.617570 -2.293372 -1.247293 -0.341899 1.411109 1.893300 6.719337 2.257984 4.702108 -1.407156 1.111209 3.368152 2.657351 -1.261994 -0.467298 3.761614 0.693639 -1.209747
wb_dma_de/always_11/stmt_1/expr_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_rf/input_ptr_set 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/assign_12_pri3 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_de/assign_65_done/expr_1/expr_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.553459 -0.781080 0.358052 -4.227072 -1.052442 1.895106 3.438920 -1.709338 0.784176 0.664469 2.430231 -1.643022 2.189104 -0.886406 -0.038693 0.258345 -4.528529 2.287464 0.129635 -0.847644
assert_wb_dma_ch_sel/input_valid 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma/input_wb0_stb_i -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma/wire_ch1_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_rf/assign_5_pause_req 1.040735 0.197874 1.615764 -1.396558 -2.130423 -2.306904 4.467700 0.286898 0.952974 -1.976249 -1.150854 2.872512 -1.217504 -1.110135 2.467427 -0.982996 -0.108476 -2.084454 -0.698887 -3.798981
wb_dma_de/always_12/stmt_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_wb_if/wire_wb_ack_o 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_rf/always_5/if_1/block_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_arb/assign_1_gnt -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_rf/input_dma_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma/wire_wb0_addr_o -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/assign_73_dma_busy/expr_1 4.969740 0.772534 0.685983 -2.062784 -1.176050 -0.431376 1.506895 1.701043 0.579591 -2.249758 -0.706168 1.780241 -2.547522 -3.174338 -1.785113 -2.360086 1.901761 -2.504196 1.919006 -4.370645
wb_dma/input_dma_nd_i -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_3_pri0 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_de/always_23/block_1/stmt_8 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_de/always_23/block_1/stmt_1 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_de/always_23/block_1/stmt_2 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_de/always_23/block_1/stmt_4 0.712286 -1.775600 -1.828101 -0.500606 2.139941 0.006346 0.759726 1.793592 0.431896 -0.550848 -0.907114 -0.844959 0.782848 -1.415619 3.428290 1.092719 2.586496 1.213465 0.670225 -4.040632
wb_dma_de/always_23/block_1/stmt_5 3.245252 0.885446 1.554154 -2.956492 1.390787 -0.120190 2.645430 -1.332207 3.129289 3.812282 3.092584 -2.641427 1.280882 2.469579 3.388374 -0.474688 -1.691303 2.435173 2.814440 -0.353024
wb_dma_de/always_23/block_1/stmt_6 -2.269057 1.778288 1.346116 -2.334144 -1.098257 -0.944264 1.211917 -0.492463 1.211160 2.313289 2.526865 -1.936883 0.824798 -1.868073 1.628054 -0.012149 -2.374479 -0.884784 4.673707 0.156479
wb_dma_rf/inst_u25 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_wb_mast/input_mast_go -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.957778 1.587805 1.497330 -1.169549 -0.258906 -0.669860 -0.511503 0.500949 0.563864 -0.454215 1.436088 -2.869966 0.035154 -2.001987 0.253670 0.172919 -0.858309 -2.292016 2.944667 -1.307104
wb_dma_ch_sel/assign_125_de_start/expr_1 -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.735379 -1.505046 1.163346 0.225941 -3.362094 -1.351014 1.366531 0.201611 1.300016 -3.435146 1.410474 1.809778 -1.653418 -2.180009 -1.675337 -1.047146 -0.212941 -3.147949 1.305702 -1.405488
wb_dma_ch_sel/assign_151_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.680394 -0.273804 -2.248516 -0.235991 2.424956 0.547776 2.913227 0.132150 -0.007295 3.725137 -0.210282 2.268179 2.812216 -0.067520 3.585054 0.454000 -0.923284 1.157735 1.180060 -0.633197
wb_dma_wb_mast/reg_mast_dout 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_100_valid -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_sel/assign_131_req_p0 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_sel/assign_135_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_rf/input_dma_done_all 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_pri_enc_sub/wire_pri_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/input_wb_rf_din 0.977895 1.965273 0.508210 -0.505463 -1.531562 -0.998246 -2.687132 1.824571 -0.309828 4.137763 2.910987 -1.289864 2.491128 -1.382746 2.678226 2.617336 3.220616 1.955423 4.440391 3.858732
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_sel/assign_157_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_139_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/always_38/case_1 -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma/constraint_wb0_cyc_o -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/input_wb0_addr_i -3.657124 0.176274 3.612175 -1.986767 -4.526685 -3.899117 1.460175 1.961550 0.107762 0.951462 -0.336824 2.204554 -1.812462 0.485680 5.124821 1.542676 -2.745536 -0.329897 2.086230 5.932350
wb_dma_de/input_mast1_drdy -1.696600 1.740250 1.320641 -0.273265 -0.232903 -0.916093 1.600329 0.189300 0.126393 0.519272 0.710760 1.862669 0.865036 0.419665 0.347648 -0.362824 -2.762492 -0.989560 0.437703 0.855394
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_wb_if/input_wb_ack_i 2.385712 -4.073213 -2.087538 0.600339 2.653357 0.686651 4.044543 -1.821880 0.442655 3.131085 -0.705968 0.704660 1.124867 3.237384 5.919658 1.388396 2.635440 0.035174 1.147942 0.496100
wb_dma_ch_sel/wire_pri_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_3_ch_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_rf/input_ch_sel 5.787790 -5.392878 -0.803543 -3.929817 -0.505630 0.454823 4.042165 3.318961 0.072856 -1.287837 -1.391842 -0.584457 -1.287239 -2.464557 2.568577 -0.482136 1.958466 -0.884062 1.125088 -2.341109
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.924614 -1.613877 0.718721 -2.729664 -1.286347 -0.147398 0.877044 -0.515235 0.241179 -4.864916 3.644252 2.252398 1.271359 -1.539201 -1.827727 0.782583 1.782169 1.208164 0.306020 -3.694898
wb_dma_de/always_23/block_1/case_1 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma/wire_pause_req 1.040735 0.197874 1.615764 -1.396558 -2.130423 -2.306904 4.467700 0.286898 0.952974 -1.976249 -1.150854 2.872512 -1.217504 -1.110135 2.467427 -0.982996 -0.108476 -2.084454 -0.698887 -3.798981
wb_dma_wb_if/input_mast_go -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/input_de_csr 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/input_mast0_din 1.225273 -5.547994 -1.417980 -0.816197 1.794720 0.400814 2.863528 1.007130 1.443995 1.796012 1.738569 -0.574352 2.337860 1.698501 4.483456 1.402010 -0.584534 2.929954 1.372459 1.593095
wb_dma_pri_enc_sub/always_3 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_pri_enc_sub/always_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/reg_adr0 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma_ch_sel/reg_adr1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/assign_1_pri0 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_pri_enc/wire_pri26_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.648963 -0.608754 0.446822 0.946038 -3.042766 -1.554962 -0.740033 2.490910 3.103443 2.375108 2.280758 -2.729372 1.011546 -1.341861 3.739939 1.495819 -2.044359 1.378214 0.040790 0.199488
wb_dma/wire_ptr_set 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma_de/reg_ptr_set -2.601825 -2.048675 -3.335912 2.014359 2.104284 0.110172 -2.577793 5.258862 -0.681518 -2.618708 0.438707 1.529266 2.943673 -3.186059 1.657411 2.599902 2.898377 -0.357901 0.726737 -2.068565
wb_dma/wire_dma_nd -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_rf/assign_3_csr -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_rf/assign_4_dma_abort -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_123_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -1.594397 1.654467 0.324364 -3.522232 -0.038814 2.538677 1.869564 -1.373005 1.334555 1.760541 2.747783 -2.613334 2.301469 -0.179668 -1.292547 -0.728970 -4.980065 0.813735 0.278332 -0.467020
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_rf/wire_ch4_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_pri_enc/wire_pri0_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_10_ch_enable -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma_wb_slv/reg_slv_we 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_de/input_txsz 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_wb_if/wire_mast_dout 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_rf/wire_ch_enable -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma_rf/wire_csr_we 1.507262 0.778855 2.464557 -1.554114 0.283506 -3.298679 3.153827 0.620063 0.235142 -0.652967 -1.402454 1.340498 -1.297045 -0.456149 3.303118 0.095584 0.229749 2.371316 1.365865 -3.949102
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel_checker/input_dma_busy 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_9_ch_txsz 1.937189 4.486036 -0.803190 0.454613 2.429181 -0.703918 -1.141936 2.759185 0.440383 3.993894 -1.191987 1.783912 0.089118 -0.063850 2.327785 -2.014950 1.920017 -2.266705 2.677198 1.552693
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/assign_65_done 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -4.437224 -2.099697 -3.004021 3.760833 1.636691 -0.964999 1.281765 0.669643 -0.290354 1.935655 -2.014410 1.831980 1.827939 0.419116 3.699410 2.233702 -0.416607 1.750542 -0.735324 -0.911575
wb_dma_de/always_2/if_1/if_1 -1.356522 -1.496363 -1.176703 1.506099 -0.683191 1.257863 -1.378196 2.265354 1.084577 -2.661439 4.014827 1.695180 3.189661 -0.617977 -3.346789 1.083372 -2.649907 2.318760 -1.140649 -0.091502
wb_dma_ch_sel/assign_154_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_156_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_112_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_de/always_23/block_1/case_1/block_8 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_de/always_23/block_1/case_1/block_9 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/assign_28_this_ptr_set 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_rf/always_22 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_de/always_23/block_1/case_1/block_1 -3.726138 3.742819 -2.679057 -2.466006 0.279968 1.158284 1.538128 -0.693764 1.136372 2.534575 -0.427326 -0.679588 3.148177 1.225399 4.973172 0.240921 0.717653 -1.866515 -3.860508 -2.509189
wb_dma_de/always_23/block_1/case_1/block_2 0.735379 -1.505046 1.163346 0.225941 -3.362094 -1.351014 1.366531 0.201611 1.300016 -3.435146 1.410474 1.809778 -1.653418 -2.180009 -1.675337 -1.047146 -0.212941 -3.147949 1.305702 -1.405488
wb_dma_de/always_23/block_1/case_1/block_3 -0.396023 6.355215 -0.765287 -2.584397 0.140736 2.024121 -0.775564 1.503239 2.865278 3.333761 2.221010 -1.319506 2.632758 2.085257 0.064368 -1.713490 -3.465447 -0.574767 -2.526231 0.171238
wb_dma_de/always_23/block_1/case_1/block_4 -0.017274 4.996532 -0.553417 -3.508108 0.849932 2.074459 -0.226352 2.931803 2.636662 1.575367 3.163089 0.308184 3.534896 2.217216 0.233553 -1.591001 -3.275153 -1.275559 -2.471205 0.821088
wb_dma_ch_rf/always_27 -2.420552 1.662786 -1.467025 -0.269452 1.777135 -0.711883 1.534255 1.446607 -1.180735 0.753458 -2.295976 0.740250 2.178453 -1.348324 4.339330 1.782315 1.393679 0.964263 -1.111277 -4.226427
wb_dma_de/always_23/block_1/case_1/block_7 1.388937 -4.537807 -3.557710 2.712637 1.254647 0.128003 0.620582 1.327643 0.281011 0.472090 0.875137 1.225697 2.434222 -0.321879 3.410947 1.950766 4.789022 0.486392 1.915973 -0.016947
wb_dma/assign_4_dma_rest 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_ch_rf/always_23/if_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/reg_ndr_r -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_de/assign_66_dma_done/expr_1 -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_ch_sel/reg_req_r 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_rf/reg_pointer_r 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_sel/assign_105_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_pri_enc/wire_pri5_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_39/case_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/always_6 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_sel/always_7 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/always_4 -3.474161 3.270467 -1.501921 -0.208066 0.842862 -0.444457 0.061735 1.720787 -1.039292 0.723850 -1.046897 0.739709 2.521849 -2.283783 2.663363 1.403404 1.094300 -0.274797 -0.225969 -3.341130
wb_dma_ch_sel/always_5 -3.343557 1.749334 -0.980550 0.237972 0.386666 -0.376298 0.576694 2.481402 -0.062242 -1.530877 -0.041159 1.821890 2.450293 -1.411006 2.650544 0.637123 0.446883 -4.365147 -0.929601 -1.573077
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.049966 3.923701 -0.516091 -4.417066 -1.901979 0.527509 2.839243 1.528980 -0.486750 0.878057 -2.144851 2.799520 0.560764 -1.989346 1.678458 -0.969939 0.188426 2.225487 -3.362571 -3.866111
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/always_1 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/always_8 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_sel/always_9 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/assign_67_dma_done_all 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_rf/wire_ch_txsz 1.937189 4.486036 -0.803190 0.454613 2.429181 -0.703918 -1.141936 2.759185 0.440383 3.993894 -1.191987 1.783912 0.089118 -0.063850 2.327785 -2.014950 1.920017 -2.266705 2.677198 1.552693
wb_dma_ch_sel/assign_99_valid -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.490730 2.894442 -2.196220 -4.506952 -1.776247 2.452869 1.986412 -0.847283 -0.192914 4.442944 -0.051329 0.529503 2.367692 0.839830 1.480944 -0.093761 0.033914 3.823090 -2.821583 0.484189
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.266299 1.594062 2.321816 2.545630 -1.760790 -2.988994 0.770777 0.422639 -1.865709 1.884779 0.612427 0.208424 1.690430 -2.808532 2.349012 2.959183 -0.657332 -0.981671 2.965755 -0.031340
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma/wire_ch2_txsz 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.017274 4.996532 -0.553417 -3.508108 0.849932 2.074459 -0.226352 2.931803 2.636662 1.575367 3.163089 0.308184 3.534896 2.217216 0.233553 -1.591001 -3.275153 -1.275559 -2.471205 0.821088
wb_dma_de/always_23/block_1 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_ch_rf/always_22/if_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_de/wire_mast1_dout 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/always_8/stmt_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_rf/assign_18_pointer_we/expr_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_rf/wire_ch_done_we -0.963701 1.890174 -1.269973 -1.485968 1.991382 0.389395 2.939854 0.543098 0.408647 2.549980 -0.427203 0.777685 2.406882 -0.868412 3.609693 0.023155 -0.725872 -0.460159 0.559859 -3.191533
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_wb_slv/wire_wb_ack_o 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma_de/reg_ld_desc_sel 2.079453 3.407400 -0.761847 -4.838498 -1.686813 1.432828 0.520605 -1.183779 3.251148 -1.717439 3.387432 -1.595964 0.592124 -1.298435 -1.283985 -1.649644 1.596809 0.083444 -1.085807 -6.988072
wb_dma_wb_mast/assign_2_mast_pt_out 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_de/assign_83_wr_ack 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma/wire_dma_done_all 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
assert_wb_dma_rf/input_ch0_am1 -2.097288 0.053280 1.156074 1.567949 0.486071 -1.473484 -1.425089 1.688891 -0.185268 -1.811585 -0.062808 1.527121 -1.133027 -1.333045 -2.992939 -0.031937 -2.389223 0.251860 2.009323 -0.413931
wb_dma_ch_arb/reg_state -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_sel/input_ch0_csr -3.296797 1.999184 1.444151 -2.620751 0.943211 0.049681 1.677256 1.927265 0.778061 -0.622866 0.083723 -3.759875 3.205749 0.101220 5.764387 1.872675 -2.894522 -1.188905 -3.070881 -2.016842
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.396023 6.355215 -0.765287 -2.584397 0.140736 2.024121 -0.775564 1.503239 2.865278 3.333761 2.221010 -1.319506 2.632758 2.085257 0.064368 -1.713490 -3.465447 -0.574767 -2.526231 0.171238
wb_dma_ch_sel/assign_153_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_wb_mast -1.130935 -3.060026 -2.373606 2.035445 1.356579 0.609406 3.038254 -3.148691 0.213947 4.529699 -0.825343 -0.824074 1.497396 2.537020 5.405854 2.262645 0.809303 1.091724 0.559010 0.932130
wb_dma_ch_sel/assign_124_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_de/always_18/stmt_1 -0.223391 -2.634738 -3.013875 3.191166 -0.788514 1.385875 -1.597653 -3.041873 0.442690 1.943326 2.239448 -2.253239 1.019240 -1.429187 -1.253731 1.161584 3.165468 0.045181 3.380323 0.321928
wb_dma_ch_rf/wire_ch_csr_dewe 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_ch_pri_enc/input_pri2 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_pri_enc/input_pri3 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_pri_enc/input_pri0 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_pri_enc/input_pri1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_if/input_slv_pt_in 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma/wire_de_adr1_we -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_sel/assign_6_pri1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/assign_129_req_p0/expr_1 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_rf/wire_csr -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -2.153319 -2.450232 -1.690773 1.967604 2.124568 -1.147981 0.617675 2.294515 -1.486611 1.213462 -0.171269 3.458332 2.394497 -0.755320 3.631103 1.968527 1.463672 -0.030861 2.483246 2.118980
wb_dma_ch_sel/always_37/if_1 2.262452 2.827896 -0.848824 -4.344203 -1.353242 1.122688 3.033899 3.508149 -0.025124 -0.205378 -1.474358 4.420903 1.224562 -1.320843 1.144034 -1.477536 -0.219955 1.892605 -3.846753 -2.406753
wb_dma_de/always_6/if_1/cond -0.120080 -0.189765 -1.131355 0.648106 2.762456 -0.645763 -1.068091 2.318047 0.397573 2.131758 0.032786 -2.797982 1.038648 -1.480990 4.372554 1.120357 2.330867 -2.176339 4.428916 -0.278290
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.396023 6.355215 -0.765287 -2.584397 0.140736 2.024121 -0.775564 1.503239 2.865278 3.333761 2.221010 -1.319506 2.632758 2.085257 0.064368 -1.713490 -3.465447 -0.574767 -2.526231 0.171238
wb_dma_ch_rf/always_8/stmt_1 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
wb_dma_ch_sel/assign_108_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_pri_enc/wire_pri9_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/wire_pri2 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/wire_pri3 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/wire_pri0 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/wire_pri1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_rf/input_ptr_set 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_rf/always_2/if_1/if_1 -1.285012 -0.700091 2.457341 -0.538000 -1.018520 -3.951117 3.886490 -0.582770 1.394843 -2.115906 0.019803 1.442999 -0.289134 0.130987 5.023807 0.569963 -0.056137 0.223749 0.568302 -3.392905
wb_dma_de/assign_77_read_hold -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_pri_enc_sub/input_valid -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -0.939233 1.125494 -0.663060 -3.180772 1.361659 3.288754 2.563384 -1.370816 1.133410 2.908630 2.371933 -2.417127 3.467593 0.219713 -0.319227 -0.330512 -4.696128 1.941739 -0.031113 -0.940323
wb_dma_ch_rf/always_27/stmt_1 -2.420552 1.662786 -1.467025 -0.269452 1.777135 -0.711883 1.534255 1.446607 -1.180735 0.753458 -2.295976 0.740250 2.178453 -1.348324 4.339330 1.782315 1.393679 0.964263 -1.111277 -4.226427
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.586309 -1.774082 0.578032 -2.747039 1.079751 2.813143 3.155690 -0.658208 -0.557965 3.526538 0.286148 -2.379617 0.841624 1.642727 -0.122011 -1.239090 -5.076347 -4.275898 1.025893 5.349897
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_sel/wire_valid -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/wire_chunk_cnt_is_0_d -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/assign_109_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.183236 0.643030 1.818643 -1.473705 -4.954978 -3.106163 1.738631 -2.222382 -0.298285 0.435821 0.558004 0.113221 -1.949212 -4.135267 0.291461 0.396863 -0.111885 1.936266 4.075123 -2.033476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_de/assign_75_mast1_dout 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma/constraint_csr 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_rf/always_5/if_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_pri_enc/wire_pri21_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_157_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_wb_mast/assign_1/expr_1 -3.622398 -0.406527 -1.396414 3.850332 0.662132 0.525963 -0.257468 -0.360063 1.406230 4.764712 1.862372 -1.808783 2.602846 2.098743 2.042732 1.134424 -4.116085 -1.425386 1.283219 4.911637
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/reg_mast1_adr -6.156568 -4.326801 -1.940944 -0.046098 -1.226789 1.553315 2.303669 -1.164692 0.506681 -2.063151 1.091206 -0.284798 1.441383 -0.417541 -1.424837 1.155589 -4.850979 0.293190 -2.334084 -0.885241
wb_dma_ch_pri_enc/wire_pri17_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_141_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/input_ch2_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_rf/assign_13_ch_txsz_we 1.647261 2.169533 -3.319752 0.533818 3.286770 1.762141 -2.127845 2.226416 0.792242 2.245885 -0.949236 -1.374881 0.665601 -1.601029 0.798095 -1.031203 2.870885 -1.177118 1.631610 -2.589240
wb_dma_ch_sel/assign_130_req_p0 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_sel/assign_106_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_pri_enc/wire_pri28_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_11/if_1/if_1 -2.378700 3.471388 0.012819 -1.165899 0.323252 0.719598 2.797019 -1.345958 0.834321 2.943379 0.603315 0.897549 1.197305 -0.962260 -0.738245 -1.661331 -4.684316 -1.546205 1.329006 -1.762606
wb_dma_wb_if/wire_slv_adr -3.212176 0.730396 3.137496 -2.282688 -4.136706 -4.403366 0.767267 3.599365 0.303474 1.234294 1.071439 2.134341 0.191584 -0.482796 4.734590 0.954527 -1.914931 0.711824 2.002918 6.314820
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/input_ch1_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/wire_pt1_sel_i -1.432717 -2.115387 -2.212503 0.034272 2.170042 2.535960 -0.606893 0.800436 2.132312 3.135652 2.447229 -3.361601 2.253233 1.937382 1.062566 0.357461 -3.182580 0.625040 1.284216 3.343523
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma/wire_pt1_sel_o 0.198040 -0.186250 1.618926 0.762732 2.787513 -0.240797 0.854223 1.108802 0.089860 -0.471527 1.009100 1.507410 0.965093 0.954363 -1.936025 -1.514825 -3.999647 -2.801424 0.570876 1.593530
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_pri_enc/inst_u16 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/always_48/case_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_sel/input_ch7_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
assert_wb_dma_rf/input_ch0_txsz -0.427751 -0.784886 0.571018 2.231373 0.621104 -2.136291 -2.015366 0.954402 0.181490 0.569409 1.043667 0.151745 -0.799568 -1.335386 0.118967 0.341412 0.811007 0.364703 4.900131 1.644121
assert_wb_dma_rf -2.454828 0.327972 1.192366 2.092999 0.620860 -2.393912 -2.499362 1.892354 -0.412990 -0.487639 0.204874 0.846855 -0.900957 -1.526591 -1.303439 0.603555 -0.923385 0.548533 3.783258 1.151656
wb_dma_ch_rf/reg_ch_am0_r 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_rf/always_4/if_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/always_4/if_1/if_1/stmt_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_de/always_14/stmt_1/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/wire_use_ed 5.091899 0.791590 1.257338 -4.147275 -0.426205 -0.085928 2.264395 2.164219 5.793236 0.867184 5.197844 -1.719248 2.062032 3.452576 3.087413 -0.689638 -1.408758 3.459785 0.593177 -1.112558
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.735379 -1.505046 1.163346 0.225941 -3.362094 -1.351014 1.366531 0.201611 1.300016 -3.435146 1.410474 1.809778 -1.653418 -2.180009 -1.675337 -1.047146 -0.212941 -3.147949 1.305702 -1.405488
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/input_nd_i -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
assert_wb_dma_ch_sel/input_req_i 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/reg_ch_rl -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_de/reg_paused -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_wb_if/wire_mast_drdy 2.049154 -0.208167 -1.547371 -0.139080 0.809205 1.887975 4.149533 -4.090773 -1.372190 2.367210 3.101115 2.736659 4.969748 1.303067 1.791077 0.801465 3.780283 -2.504228 1.556673 0.902211
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.703134 -2.727455 -1.934482 -0.260880 -0.425364 0.505989 2.074275 -0.727977 0.644347 -0.524732 1.504429 1.582420 1.305861 -2.668839 -0.147961 0.876672 0.327552 2.927433 1.835475 -3.952457
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/assign_100_valid/expr_1 -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_wb_if/inst_u1 -0.900440 1.040663 -1.759224 -0.359597 -2.111564 0.311302 0.978304 -0.032811 -1.148352 3.209029 -1.273111 4.040845 0.535465 0.896936 0.243600 -1.037775 -0.150529 1.499011 -1.644353 4.062878
wb_dma_wb_if/inst_u0 -1.130935 -3.060026 -2.373606 2.035445 1.356579 0.609406 3.038254 -3.148691 0.213947 4.529699 -0.825343 -0.824074 1.497396 2.537020 5.405854 2.262645 0.809303 1.091724 0.559010 0.932130
wb_dma_ch_sel 0.289111 2.494633 -0.824644 -2.632327 -1.428195 0.928961 1.888853 0.326554 0.314522 -0.407817 -0.488906 -0.099654 1.943041 -0.574497 2.620417 0.277756 1.462405 -0.373344 -3.868006 -3.457773
wb_dma_rf/input_de_csr_we 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_rf/wire_ch0_adr0 -1.031767 -1.434371 1.085684 -2.317915 -3.356819 -1.034141 -0.296006 2.199623 2.009391 -2.969068 5.536920 -0.583687 2.631932 -1.704983 0.923860 2.267447 0.117819 2.158182 1.891698 -0.042763
wb_dma_rf/wire_ch0_adr1 -1.779937 0.800562 -0.507204 2.619400 0.026252 -1.421509 -2.815248 -0.906251 -0.401404 2.473852 0.236423 -0.991770 -0.969948 -2.167718 -0.768796 0.222949 0.987034 1.409274 4.646650 0.947788
wb_dma_de/always_9/stmt_1/expr_1 -1.523873 1.386337 -0.757488 -1.205553 2.816030 1.911615 -1.057282 0.161324 0.610080 0.489914 0.628368 -5.548369 0.976681 -1.238045 0.269983 -0.225980 -1.047302 -3.936668 1.709942 -2.270766
wb_dma_ch_sel/always_42/case_1/cond 2.015477 -2.382166 0.474678 -0.912888 2.051573 -0.420925 3.385314 1.636133 0.019601 -2.546921 -0.517977 1.679534 0.924834 -0.286945 2.352542 0.532680 -0.109078 -0.401904 -0.933414 -3.918052
wb_dma_wb_slv/input_wb_cyc_i -3.644932 -4.358821 -0.572861 -3.518186 0.839091 2.039109 2.326253 -2.253638 -2.776232 3.437622 -0.392253 -3.595108 1.597919 -1.128035 1.489297 0.957463 -2.911722 -0.451788 1.667514 4.308002
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_de/reg_tsz_cnt 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_sel/reg_ndr -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_de/assign_83_wr_ack/expr_1 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_de/reg_de_txsz_we 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_ch_rf/reg_pointer_sr 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf/input_de_adr1_we -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.017274 4.996532 -0.553417 -3.508108 0.849932 2.074459 -0.226352 2.931803 2.636662 1.575367 3.163089 0.308184 3.534896 2.217216 0.233553 -1.591001 -3.275153 -1.275559 -2.471205 0.821088
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_43/case_1/cond 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_rf/reg_ch_adr0_r 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_pri_enc/input_valid -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_pri_enc/reg_pri_out1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.388502 -4.107008 -2.626804 2.521853 -0.437214 1.298293 -0.427547 -1.716611 1.029987 0.660304 3.036558 -0.663843 1.425091 -0.290479 -0.575860 0.936857 3.151655 -0.564761 3.066101 1.202463
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.978111 1.077851 -1.232845 1.318624 1.140034 0.299394 1.407383 0.754704 -0.006719 2.199277 -0.474827 6.068254 0.449413 -0.084343 -2.011213 -1.820576 -1.883146 1.961488 0.591642 0.143931
wb_dma_ch_sel/input_req_i 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_rf/assign_4_dma_abort/expr_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/always_1/case_1/stmt_8 -0.673100 0.369233 0.659019 -1.995877 -0.118315 0.076063 -0.847026 1.199279 2.081374 -2.690408 2.125502 0.144306 -0.343860 0.282349 -1.981336 -0.367821 -0.180406 -0.147455 1.414238 -0.969666
wb_dma_ch_rf/wire_ptr_inv 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.639961 1.254901 1.440492 -0.073463 -0.352707 -1.753164 1.390505 0.753757 0.410487 2.066980 1.285835 1.096658 1.124717 0.148334 2.390592 0.263272 -2.134552 -1.316662 2.592004 2.343936
wb_dma_ch_sel/assign_138_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_rf/always_1/case_1/stmt_1 -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_rf/always_1/case_1/stmt_6 1.249363 -1.014256 2.683125 -2.552261 -3.525721 -0.563478 1.251386 -1.383780 0.959040 -1.012922 3.533295 -1.015987 -1.348057 -1.658306 -3.207718 -1.159650 -1.700347 -0.879706 4.208096 1.594510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/always_43/case_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_sel/assign_9_pri2 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_pri_enc_sub/always_1/case_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_rf/always_2/if_1 -1.285012 -0.700091 2.457341 -0.538000 -1.018520 -3.951117 3.886490 -0.582770 1.394843 -2.115906 0.019803 1.442999 -0.289134 0.130987 5.023807 0.569963 -0.056137 0.223749 0.568302 -3.392905
wb_dma/wire_dma_abort -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_if/input_wb_stb_i -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_rf/input_de_txsz -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_ch_pri_enc/wire_pri3_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/wire_gnt_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/wire_gnt_p0 -0.845612 -0.346605 -3.930514 -0.471725 1.446204 3.006291 0.768957 -1.044569 0.883266 3.725730 -1.004325 0.118281 1.399206 0.361760 -0.454957 -0.330703 -1.851087 6.357615 -2.505403 -2.369708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma/input_wb0_err_i -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/always_44/case_1/stmt_4 0.336787 -3.009907 -0.449395 -0.248142 -1.011542 0.937978 1.551719 -0.821443 1.096063 -1.980345 2.263521 2.937334 0.080890 -0.321518 -3.780102 -0.748735 -2.636708 2.532123 -0.093171 -1.137228
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.878501 -3.078983 -0.060199 -0.226767 -1.847121 -0.792481 0.252277 1.820523 0.906663 -2.032415 1.542286 0.285925 0.528808 -1.097815 0.509243 1.964843 -0.316077 2.795973 1.855807 0.940749
wb_dma_wb_mast/wire_wb_data_o 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_de/always_6/if_1/if_1/stmt_1 0.363219 4.348181 -0.837379 -0.248196 2.410200 2.040130 -0.335961 0.693878 1.555371 2.024373 -0.219400 -2.560938 0.330305 0.069372 -0.875710 -2.252096 -2.452072 -4.469891 0.191110 -1.992909
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/always_38/case_1/cond -3.474161 3.270467 -1.501921 -0.208066 0.842862 -0.444457 0.061735 1.720787 -1.039292 0.723850 -1.046897 0.739709 2.521849 -2.283783 2.663363 1.403404 1.094300 -0.274797 -0.225969 -3.341130
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.178448 -2.256610 -2.809787 2.739996 3.486260 0.107892 -1.291302 2.421574 -0.097081 1.279139 -0.118041 0.596561 1.506506 -0.770192 2.300954 1.015132 2.497706 -0.537250 3.117853 0.507556
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_de/assign_4_use_ed 5.091899 0.791590 1.257338 -4.147275 -0.426205 -0.085928 2.264395 2.164219 5.793236 0.867184 5.197844 -1.719248 2.062032 3.452576 3.087413 -0.689638 -1.408758 3.459785 0.593177 -1.112558
assert_wb_dma_wb_if/assert_a_wb_stb 0.174667 -2.033494 0.751704 0.884968 2.271348 0.742632 0.098136 0.024624 0.617316 -0.513941 1.786404 0.204957 0.809723 0.550323 -3.079366 -1.015770 -3.587324 -1.328956 0.937422 1.335666
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.510595 2.976978 -0.651877 -1.504966 1.036206 1.077896 0.916416 -0.030409 1.340408 1.115254 1.049167 -2.068745 1.252458 -2.457148 -0.047544 -0.786182 -1.288818 -1.617686 2.035371 -4.735270
wb_dma_ch_sel/assign_132_req_p0 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_rf/always_25/if_1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_de/wire_rd_ack 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma/wire_slv0_adr -1.572641 1.937842 3.543589 -2.251664 -3.607474 -4.209190 -0.642405 4.695698 0.385039 1.278895 0.707428 0.837847 -0.318649 -1.318192 4.262583 0.578554 -1.628816 0.125889 2.093517 5.429689
wb_dma_wb_slv/input_wb_stb_i -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_ch_sel/assign_96_valid/expr_1 -0.302608 4.042695 0.566616 2.772328 -4.214982 -2.745617 2.530111 0.044983 1.104564 0.820814 1.437259 -0.980089 3.525011 -0.280249 3.009229 3.746782 2.014509 2.531221 -0.621390 -4.304546
wb_dma_ch_sel/always_4/stmt_1 -3.474161 3.270467 -1.501921 -0.208066 0.842862 -0.444457 0.061735 1.720787 -1.039292 0.723850 -1.046897 0.739709 2.521849 -2.283783 2.663363 1.403404 1.094300 -0.274797 -0.225969 -3.341130
wb_dma_rf/wire_pointer2_s 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/reg_chunk_dec -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/reg_chunk_cnt_is_0_r 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/wire_wb0_cyc_o -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.520994 -0.996353 -3.390509 -1.364398 -2.454175 2.598228 3.108245 0.172975 1.072474 2.713400 -0.529473 4.028748 1.686678 1.048878 0.790748 -0.225359 -0.183031 2.680030 -4.390378 0.297565
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.604496 1.302229 -1.090724 -3.901207 1.310784 2.351334 4.013560 0.220096 -0.404393 3.013271 -1.582280 2.375608 1.462929 -0.427386 1.665203 -1.497488 -0.454286 4.630047 -1.757095 -2.156156
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_rf/reg_ch_adr1_r -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma/input_wb0_cyc_i -1.866580 -4.003098 -2.012950 -2.939561 -1.709673 2.635927 2.321694 -0.476445 0.665467 3.674338 -0.298586 -4.422489 -1.100621 0.012824 3.398760 1.473507 -2.142249 -0.091730 2.969652 3.002395
wb_dma_ch_sel/always_8/stmt_1 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_wb_slv -0.900440 1.040663 -1.759224 -0.359597 -2.111564 0.311302 0.978304 -0.032811 -1.148352 3.209029 -1.273111 4.040845 0.535465 0.896936 0.243600 -1.037775 -0.150529 1.499011 -1.644353 4.062878
wb_dma_de/inst_u0 -1.356522 -1.496363 -1.176703 1.506099 -0.683191 1.257863 -1.378196 2.265354 1.084577 -2.661439 4.014827 1.695180 3.189661 -0.617977 -3.346789 1.083372 -2.649907 2.318760 -1.140649 -0.091502
wb_dma_de/inst_u1 -2.470523 1.489919 -2.039363 1.991592 0.857316 2.765233 -2.251717 1.178423 1.693723 1.341012 1.768703 -1.742184 1.835461 0.175112 -3.582709 -0.553324 -4.203551 -0.318447 -0.401687 1.123316
wb_dma_pri_enc_sub/input_pri_in 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/assign_146_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_101_valid/expr_1 -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/reg_de_adr1_we -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -4.437224 -2.099697 -3.004021 3.760833 1.636691 -0.964999 1.281765 0.669643 -0.290354 1.935655 -2.014410 1.831980 1.827939 0.419116 3.699410 2.233702 -0.416607 1.750542 -0.735324 -0.911575
wb_dma_ch_sel/always_46/case_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_rf/assign_11_ch_csr_we -0.490730 2.894442 -2.196220 -4.506952 -1.776247 2.452869 1.986412 -0.847283 -0.192914 4.442944 -0.051329 0.529503 2.367692 0.839830 1.480944 -0.093761 0.033914 3.823090 -2.821583 0.484189
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.266068 -0.213174 -1.271085 0.870939 4.791581 1.616718 -0.626686 1.795433 1.227197 -0.305070 0.045218 -2.749804 0.502749 -0.506320 -0.053237 -0.896173 0.043302 -3.558104 1.842698 -3.416941
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma/wire_de_adr0_we -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_wb_slv/wire_rf_sel -1.122718 -1.152183 1.517318 -1.138278 -4.286374 -1.477888 3.347591 -5.209525 -0.616651 1.402418 -1.123264 -0.737805 -3.422638 -3.343509 -0.267187 -0.044591 -1.041587 0.079911 3.110267 -2.692064
assert_wb_dma_wb_if 0.174667 -2.033494 0.751704 0.884968 2.271348 0.742632 0.098136 0.024624 0.617316 -0.513941 1.786404 0.204957 0.809723 0.550323 -3.079366 -1.015770 -3.587324 -1.328956 0.937422 1.335666
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/assign_120_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma/wire_wb1s_data_o 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_de/wire_adr0_cnt_next1 -1.356522 -1.496363 -1.176703 1.506099 -0.683191 1.257863 -1.378196 2.265354 1.084577 -2.661439 4.014827 1.695180 3.189661 -0.617977 -3.346789 1.083372 -2.649907 2.318760 -1.140649 -0.091502
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma/wire_pt0_sel_o -1.432717 -2.115387 -2.212503 0.034272 2.170042 2.535960 -0.606893 0.800436 2.132312 3.135652 2.447229 -3.361601 2.253233 1.937382 1.062566 0.357461 -3.182580 0.625040 1.284216 3.343523
wb_dma/wire_pt0_sel_i 0.198040 -0.186250 1.618926 0.762732 2.787513 -0.240797 0.854223 1.108802 0.089860 -0.471527 1.009100 1.507410 0.965093 0.954363 -1.936025 -1.514825 -3.999647 -2.801424 0.570876 1.593530
wb_dma_ch_rf/always_11 -2.378700 3.471388 0.012819 -1.165899 0.323252 0.719598 2.797019 -1.345958 0.834321 2.943379 0.603315 0.897549 1.197305 -0.962260 -0.738245 -1.661331 -4.684316 -1.546205 1.329006 -1.762606
wb_dma_ch_rf/always_10 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_17 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_rf/always_19 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_rf/input_de_csr_we 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_ch_sel/assign_147_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.606581 1.207871 0.868368 -1.459390 -0.805411 -0.432001 0.802025 -0.558079 0.844215 1.221482 1.682484 -1.258193 0.312765 -1.581490 0.230482 -0.232454 -1.991050 -0.558500 3.128078 -0.467472
wb_dma_wb_if/wire_slv_dout -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -2.282764 0.504394 -0.178668 -0.100011 0.853825 -1.168829 1.752122 1.217487 -0.012243 -0.185306 -0.279134 0.556387 1.669826 -1.058968 4.705964 0.842735 1.080149 -4.637456 1.090320 -1.107722
wb_dma/wire_pointer 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_de/assign_75_mast1_dout/expr_1 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma/wire_ch3_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_rf/assign_27_ptr_inv 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma_de/reg_adr1_inc -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_sel/input_ch6_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_de/input_mast0_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/assign_68_de_txsz/expr_1 -0.634634 1.813150 -1.846138 -0.152049 3.126216 1.434584 -2.147202 1.790621 0.260066 -0.059879 -0.152330 -4.263655 1.037417 -2.113882 0.880701 0.043662 1.934335 -4.010251 1.990224 -3.101553
wb_dma/wire_ch2_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf/input_ndnr 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/always_19/stmt_1 -6.156568 -4.326801 -1.940944 -0.046098 -1.226789 1.553315 2.303669 -1.164692 0.506681 -2.063151 1.091206 -0.284798 1.441383 -0.417541 -1.424837 1.155589 -4.850979 0.293190 -2.334084 -0.885241
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.812661 0.761388 1.241164 -0.381365 0.168213 -1.822644 -0.110704 1.868927 1.088691 0.584315 1.689121 -1.238131 0.716813 -1.155582 3.037274 0.841443 0.965082 -0.941488 3.691237 -0.447124
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.716617 3.095563 0.503756 3.321371 -1.533118 -1.869985 -1.975985 3.236255 3.773571 1.606669 3.159818 -0.226560 1.748249 1.004838 1.640353 0.281398 -1.696459 0.045425 -0.425829 0.367360
wb_dma_ch_sel/assign_139_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/assign_78_mast0_go/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma/assign_6_pt1_sel_i -1.432717 -2.115387 -2.212503 0.034272 2.170042 2.535960 -0.606893 0.800436 2.132312 3.135652 2.447229 -3.361601 2.253233 1.937382 1.062566 0.357461 -3.182580 0.625040 1.284216 3.343523
wb_dma/wire_mast1_adr -6.156568 -4.326801 -1.940944 -0.046098 -1.226789 1.553315 2.303669 -1.164692 0.506681 -2.063151 1.091206 -0.284798 1.441383 -0.417541 -1.424837 1.155589 -4.850979 0.293190 -2.334084 -0.885241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/input_dma_busy 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
wb_dma_de/reg_adr1_cnt -3.415793 1.238624 -2.606162 3.174655 -0.350348 2.078823 -2.925416 -0.645383 0.788576 2.035656 0.873483 -1.789514 0.845624 -1.043888 -3.632945 -0.133247 -2.265224 -0.405087 0.362141 0.771266
wb_dma_ch_sel/always_42/case_1/stmt_4 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_ch_sel/always_42/case_1/stmt_2 0.574654 -0.595517 -0.977677 1.946655 4.293347 0.064812 1.300094 1.597757 0.370374 1.901888 -0.834713 1.651190 0.794245 0.781725 1.641113 -0.823690 -1.388807 -2.529436 2.024963 0.099542
wb_dma_ch_sel/always_42/case_1/stmt_3 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/always_42/case_1/stmt_1 1.475767 1.807198 1.771482 -5.681709 2.358597 2.472665 1.036508 1.562213 0.948000 0.205220 3.936590 -4.936053 4.950747 0.131576 3.305640 1.507506 -1.864065 1.620512 -0.316844 -1.033028
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.114147 -0.816986 -0.651242 0.237709 -2.644017 0.177250 -1.610040 1.129441 1.284181 1.268339 -0.083877 -4.065381 -0.992019 -3.491897 0.434394 0.695453 -1.544108 2.278285 0.607493 -1.227908
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.179085 2.719336 0.634025 3.018667 -2.033024 -0.728025 -1.097044 3.677925 2.729453 2.270535 2.270859 -0.715831 2.281653 -0.244696 1.349974 0.282342 -2.752857 -0.271040 -0.700448 1.716893
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -1.594397 1.654467 0.324364 -3.522232 -0.038814 2.538677 1.869564 -1.373005 1.334555 1.760541 2.747783 -2.613334 2.301469 -0.179668 -1.292547 -0.728970 -4.980065 0.813735 0.278332 -0.467020
wb_dma/wire_txsz 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_de/always_14/stmt_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_wb_slv/reg_rf_ack -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -3.474161 3.270467 -1.501921 -0.208066 0.842862 -0.444457 0.061735 1.720787 -1.039292 0.723850 -1.046897 0.739709 2.521849 -2.283783 2.663363 1.403404 1.094300 -0.274797 -0.225969 -3.341130
wb_dma/wire_de_csr_we 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.122718 -1.152183 1.517318 -1.138278 -4.286374 -1.477888 3.347591 -5.209525 -0.616651 1.402418 -1.123264 -0.737805 -3.422638 -3.343509 -0.267187 -0.044591 -1.041587 0.079911 3.110267 -2.692064
wb_dma/wire_ch1_txsz -0.225268 -2.232699 0.082747 2.210561 3.041002 -0.965514 0.501386 2.674192 0.386450 0.815905 0.445613 1.521215 0.796924 1.378226 2.111904 0.171769 -1.775128 -2.382679 2.583758 3.217293
wb_dma_rf/inst_u9 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u8 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u7 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_rf/inst_u6 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_rf/inst_u5 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_rf/inst_u4 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_rf/inst_u3 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_rf/inst_u1 -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_rf/inst_u0 -1.962920 3.483523 -0.163896 -2.633662 -2.375153 -0.086344 -0.078617 0.737563 -0.327484 0.180097 -0.366051 -0.609130 1.710093 -0.962899 2.348725 1.104070 1.471545 0.796328 -2.814970 -1.359721
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.396023 6.355215 -0.765287 -2.584397 0.140736 2.024121 -0.775564 1.503239 2.865278 3.333761 2.221010 -1.319506 2.632758 2.085257 0.064368 -1.713490 -3.465447 -0.574767 -2.526231 0.171238
wb_dma_inc30r/assign_2_out -2.169738 3.044726 -0.743781 0.974364 -0.959311 2.597792 -2.763549 1.491366 2.449988 -0.435346 2.248826 -2.766100 0.730045 -0.464587 -4.933421 -0.906697 -4.213769 -2.186566 -0.228912 0.349330
wb_dma/wire_mast1_din 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_ch_sel/assign_2_pri0 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_rf/input_de_adr0_we -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_mast/always_1/if_1/stmt_1 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_sel/always_48/case_1/cond 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_rf/input_wb_rf_we -0.082061 4.256115 -0.899209 -2.331975 -0.516182 -0.979846 -0.501361 0.914303 -1.049824 3.724871 -1.818622 1.639721 -0.015707 0.296858 1.412604 -0.488536 1.384386 5.518005 -0.767532 0.141919
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/assign_7_pt0_sel_i 0.198040 -0.186250 1.618926 0.762732 2.787513 -0.240797 0.854223 1.108802 0.089860 -0.471527 1.009100 1.507410 0.965093 0.954363 -1.936025 -1.514825 -3.999647 -2.801424 0.570876 1.593530
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma_wb_mast/wire_mast_pt_out 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
assert_wb_dma_ch_arb/input_state -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/always_8/stmt_1/expr_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma/wire_ch0_csr -0.591387 1.691165 0.408598 -0.666248 -0.144006 0.239204 2.339102 4.097805 -0.468122 0.688500 -0.960649 -2.818781 3.339055 -1.127031 4.966562 1.357855 -3.074810 -1.674515 -3.397828 -0.552745
wb_dma_de/assign_69_de_adr0/expr_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_wb_slv/wire_pt_sel 0.586309 -1.774082 0.578032 -2.747039 1.079751 2.813143 3.155690 -0.658208 -0.557965 3.526538 0.286148 -2.379617 0.841624 1.642727 -0.122011 -1.239090 -5.076347 -4.275898 1.025893 5.349897
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -2.215851 -1.542345 0.822456 0.516403 -1.407317 -1.849750 4.024663 -1.702886 2.054352 -2.582281 0.938355 1.389198 1.094243 0.050582 4.036216 0.962503 -0.384808 -1.718331 -1.327706 -4.214134
wb_dma_ch_sel/wire_de_start -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_wb_mast/assign_3_mast_drdy 2.049154 -0.208167 -1.547371 -0.139080 0.809205 1.887975 4.149533 -4.090773 -1.372190 2.367210 3.101115 2.736659 4.969748 1.303067 1.791077 0.801465 3.780283 -2.504228 1.556673 0.902211
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/always_5/stmt_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/input_mast1_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/reg_mast0_adr -0.223391 -2.634738 -3.013875 3.191166 -0.788514 1.385875 -1.597653 -3.041873 0.442690 1.943326 2.239448 -2.253239 1.019240 -1.429187 -1.253731 1.161584 3.165468 0.045181 3.380323 0.321928
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_ch_rf/assign_15_ch_am0_we 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf/inst_u2 2.099814 2.017458 -2.753062 -0.509921 2.152625 2.275430 0.204056 0.851860 -0.521787 2.130409 -0.047522 0.573702 3.087284 1.199448 1.326726 0.065289 1.561929 4.119573 -2.570478 -1.144884
wb_dma_ch_rf/wire_ch_adr1_dewe -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_rf/always_17/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_de/assign_71_de_csr 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/always_42/case_1 2.193129 0.971080 2.626781 -3.937867 1.284032 0.799447 3.122715 1.488258 1.551889 0.304516 2.434101 -4.005075 3.592185 1.675400 4.499171 1.232180 -2.986983 1.055589 -1.318023 -0.740332
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_sel/always_6/stmt_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/reg_ch_chk_sz_r -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_sel/always_3/stmt_1 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma/wire_pointer2_s 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.949060 -2.470343 0.101654 1.162301 -2.024953 0.837641 2.114177 -2.696652 1.688895 -0.024719 0.663543 0.548583 -2.630880 -0.443274 -2.247614 -1.204281 -2.144961 -3.088222 2.341864 -0.387086
wb_dma_ch_rf/input_de_txsz -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_if/input_pt_sel_i -2.404641 -0.737141 0.128820 -0.035126 3.556766 1.146300 0.448079 0.272001 0.079366 2.784701 2.289937 -1.351373 3.801996 2.241672 0.067298 -0.387855 -5.103286 -1.076933 0.008677 4.681522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 3.315779 -2.441859 -3.212019 1.847543 2.307275 2.366683 0.973802 -2.391709 0.144335 3.190200 2.964904 0.093095 3.700968 0.940559 1.143071 0.864423 4.253329 -0.319961 3.146312 0.900916
wb_dma/wire_mast0_go -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_1/stmt_1 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_ch_rf/always_10/if_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_165_req_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.969612 -1.374561 -2.285629 1.215583 4.899913 2.386652 0.040068 0.391599 1.007107 1.532109 0.310432 -2.125029 1.273428 0.228154 -0.175184 -0.634326 -1.078681 -1.571540 1.836173 -1.812776
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/always_2/stmt_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/assign_115_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.026083 2.661685 -0.496616 -3.407276 2.760386 0.580720 0.310911 2.521041 3.266817 -1.361689 2.661819 1.628605 1.805846 3.800056 0.652008 -1.837781 -1.175177 -2.244144 -2.464164 -2.171131
wb_dma/wire_de_txsz -0.634634 1.813150 -1.846138 -0.152049 3.126216 1.434584 -2.147202 1.790621 0.260066 -0.059879 -0.152330 -4.263655 1.037417 -2.113882 0.880701 0.043662 1.934335 -4.010251 1.990224 -3.101553
wb_dma_wb_slv/input_slv_pt_in 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
assert_wb_dma_ch_sel/input_ch0_csr 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.257653 -2.108736 -3.869403 3.279692 2.348369 1.383416 -1.219139 0.848388 -0.081311 1.929137 1.602447 0.881385 3.113435 -0.170505 1.600799 1.165465 4.686621 -1.677892 2.846244 1.581747
wb_dma_ch_sel/assign_149_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/wire_adr0_cnt_next -1.356522 -1.496363 -1.176703 1.506099 -0.683191 1.257863 -1.378196 2.265354 1.084577 -2.661439 4.014827 1.695180 3.189661 -0.617977 -3.346789 1.083372 -2.649907 2.318760 -1.140649 -0.091502
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -3.726138 3.742819 -2.679057 -2.466006 0.279968 1.158284 1.538128 -0.693764 1.136372 2.534575 -0.427326 -0.679588 3.148177 1.225399 4.973172 0.240921 0.717653 -1.866515 -3.860508 -2.509189
wb_dma_ch_rf/always_23/if_1/block_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_rf/wire_ch0_txsz 1.287151 2.724336 0.180758 -1.108812 4.116249 -1.339509 -2.468952 3.002975 -0.178423 1.708321 -1.085918 -3.045764 -0.514849 -1.455285 3.333481 -0.213519 3.268600 -0.707936 4.926923 -1.226842
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.576462 -3.819270 -1.116783 2.475258 -0.043887 -2.416743 0.842190 2.666365 0.467983 -2.236823 -0.167214 2.602368 0.168866 -1.682071 2.839730 1.965788 3.216525 1.921517 1.966841 -2.415529
wb_dma_de/always_6/if_1/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_sel/assign_128_req_p0 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_de/assign_77_read_hold/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/wire_de_adr0 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_de/wire_de_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_wb_mast/always_4 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_mast/always_1 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_rf/wire_ch3_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_rf/reg_ptr_valid 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/always_9/stmt_1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_rf/assign_6_csr_we/expr_1 1.507262 0.778855 2.464557 -1.554114 0.283506 -3.298679 3.153827 0.620063 0.235142 -0.652967 -1.402454 1.340498 -1.297045 -0.456149 3.303118 0.095584 0.229749 2.371316 1.365865 -3.949102
wb_dma_ch_sel/assign_154_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma/wire_ch5_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_pri_enc/wire_pri10_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_20_ch_done_we -0.963701 1.890174 -1.269973 -1.485968 1.991382 0.389395 2.939854 0.543098 0.408647 2.549980 -0.427203 0.777685 2.406882 -0.868412 3.609693 0.023155 -0.725872 -0.460159 0.559859 -3.191533
wb_dma_wb_mast/input_wb_ack_i 2.385712 -4.073213 -2.087538 0.600339 2.653357 0.686651 4.044543 -1.821880 0.442655 3.131085 -0.705968 0.704660 1.124867 3.237384 5.919658 1.388396 2.635440 0.035174 1.147942 0.496100
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_rf/input_dma_rest 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_ch_sel/always_5/stmt_1 -3.343557 1.749334 -0.980550 0.237972 0.386666 -0.376298 0.576694 2.481402 -0.062242 -1.530877 -0.041159 1.821890 2.450293 -1.411006 2.650544 0.637123 0.446883 -4.365147 -0.929601 -1.573077
wb_dma_ch_sel/always_40/case_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma/wire_de_csr 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -3.726138 3.742819 -2.679057 -2.466006 0.279968 1.158284 1.538128 -0.693764 1.136372 2.534575 -0.427326 -0.679588 3.148177 1.225399 4.973172 0.240921 0.717653 -1.866515 -3.860508 -2.509189
wb_dma_ch_sel/always_37/if_1/if_1 2.262452 2.827896 -0.848824 -4.344203 -1.353242 1.122688 3.033899 3.508149 -0.025124 -0.205378 -1.474358 4.420903 1.224562 -1.320843 1.144034 -1.477536 -0.219955 1.892605 -3.846753 -2.406753
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/always_10/if_1/if_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/input_ch3_adr0 0.336787 -3.009907 -0.449395 -0.248142 -1.011542 0.937978 1.551719 -0.821443 1.096063 -1.980345 2.263521 2.937334 0.080890 -0.321518 -3.780102 -0.748735 -2.636708 2.532123 -0.093171 -1.137228
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_de/wire_de_txsz -0.634634 1.813150 -1.846138 -0.152049 3.126216 1.434584 -2.147202 1.790621 0.260066 -0.059879 -0.152330 -4.263655 1.037417 -2.113882 0.880701 0.043662 1.934335 -4.010251 1.990224 -3.101553
wb_dma_rf/input_de_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_rf/input_de_adr0 0.924614 -1.613877 0.718721 -2.729664 -1.286347 -0.147398 0.877044 -0.515235 0.241179 -4.864916 3.644252 2.252398 1.271359 -1.539201 -1.827727 0.782583 1.782169 1.208164 0.306020 -3.694898
wb_dma_de/always_2/if_1 -1.663472 -1.157812 -0.407673 -0.795125 -2.475731 -0.210090 -0.658668 2.276701 0.881542 -4.033371 3.430799 2.652793 2.094899 -1.833614 -1.883116 1.424839 -0.231530 3.148456 -0.731098 -1.654708
wb_dma_ch_sel/assign_102_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.037802 -0.317625 -2.395046 -3.281028 -1.938701 2.367392 2.594823 0.294711 0.120315 3.685212 0.511904 2.375550 2.681275 1.422400 1.681895 0.632851 -0.215609 3.873300 -2.434604 2.634291
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_mast/assign_4_mast_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_ch_rf/always_2/if_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma/input_wb1_err_i -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_sel/assign_136_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_sel/assign_121_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_sel/assign_4_pri1 0.338185 1.475374 0.059292 0.940765 2.536135 0.302485 1.968162 0.653075 0.919175 0.769611 -0.225703 1.828370 0.110148 -0.384143 -1.220948 -2.024150 -3.405095 -3.217788 1.582670 -2.088689
wb_dma_de/always_2/if_1/cond -5.162202 -1.842935 -1.692645 1.918177 -1.111083 -0.289447 -0.372024 1.453720 0.147387 -2.925266 1.372552 1.532301 2.023054 -2.477723 -0.971253 2.126393 -1.243856 0.960202 -0.287003 -2.357939
wb_dma_ch_rf/reg_ch_csr_r -1.141884 -1.922705 -3.292550 0.164697 -2.914921 1.609534 2.762444 -0.892799 1.474496 1.123524 0.707868 3.899788 2.203678 1.284485 1.697044 0.011797 0.114919 0.042373 -4.143584 0.992442
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_wb_if/wire_slv_we 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_de/assign_70_de_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_sel/always_38/case_1/stmt_4 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/reg_ch_sel_r 2.262452 2.827896 -0.848824 -4.344203 -1.353242 1.122688 3.033899 3.508149 -0.025124 -0.205378 -1.474358 4.420903 1.224562 -1.320843 1.144034 -1.477536 -0.219955 1.892605 -3.846753 -2.406753
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.781974 -0.476528 -2.662427 -0.046084 -0.485622 0.058301 -0.933727 0.935081 0.362486 -1.357846 -1.642309 -1.779324 0.026892 -3.528231 2.696132 0.998598 1.828547 -2.066265 -0.372365 -4.132164
wb_dma_ch_sel/always_38/case_1/stmt_3 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/always_38/case_1/stmt_2 0.574654 -0.595517 -0.977677 1.946655 4.293347 0.064812 1.300094 1.597757 0.370374 1.901888 -0.834713 1.651190 0.794245 0.781725 1.641113 -0.823690 -1.388807 -2.529436 2.024963 0.099542
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_pri_enc/wire_pri30_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/reg_ch_sel_d -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_rf/assign_14_ch_adr0_we 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_rf/wire_ch1_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.190697 0.775743 -2.627023 4.127625 -1.371932 1.009250 -4.357095 4.709043 2.656086 0.662153 3.022773 0.802442 2.082263 -1.282286 -2.567810 0.550028 -0.746866 1.949579 1.302754 2.777738
wb_dma_rf/wire_pause_req 1.040735 0.197874 1.615764 -1.396558 -2.130423 -2.306904 4.467700 0.286898 0.952974 -1.976249 -1.150854 2.872512 -1.217504 -1.110135 2.467427 -0.982996 -0.108476 -2.084454 -0.698887 -3.798981
wb_dma_ch_sel/assign_95_valid -1.853608 5.213321 -0.892902 -1.767036 -1.167524 0.063607 -0.193253 1.365018 -1.847890 0.938119 1.671477 -0.395455 5.322957 -2.635305 2.986724 3.097306 3.998615 0.504426 0.193609 -2.371394
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma_ch_rf/reg_ch_stop -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_146_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/input_dma_abort -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/input_adr1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/input_adr0 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma_ch_arb/reg_next_state -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_wb_mast/input_wb_err_i -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_wb_if/wire_wbs_data_o 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_de/assign_73_dma_busy 4.969740 0.772534 0.685983 -2.062784 -1.176050 -0.431376 1.506895 1.701043 0.579591 -2.249758 -0.706168 1.780241 -2.547522 -3.174338 -1.785113 -2.360086 1.901761 -2.504196 1.919006 -4.370645
wb_dma_de/always_22/if_1 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_rf/wire_ch2_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_de/input_de_start -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_pri_enc_sub/always_3/if_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.957778 1.587805 1.497330 -1.169549 -0.258906 -0.669860 -0.511503 0.500949 0.563864 -0.454215 1.436088 -2.869966 0.035154 -2.001987 0.253670 0.172919 -0.858309 -2.292016 2.944667 -1.307104
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_rf/always_25/if_1/if_1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_sel/assign_98_valid/expr_1 -2.388135 2.679763 -2.600009 -1.252416 -3.485604 0.958382 -0.973770 -0.971421 -0.442820 1.290272 1.130331 0.709126 2.369077 -2.958679 -0.116188 1.390635 2.969062 3.925566 -0.897558 -2.266286
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.829324 1.361119 -2.936932 -1.850415 -2.234637 2.316742 2.365351 -1.397295 0.850885 1.800909 -0.032134 1.777691 2.436353 0.471958 1.837491 -0.238613 0.277765 -1.013812 -4.514613 -1.048304
wb_dma_ch_sel/reg_pointer 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_wb_if/input_wb_err_i -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/input_de_csr 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_5/if_1/block_1/if_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/input_de_adr0_we -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_sel/assign_161_req_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.141884 -1.922705 -3.292550 0.164697 -2.914921 1.609534 2.762444 -0.892799 1.474496 1.123524 0.707868 3.899788 2.203678 1.284485 1.697044 0.011797 0.114919 0.042373 -4.143584 0.992442
wb_dma_ch_sel/assign_129_req_p0 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_de/wire_de_ack 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb -0.485749 2.830850 -2.282526 -1.582149 0.367662 1.876783 2.440732 -1.698582 -0.184832 4.226603 -1.936933 1.447528 1.418715 -0.156390 0.654486 -0.743909 -1.401794 4.856215 -2.779267 -3.165545
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_pri_enc_sub/always_3/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.743326 0.774015 -2.526170 1.312934 2.452030 2.302128 0.394121 -0.057463 1.742441 2.268916 0.348318 1.153130 0.378027 -0.337298 -2.981546 -2.192953 -2.044697 0.719434 0.935288 -2.599548
wb_dma/wire_de_txsz_we 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_ch_pri_enc/wire_pri16_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.378700 3.471388 0.012819 -1.165899 0.323252 0.719598 2.797019 -1.345958 0.834321 2.943379 0.603315 0.897549 1.197305 -0.962260 -0.738245 -1.661331 -4.684316 -1.546205 1.329006 -1.762606
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_pri_enc/wire_pri7_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_6/stmt_1/expr_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_wb_if/wire_mast_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.647261 2.169533 -3.319752 0.533818 3.286770 1.762141 -2.127845 2.226416 0.792242 2.245885 -0.949236 -1.374881 0.665601 -1.601029 0.798095 -1.031203 2.870885 -1.177118 1.631610 -2.589240
wb_dma_wb_if/input_wb_cyc_i -3.644932 -4.358821 -0.572861 -3.518186 0.839091 2.039109 2.326253 -2.253638 -2.776232 3.437622 -0.392253 -3.595108 1.597919 -1.128035 1.489297 0.957463 -2.911722 -0.451788 1.667514 4.308002
wb_dma_ch_sel/assign_97_valid -2.459321 3.547086 -1.179687 -1.175123 -3.436977 -0.313563 -0.897722 0.162549 0.166897 0.415888 3.041929 -2.154774 4.187818 -3.069998 2.420540 3.321502 3.959779 1.871754 0.878571 -3.095295
wb_dma/wire_mast0_drdy 2.960495 -0.565986 0.459408 -0.260266 1.449340 0.856955 3.250239 -2.708133 -2.831600 -0.170756 2.446547 2.024005 4.137650 0.009382 0.902406 1.552842 3.595527 -3.369581 1.341345 -0.552307
wb_dma_ch_pri_enc/wire_pri8_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_if/wire_pt_sel_o -2.404641 -0.737141 0.128820 -0.035126 3.556766 1.146300 0.448079 0.272001 0.079366 2.784701 2.289937 -1.351373 3.801996 2.241672 0.067298 -0.387855 -5.103286 -1.076933 0.008677 4.681522
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_pri_enc/wire_pri22_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_sel/assign_143_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_135_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/wire_gnt_p0_d -0.845612 -0.346605 -3.930514 -0.471725 1.446204 3.006291 0.768957 -1.044569 0.883266 3.725730 -1.004325 0.118281 1.399206 0.361760 -0.454957 -0.330703 -1.851087 6.357615 -2.505403 -2.369708
wb_dma_de/assign_20_adr0_cnt_next 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.174667 -2.033494 0.751704 0.884968 2.271348 0.742632 0.098136 0.024624 0.617316 -0.513941 1.786404 0.204957 0.809723 0.550323 -3.079366 -1.015770 -3.587324 -1.328956 0.937422 1.335666
wb_dma_ch_sel/assign_153_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/assign_82_rd_ack/expr_1 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.963701 1.890174 -1.269973 -1.485968 1.991382 0.389395 2.939854 0.543098 0.408647 2.549980 -0.427203 0.777685 2.406882 -0.868412 3.609693 0.023155 -0.725872 -0.460159 0.559859 -3.191533
wb_dma_de/reg_de_csr_we 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma/wire_wb0_ack_o 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_pri_enc/wire_pri23_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_103_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_rf/wire_ch1_txsz -0.225268 -2.232699 0.082747 2.210561 3.041002 -0.965514 0.501386 2.674192 0.386450 0.815905 0.445613 1.521215 0.796924 1.378226 2.111904 0.171769 -1.775128 -2.382679 2.583758 3.217293
wb_dma_de/always_23/block_1/stmt_13 -3.694080 -2.544198 -2.851165 1.106663 1.413097 -0.247945 -2.885189 5.506724 -0.370615 -2.086630 0.820953 -0.525914 2.391641 -2.922572 2.043846 2.916814 1.488403 -0.247442 1.126786 -0.871578
wb_dma_de/always_23/block_1/stmt_14 3.752863 3.805829 0.017645 -4.970017 0.062207 2.077689 0.150413 0.456082 3.048381 -1.853543 4.080907 -0.721276 1.559504 -0.006343 -2.085515 -2.205384 0.490333 -0.662432 -0.964202 -4.890986
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.699313 3.504306 -1.330142 -0.199950 2.731567 1.301798 1.032571 0.683696 0.674913 2.995317 -1.116947 0.589847 0.956042 -0.026016 0.433547 -1.808719 -1.464634 -1.685918 -0.001870 -2.180710
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_ch_rf/input_ch_sel 5.787790 -5.392878 -0.803543 -3.929817 -0.505630 0.454823 4.042165 3.318961 0.072856 -1.287837 -1.391842 -0.584457 -1.287239 -2.464557 2.568577 -0.482136 1.958466 -0.884062 1.125088 -2.341109
wb_dma_ch_sel/always_45/case_1/stmt_2 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_pri_enc/wire_pri4_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/wire_ch_txsz_we 1.647261 2.169533 -3.319752 0.533818 3.286770 1.762141 -2.127845 2.226416 0.792242 2.245885 -0.949236 -1.374881 0.665601 -1.601029 0.798095 -1.031203 2.870885 -1.177118 1.631610 -2.589240
wb_dma_de/assign_70_de_adr1/expr_1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_sel/assign_116_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -1.144161 -2.355224 -1.819517 2.051963 0.047487 -1.781120 -0.267896 2.288967 -0.622242 -0.599735 0.270946 3.255036 1.187217 -2.596002 2.471013 1.974155 3.609914 1.405313 3.112963 -0.660297
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_wb_mast/wire_wb_addr_o -2.562659 -0.458687 -0.768887 0.609767 -1.424616 1.305117 -0.976438 -2.732401 0.463280 2.109864 2.146014 -2.610457 0.587621 -1.302312 -2.529638 0.388937 -2.212189 1.568008 2.182265 1.002984
wb_dma_ch_rf/reg_ch_csr_r2 -2.378700 3.471388 0.012819 -1.165899 0.323252 0.719598 2.797019 -1.345958 0.834321 2.943379 0.603315 0.897549 1.197305 -0.962260 -0.738245 -1.661331 -4.684316 -1.546205 1.329006 -1.762606
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_sel/assign_11_pri3 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_de -0.753121 2.895266 -1.384732 -2.960949 -2.175121 0.322740 2.552750 -0.555861 0.511375 1.382301 -0.945641 1.113621 1.436680 -0.249633 3.474280 -0.123365 1.453409 -0.048431 -3.513169 -2.917360
wb_dma_wb_slv/wire_wb_data_o 0.689337 -1.615753 0.835401 -0.712206 -3.496052 0.856164 0.205266 -0.876132 1.646924 0.014735 3.995155 0.116823 -0.640225 -0.796285 -4.259553 -1.433294 -2.294054 -1.702468 3.335204 3.852953
wb_dma_inc30r/always_1/stmt_1 -1.504375 1.439119 -1.499407 1.897771 -1.068507 3.007006 -3.635952 3.538797 1.293548 0.172400 2.168931 -1.169313 1.948457 -1.903921 -4.405791 0.267469 -2.148046 0.388684 1.169778 3.295046
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_127_req_p0 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_94_valid -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_pri_enc/wire_pri12_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_20/if_1/block_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -1.025369 2.306189 -1.225833 -0.102757 1.755389 0.109873 3.196669 0.308252 1.018622 3.556114 -0.039396 2.751168 1.779298 -0.895571 1.578524 -1.157142 -2.695357 -0.312805 1.959381 -2.393354
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_wb_if/input_slv_din 0.689337 -1.615753 0.835401 -0.712206 -3.496052 0.856164 0.205266 -0.876132 1.646924 0.014735 3.995155 0.116823 -0.640225 -0.796285 -4.259553 -1.433294 -2.294054 -1.702468 3.335204 3.852953
wb_dma_ch_sel/assign_94_valid/expr_1 -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.185113 1.066298 1.321344 -0.839293 0.100961 -2.048660 0.168238 1.690321 1.226541 1.766905 1.664058 -2.065831 0.669667 -1.475879 4.130146 0.855998 0.675466 -1.412059 4.854143 -0.023369
wb_dma_de/always_21 -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_de/always_22 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_de/always_23 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_ch_pri_enc/wire_pri1_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/assign_78_mast0_go -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/wire_dma_done -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_ch_sel/assign_150_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_rf/input_wb_rf_adr -1.572641 1.937842 3.543589 -2.251664 -3.607474 -4.209190 -0.642405 4.695698 0.385039 1.278895 0.707428 0.837847 -0.318649 -1.318192 4.262583 0.578554 -1.628816 0.125889 2.093517 5.429689
wb_dma_wb_if -1.232825 -0.217160 -1.343539 -0.464285 -1.617816 -0.607720 1.265673 -1.228406 -0.466704 2.873339 -1.581105 3.738118 -0.683626 1.592978 1.282296 -0.561732 0.336882 2.428594 -1.514510 2.632791
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_ch_pri_enc/wire_pri25_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_mast/reg_mast_cyc -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/input_wb_rf_we -0.966092 3.971427 -3.211035 -1.523199 -0.892293 1.459923 -0.990877 0.474882 -0.489761 4.461969 -1.194782 2.266962 0.892891 0.898396 -0.118839 -0.794626 0.810455 4.665124 -2.208702 1.182416
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_de/always_6/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_wb_slv/always_4/stmt_1 -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_de/assign_3_ptr_valid 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_wb_mast/input_pt_sel -2.497591 -0.303869 -1.115501 1.448345 1.242027 1.499150 0.120707 1.500036 2.002454 3.342571 2.338092 -1.690409 2.691290 2.475782 1.681301 0.363042 -4.800333 -1.426776 0.863660 4.923578
wb_dma_ch_pri_enc/wire_pri15_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_slv/input_wb_we_i -2.183517 1.053519 3.051085 1.924959 -1.334441 -3.488039 0.892325 -1.398563 0.708727 1.401975 5.003453 -1.381799 3.713193 1.481353 3.630173 3.579967 -2.331678 -0.499646 1.780935 0.996040
wb_dma_de/reg_tsz_cnt_is_0_r -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.995969 5.936374 0.911756 -2.611590 1.914212 0.078085 -1.155120 4.146338 3.159635 -0.346825 3.245519 0.234192 2.677037 2.572715 0.616678 -1.477403 -1.766179 -3.512002 -1.188380 -0.747572
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_mast1_drdy -1.696600 1.740250 1.320641 -0.273265 -0.232903 -0.916093 1.600329 0.189300 0.126393 0.519272 0.710760 1.862669 0.865036 0.419665 0.347648 -0.362824 -2.762492 -0.989560 0.437703 0.855394
wb_dma_ch_rf/wire_ch_csr_we -0.490730 2.894442 -2.196220 -4.506952 -1.776247 2.452869 1.986412 -0.847283 -0.192914 4.442944 -0.051329 0.529503 2.367692 0.839830 1.480944 -0.093761 0.033914 3.823090 -2.821583 0.484189
wb_dma_ch_pri_enc/inst_u9 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_8_ch_csr -0.013461 2.213238 -0.645164 -3.780405 -3.098796 1.626062 1.908323 -0.690459 0.632910 0.280152 0.930881 -0.894527 2.131014 -0.241480 1.835643 0.384263 0.887012 0.182473 -3.574097 -1.629550
wb_dma_ch_rf/wire_this_ptr_set 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_pri_enc/inst_u5 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u4 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u7 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u6 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u0 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u3 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u2 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_de_start -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_sel/assign_130_req_p0/expr_1 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_rf/wire_ch_stop -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma/wire_mast0_dout 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_rf/input_de_adr0 0.924614 -1.613877 0.718721 -2.729664 -1.286347 -0.147398 0.877044 -0.515235 0.241179 -4.864916 3.644252 2.252398 1.271359 -1.539201 -1.827727 0.782583 1.782169 1.208164 0.306020 -3.694898
wb_dma_ch_rf/input_de_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_if/input_wbs_data_i 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_de/reg_tsz_dec -1.523873 1.386337 -0.757488 -1.205553 2.816030 1.911615 -1.057282 0.161324 0.610080 0.489914 0.628368 -5.548369 0.976681 -1.238045 0.269983 -0.225980 -1.047302 -3.936668 1.709942 -2.270766
wb_dma_ch_sel/input_ch0_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/input_ch0_am1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_sel/assign_162_req_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.969612 -1.374561 -2.285629 1.215583 4.899913 2.386652 0.040068 0.391599 1.007107 1.532109 0.310432 -2.125029 1.273428 0.228154 -0.175184 -0.634326 -1.078681 -1.571540 1.836173 -1.812776
wb_dma_rf/wire_ch5_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_rf/wire_ch_am1_we -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_2/if_1/if_1/block_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_inc30r/wire_out -0.505259 -0.230110 -1.710941 1.293819 -0.737341 2.785663 -1.610614 0.579281 1.476805 0.079119 3.645928 0.514503 2.788528 -0.051054 -4.625993 -0.007888 -3.548154 2.982451 -1.481340 0.847558
wb_dma_ch_pri_enc/reg_pri_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/input_wb0_we_i -2.183517 1.053519 3.051085 1.924959 -1.334441 -3.488039 0.892325 -1.398563 0.708727 1.401975 5.003453 -1.381799 3.713193 1.481353 3.630173 3.579967 -2.331678 -0.499646 1.780935 0.996040
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.356522 -1.496363 -1.176703 1.506099 -0.683191 1.257863 -1.378196 2.265354 1.084577 -2.661439 4.014827 1.695180 3.189661 -0.617977 -3.346789 1.083372 -2.649907 2.318760 -1.140649 -0.091502
wb_dma_ch_rf/wire_ch_txsz_dewe 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_de/always_22/if_1/stmt_2 -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.269057 1.778288 1.346116 -2.334144 -1.098257 -0.944264 1.211917 -0.492463 1.211160 2.313289 2.526865 -1.936883 0.824798 -1.868073 1.628054 -0.012149 -2.374479 -0.884784 4.673707 0.156479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_sel/assign_149_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma/wire_de_ack 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_wb_mast/always_1/if_1 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_wb_if/wire_wb_cyc_o -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_143_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_wb_mast/wire_mast_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma/wire_slv0_dout -0.456231 -0.283804 0.175487 0.486606 -3.902325 -2.566481 -1.385526 0.310151 0.199140 3.104042 2.203897 -1.605617 1.105535 -2.187513 4.921242 2.253988 4.303243 1.050565 4.346446 3.839539
wb_dma_ch_sel/reg_am1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_sel/input_next_ch -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_de/always_9 -1.523873 1.386337 -0.757488 -1.205553 2.816030 1.911615 -1.057282 0.161324 0.610080 0.489914 0.628368 -5.548369 0.976681 -1.238045 0.269983 -0.225980 -1.047302 -3.936668 1.709942 -2.270766
wb_dma_de/always_8 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_wb_mast/always_1/if_1/cond 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_rf/always_1/case_1/stmt_13 -2.097288 0.053280 1.156074 1.567949 0.486071 -1.473484 -1.425089 1.688891 -0.185268 -1.811585 -0.062808 1.527121 -1.133027 -1.333045 -2.992939 -0.031937 -2.389223 0.251860 2.009323 -0.413931
wb_dma_de/always_3 -3.415793 1.238624 -2.606162 3.174655 -0.350348 2.078823 -2.925416 -0.645383 0.788576 2.035656 0.873483 -1.789514 0.845624 -1.043888 -3.632945 -0.133247 -2.265224 -0.405087 0.362141 0.771266
wb_dma_de/always_2 -1.663472 -1.157812 -0.407673 -0.795125 -2.475731 -0.210090 -0.658668 2.276701 0.881542 -4.033371 3.430799 2.652793 2.094899 -1.833614 -1.883116 1.424839 -0.231530 3.148456 -0.731098 -1.654708
wb_dma_de/always_5 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_de/always_4 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/always_7 -0.025650 1.262478 -1.238696 -1.043018 3.301572 2.253123 -0.071394 -0.168661 0.934278 1.069044 0.392212 -4.564784 1.305220 -0.854369 0.473346 -0.404495 -0.781679 -2.476620 1.132933 -3.525504
wb_dma_de/always_6 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_sel/input_ch3_txsz 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_11/if_1 -2.378700 3.471388 0.012819 -1.165899 0.323252 0.719598 2.797019 -1.345958 0.834321 2.943379 0.603315 0.897549 1.197305 -0.962260 -0.738245 -1.661331 -4.684316 -1.546205 1.329006 -1.762606
wb_dma_ch_sel/assign_147_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/always_45/case_1/cond -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/assign_68_de_txsz -0.634634 1.813150 -1.846138 -0.152049 3.126216 1.434584 -2.147202 1.790621 0.260066 -0.059879 -0.152330 -4.263655 1.037417 -2.113882 0.880701 0.043662 1.934335 -4.010251 1.990224 -3.101553
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/always_20/if_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma/input_wb0s_data_i 0.867508 -5.882401 -0.586135 -0.952795 2.342477 -0.594601 2.581059 -0.153366 1.787053 1.133251 0.886711 -0.648294 0.298707 2.307529 4.563610 1.219234 -0.393790 3.127177 1.320171 0.317822
wb_dma_de/reg_dma_done_d 0.480580 0.144972 -0.893946 -0.157625 2.578074 -0.609994 2.492830 1.406055 -0.212293 1.079355 -1.750852 1.316110 1.258265 -0.056994 4.418108 0.422533 1.202637 -0.861448 0.135493 -2.465228
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_wb_slv/assign_1_rf_sel -1.122718 -1.152183 1.517318 -1.138278 -4.286374 -1.477888 3.347591 -5.209525 -0.616651 1.402418 -1.123264 -0.737805 -3.422638 -3.343509 -0.267187 -0.044591 -1.041587 0.079911 3.110267 -2.692064
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.613554 -2.194334 -1.504095 -1.779203 3.897767 2.000041 2.615264 -0.176855 2.577656 3.035610 1.393485 -3.315683 2.109460 2.766900 3.531216 -0.179835 -1.402291 1.736960 0.666828 -1.168558
wb_dma_de/always_4/if_1/if_1/cond -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_sel/assign_376_gnt_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/wire_wr_ack 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.969612 -1.374561 -2.285629 1.215583 4.899913 2.386652 0.040068 0.391599 1.007107 1.532109 0.310432 -2.125029 1.273428 0.228154 -0.175184 -0.634326 -1.078681 -1.571540 1.836173 -1.812776
wb_dma_ch_arb/always_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_arb/always_2 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma/wire_ch0_txsz 0.356019 0.957864 -2.082082 0.551770 3.677085 0.886938 -1.378821 1.961490 0.411737 1.195818 -0.419620 -2.846243 1.381126 -1.282937 2.446433 0.402353 2.369580 -2.086653 2.215374 -2.549475
wb_dma_de/always_19 -6.156568 -4.326801 -1.940944 -0.046098 -1.226789 1.553315 2.303669 -1.164692 0.506681 -2.063151 1.091206 -0.284798 1.441383 -0.417541 -1.424837 1.155589 -4.850979 0.293190 -2.334084 -0.885241
wb_dma_de/always_18 -0.223391 -2.634738 -3.013875 3.191166 -0.788514 1.385875 -1.597653 -3.041873 0.442690 1.943326 2.239448 -2.253239 1.019240 -1.429187 -1.253731 1.161584 3.165468 0.045181 3.380323 0.321928
wb_dma_de/always_15 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_de/always_14 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/always_11 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/always_13 -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_de/always_12 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.055077 1.429423 4.083652 -1.999306 -2.095729 -3.923682 2.475454 2.353807 -1.080721 -0.888052 1.372707 0.939451 0.686035 -2.745230 3.102424 1.752213 -0.851742 -0.388234 3.702919 -0.690439
wb_dma_ch_sel/assign_155_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_pri_enc/wire_pri13_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/reg_read_r 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.626125 0.602189 -2.079864 0.519337 3.880996 0.848328 2.770314 0.388846 0.624290 4.183370 -0.697129 1.567231 2.181493 0.501386 2.834224 -0.632491 -1.964187 -0.361056 1.557136 -1.172584
wb_dma/assign_9_slv0_pt_in 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/always_17/if_1/block_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_pri_enc/wire_pri2_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_11/stmt_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_rf/wire_ch_adr1_we -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel_checker/input_ch_sel 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_sel/input_ch1_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma/wire_slv0_pt_in 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_rf/always_2/if_1/if_1/cond 1.507262 0.778855 2.464557 -1.554114 0.283506 -3.298679 3.153827 0.620063 0.235142 -0.652967 -1.402454 1.340498 -1.297045 -0.456149 3.303118 0.095584 0.229749 2.371316 1.365865 -3.949102
wb_dma_pri_enc_sub/reg_pri_out_d 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/always_4/case_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/wire_pri29_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_de/wire_read_hold -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/wire_sw_pointer -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma/wire_slv0_din -2.716849 -0.035718 1.127685 -3.399561 -1.747651 0.399689 -0.090823 -1.123801 1.356084 -3.246689 2.575186 -0.778281 -0.910077 -0.433053 -2.760996 -0.775240 0.020511 -2.237389 2.491971 0.090051
wb_dma_ch_rf/input_dma_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_158_req_p1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_17_ch_am1_we -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_rf/assign_7_pointer_s 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_slv/always_5/stmt_1 -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_mast/assign_1 -3.622398 -0.406527 -1.396414 3.850332 0.662132 0.525963 -0.257468 -0.360063 1.406230 4.764712 1.862372 -1.808783 2.602846 2.098743 2.042732 1.134424 -4.116085 -1.425386 1.283219 4.911637
wb_dma_ch_sel/input_de_ack 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/reg_valid_sel -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.699313 3.504306 -1.330142 -0.199950 2.731567 1.301798 1.032571 0.683696 0.674913 2.995317 -1.116947 0.589847 0.956042 -0.026016 0.433547 -1.808719 -1.464634 -1.685918 -0.001870 -2.180710
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_wb_mast/always_4/stmt_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_375_gnt_p0 -0.845612 -0.346605 -3.930514 -0.471725 1.446204 3.006291 0.768957 -1.044569 0.883266 3.725730 -1.004325 0.118281 1.399206 0.361760 -0.454957 -0.330703 -1.851087 6.357615 -2.505403 -2.369708
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma/inst_u2 -0.753121 2.895266 -1.384732 -2.960949 -2.175121 0.322740 2.552750 -0.555861 0.511375 1.382301 -0.945641 1.113621 1.436680 -0.249633 3.474280 -0.123365 1.453409 -0.048431 -3.513169 -2.917360
wb_dma/inst_u1 0.289111 2.494633 -0.824644 -2.632327 -1.428195 0.928961 1.888853 0.326554 0.314522 -0.407817 -0.488906 -0.099654 1.943041 -0.574497 2.620417 0.277756 1.462405 -0.373344 -3.868006 -3.457773
wb_dma/inst_u0 -0.653481 3.796566 -0.820111 -1.969082 -2.130765 -0.059579 -1.057643 1.280018 -1.171739 0.220593 -0.514943 0.639360 1.233919 -0.956413 0.799349 0.478348 2.337341 3.025637 -2.332373 -0.680651
wb_dma/inst_u4 -3.178266 -0.863206 0.321117 -1.375041 2.422377 0.945463 3.441880 -3.646958 -2.105923 3.971470 -0.442290 -0.883827 2.919548 1.099903 2.215988 0.543907 -3.628614 -0.222969 -0.438688 1.974546
wb_dma_ch_rf/assign_2_ch_adr1 -0.674539 2.455464 -1.596956 3.212045 -1.022295 -0.676864 -3.107079 -0.466224 1.231307 4.180413 -0.119378 0.808109 -1.529520 -1.649825 -1.711511 -1.416267 0.865587 -0.004256 3.565667 1.640890
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_rf/wire_pointer_s 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_sel/always_40/case_1/stmt_1 2.116891 0.239415 -3.226074 2.043535 2.528084 1.560607 0.594005 0.803926 1.928938 3.158743 0.170983 2.666567 0.728517 -0.174524 -1.317756 -1.780724 -0.827886 1.827617 1.457246 -2.084425
wb_dma_ch_sel/always_40/case_1/stmt_2 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/always_40/case_1/stmt_3 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_sel/always_40/case_1/stmt_4 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_pri_enc_sub 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/reg_ch_am1_r -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_de/assign_72_dma_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/reg_ptr_adr_low 1.388502 -4.107008 -2.626804 2.521853 -0.437214 1.298293 -0.427547 -1.716611 1.029987 0.660304 3.036558 -0.663843 1.425091 -0.290479 -0.575860 0.936857 3.151655 -0.564761 3.066101 1.202463
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/reg_state -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_ch_rf/always_26/if_1 -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.026083 2.661685 -0.496616 -3.407276 2.760386 0.580720 0.310911 2.521041 3.266817 -1.361689 2.661819 1.628605 1.805846 3.800056 0.652008 -1.837781 -1.175177 -2.244144 -2.464164 -2.171131
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_sel/assign_113_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_inc30r/always_1 -1.504375 1.439119 -1.499407 1.897771 -1.068507 3.007006 -3.635952 3.538797 1.293548 0.172400 2.168931 -1.169313 1.948457 -1.903921 -4.405791 0.267469 -2.148046 0.388684 1.169778 3.295046
wb_dma_de/always_23/block_1/case_1/cond -0.802153 4.715766 -1.600794 -2.884432 -1.183069 0.393122 2.552471 0.170601 1.053530 1.959645 -1.382751 -0.145253 1.669657 0.324062 4.492188 -0.866534 1.442840 -3.484940 -3.766496 -3.244310
wb_dma_ch_sel/assign_128_req_p0/expr_1 -1.475611 3.851060 -0.036791 -2.091081 0.736476 2.001715 1.156739 -2.366518 0.461070 4.294756 0.922750 -4.342163 2.076113 -1.096755 0.261118 -0.309695 -3.031136 0.032257 1.586877 -1.796717
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.694537 0.060314 -1.911608 0.017574 3.390051 2.814082 -0.795280 0.281421 0.999655 -0.997382 0.640358 -3.860223 1.066029 -0.667923 -1.562395 -0.626897 -1.167693 -3.704676 0.132193 -3.535871
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.683489 1.230947 -2.489724 -0.330943 -0.423108 1.482777 1.209618 -2.989684 -0.163313 5.374816 -0.463641 0.604417 0.843668 -1.274800 -0.178823 -0.343260 -0.213028 4.766143 1.273095 -1.018278
wb_dma_ch_sel/assign_148_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma/wire_ndr -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma_rf/input_dma_done_all 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/assign_66_dma_done -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma/wire_ch4_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/input_ch3_csr -0.508273 1.319215 -0.194226 -1.703212 2.140937 0.532339 0.403629 2.417589 -0.766905 0.582813 1.172589 -2.698948 5.029542 0.170436 5.205329 3.354472 1.573394 1.499895 -0.970266 -1.044831
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/wire_adr1_cnt_next -2.470523 1.489919 -2.039363 1.991592 0.857316 2.765233 -2.251717 1.178423 1.693723 1.341012 1.768703 -1.742184 1.835461 0.175112 -3.582709 -0.553324 -4.203551 -0.318447 -0.401687 1.123316
wb_dma/wire_de_adr0 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/reg_adr0_cnt -1.663472 -1.157812 -0.407673 -0.795125 -2.475731 -0.210090 -0.658668 2.276701 0.881542 -4.033371 3.430799 2.652793 2.094899 -1.833614 -1.883116 1.424839 -0.231530 3.148456 -0.731098 -1.654708
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma/wire_am1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_sel/assign_137_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_140_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/always_22/if_1/if_1 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_de/assign_69_de_adr0 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/wire_mast0_go -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_slv/input_slv_din 0.689337 -1.615753 0.835401 -0.712206 -3.496052 0.856164 0.205266 -0.876132 1.646924 0.014735 3.995155 0.116823 -0.640225 -0.796285 -4.259553 -1.433294 -2.294054 -1.702468 3.335204 3.852953
wb_dma_de/always_3/if_1/if_1 -3.415793 1.238624 -2.606162 3.174655 -0.350348 2.078823 -2.925416 -0.645383 0.788576 2.035656 0.873483 -1.789514 0.845624 -1.043888 -3.632945 -0.133247 -2.265224 -0.405087 0.362141 0.771266
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/always_47/case_1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_sel/assign_152_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_de/reg_de_adr0_we -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_sel/assign_114_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/assign_4_ch_am1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_de/wire_dma_done_all 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_wb_slv/input_wb_data_i -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_de/input_nd -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/assign_126_ch_sel 1.049966 3.923701 -0.516091 -4.417066 -1.901979 0.527509 2.839243 1.528980 -0.486750 0.878057 -2.144851 2.799520 0.560764 -1.989346 1.678458 -0.969939 0.188426 2.225487 -3.362571 -3.866111
wb_dma/wire_mast1_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/wire_ptr_valid 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma/wire_ch_sel 5.787790 -5.392878 -0.803543 -3.929817 -0.505630 0.454823 4.042165 3.318961 0.072856 -1.287837 -1.391842 -0.584457 -1.287239 -2.464557 2.568577 -0.482136 1.958466 -0.884062 1.125088 -2.341109
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.518405 -0.264038 -3.024367 1.337325 1.614732 1.546969 0.674600 0.350536 0.773420 2.736888 0.391484 4.308371 1.134314 -0.510616 -2.014318 -1.239902 -0.602387 4.047826 1.029569 -1.190539
wb_dma_de/always_12/stmt_1/expr_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma/wire_dma_req 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_sel/assign_136_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/assign_5_sw_pointer -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_rf/always_25/if_1/if_1/cond -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_ch_sel/assign_97_valid/expr_1 -2.459321 3.547086 -1.179687 -1.175123 -3.436977 -0.313563 -0.897722 0.162549 0.166897 0.415888 3.041929 -2.154774 4.187818 -3.069998 2.420540 3.321502 3.959779 1.871754 0.878571 -3.095295
wb_dma_de/always_9/stmt_1 -1.523873 1.386337 -0.757488 -1.205553 2.816030 1.911615 -1.057282 0.161324 0.610080 0.489914 0.628368 -5.548369 0.976681 -1.238045 0.269983 -0.225980 -1.047302 -3.936668 1.709942 -2.270766
wb_dma_de/input_pause_req 1.040735 0.197874 1.615764 -1.396558 -2.130423 -2.306904 4.467700 0.286898 0.952974 -1.976249 -1.150854 2.872512 -1.217504 -1.110135 2.467427 -0.982996 -0.108476 -2.084454 -0.698887 -3.798981
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_de/wire_dma_busy 4.969740 0.772534 0.685983 -2.062784 -1.176050 -0.431376 1.506895 1.701043 0.579591 -2.249758 -0.706168 1.780241 -2.547522 -3.174338 -1.785113 -2.360086 1.901761 -2.504196 1.919006 -4.370645
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_pri_enc/always_2/if_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/always_6/if_1/stmt_1 1.270322 3.110830 -2.516663 -0.197017 2.657528 2.117180 -2.967717 2.001968 1.026958 1.019568 -0.945979 -3.703192 -0.520283 -2.157758 -0.596743 -1.847825 2.233389 -4.141584 1.587266 -2.804951
wb_dma_ch_rf/input_de_txsz_we 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_if/input_wb_addr_i -3.657124 0.176274 3.612175 -1.986767 -4.526685 -3.899117 1.460175 1.961550 0.107762 0.951462 -0.336824 2.204554 -1.812462 0.485680 5.124821 1.542676 -2.745536 -0.329897 2.086230 5.932350
wb_dma_ch_sel/always_7/stmt_1 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.744029 -1.821428 -3.851214 0.739665 -2.912794 1.891282 2.262337 -1.019516 0.051489 0.358240 -0.355627 5.254981 1.925477 -0.263059 0.272529 0.151338 1.241347 0.322915 -4.000288 0.138537
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.615857 -0.960996 -0.217440 -1.070236 3.800472 0.809170 3.438352 0.465809 1.868231 3.001661 0.722476 -0.856474 2.222000 3.447026 4.113408 -0.273472 -2.786397 0.269732 0.103418 0.357311
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_rf/always_4/if_1/block_1 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_de/reg_dma_abort_r -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/input_ch2_txsz 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/input_ch5_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_sel/assign_150_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_sel/assign_155_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/always_43/case_1/stmt_4 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/always_43/case_1/stmt_3 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.225268 -2.232699 0.082747 2.210561 3.041002 -0.965514 0.501386 2.674192 0.386450 0.815905 0.445613 1.521215 0.796924 1.378226 2.111904 0.171769 -1.775128 -2.382679 2.583758 3.217293
wb_dma_ch_sel/always_43/case_1/stmt_1 0.356019 0.957864 -2.082082 0.551770 3.677085 0.886938 -1.378821 1.961490 0.411737 1.195818 -0.419620 -2.846243 1.381126 -1.282937 2.446433 0.402353 2.369580 -2.086653 2.215374 -2.549475
wb_dma_de/always_19/stmt_1/expr_1 -6.156568 -4.326801 -1.940944 -0.046098 -1.226789 1.553315 2.303669 -1.164692 0.506681 -2.063151 1.091206 -0.284798 1.441383 -0.417541 -1.424837 1.155589 -4.850979 0.293190 -2.334084 -0.885241
wb_dma_ch_rf/wire_ch_err_we -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.618473 0.090227 1.710627 -0.780480 -2.929391 -1.007716 1.533737 0.378073 1.199710 -1.935544 1.053306 1.718768 -2.258248 -1.891387 -3.097618 -1.955863 -1.422354 -1.263362 1.628176 -1.547049
wb_dma_rf/wire_ch1_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.033365 4.652671 1.483764 2.081452 -2.435401 -2.617455 1.334668 -1.738084 4.546006 2.056504 4.151674 -0.009110 2.055053 3.163693 3.021424 0.814889 2.086290 0.922787 -0.213391 -3.454704
assert_wb_dma_wb_if/input_pt_sel_i 0.174667 -2.033494 0.751704 0.884968 2.271348 0.742632 0.098136 0.024624 0.617316 -0.513941 1.786404 0.204957 0.809723 0.550323 -3.079366 -1.015770 -3.587324 -1.328956 0.937422 1.335666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -2.553459 -0.781080 0.358052 -4.227072 -1.052442 1.895106 3.438920 -1.709338 0.784176 0.664469 2.430231 -1.643022 2.189104 -0.886406 -0.038693 0.258345 -4.528529 2.287464 0.129635 -0.847644
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_rf/input_paused -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma/wire_mast0_adr -0.223391 -2.634738 -3.013875 3.191166 -0.788514 1.385875 -1.597653 -3.041873 0.442690 1.943326 2.239448 -2.253239 1.019240 -1.429187 -1.253731 1.161584 3.165468 0.045181 3.380323 0.321928
wb_dma_ch_pri_enc/inst_u8 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_148_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.957778 1.587805 1.497330 -1.169549 -0.258906 -0.669860 -0.511503 0.500949 0.563864 -0.454215 1.436088 -2.869966 0.035154 -2.001987 0.253670 0.172919 -0.858309 -2.292016 2.944667 -1.307104
wb_dma_ch_arb/always_2/block_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_ch_sel/always_40/case_1/cond 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_rf/assign_22_ch_err_we -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_rf/wire_pointer 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/wire_pri19_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_5_pri1 0.338185 1.475374 0.059292 0.940765 2.536135 0.302485 1.968162 0.653075 0.919175 0.769611 -0.225703 1.828370 0.110148 -0.384143 -1.220948 -2.024150 -3.405095 -3.217788 1.582670 -2.088689
wb_dma_rf/inst_u26 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u27 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/always_23/block_1/case_1/block_10 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_de/always_23/block_1/case_1/block_11 -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_rf/inst_u22 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u23 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u20 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/assign_86_de_ack 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_rf/inst_u28 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/inst_u29 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/always_1/stmt_1 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.532286 -0.088345 -0.792427 0.553826 3.572300 1.132814 -1.557660 1.593649 1.103764 -0.019476 0.554221 -3.851132 0.192815 -0.428645 0.071306 -0.616648 -0.352698 -4.327209 2.341529 -1.253767
wb_dma_ch_sel/assign_142_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_rf/inst_check_wb_dma_rf -2.454828 0.327972 1.192366 2.092999 0.620860 -2.393912 -2.499362 1.892354 -0.412990 -0.487639 0.204874 0.846855 -0.900957 -1.526591 -1.303439 0.603555 -0.923385 0.548533 3.783258 1.151656
wb_dma_rf/reg_wb_rf_dout -3.688063 1.362853 1.805882 -2.058838 -0.748660 -1.209206 -2.387064 0.278355 2.114085 -3.251220 2.106334 -0.195597 -1.929337 0.551701 -2.820333 -0.755502 -0.881992 -1.887491 2.530669 0.332191
wb_dma/input_dma_req_i 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_de/input_am1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_de/input_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/reg_next_start -3.343557 1.749334 -0.980550 0.237972 0.386666 -0.376298 0.576694 2.481402 -0.062242 -1.530877 -0.041159 1.821890 2.450293 -1.411006 2.650544 0.637123 0.446883 -4.365147 -0.929601 -1.573077
wb_dma_ch_sel/input_ch4_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/assign_107_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma/wire_next_ch -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_rf/wire_ch2_txsz 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_ch_rf/wire_ch_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_rf/wire_ch_am1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma/wire_ch6_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/input_csr 0.326835 -0.707281 0.616512 -3.237928 -0.265126 -0.149333 3.212626 1.868696 3.532070 1.663031 3.699754 -0.561778 3.433998 3.418194 5.062540 0.773360 -3.028915 1.197563 -0.936801 1.941708
wb_dma_de/reg_read 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma/input_wb1_cyc_i 0.174667 -2.033494 0.751704 0.884968 2.271348 0.742632 0.098136 0.024624 0.617316 -0.513941 1.786404 0.204957 0.809723 0.550323 -3.079366 -1.015770 -3.587324 -1.328956 0.937422 1.335666
wb_dma_ch_rf/wire_ch_adr0_we 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_sel/assign_140_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_rf/wire_ch3_txsz 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_rf/input_wb_rf_din -0.456231 -0.283804 0.175487 0.486606 -3.902325 -2.566481 -1.385526 0.310151 0.199140 3.104042 2.203897 -1.605617 1.105535 -2.187513 4.921242 2.253988 4.303243 1.050565 4.346446 3.839539
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_pri_enc_sub/reg_pri_out_d1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_rf/always_19/if_1/block_1 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_rf/always_2 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_rf/always_1 -0.722324 -1.750959 0.791236 -0.495471 -0.817950 -1.407548 -0.300396 1.424566 -0.238578 -3.913290 1.709401 -1.201768 0.656902 -3.796326 0.742545 2.270480 2.059471 0.068243 2.547983 -4.056560
wb_dma_de/input_mast0_drdy 2.960495 -0.565986 0.459408 -0.260266 1.449340 0.856955 3.250239 -2.708133 -2.831600 -0.170756 2.446547 2.024005 4.137650 0.009382 0.902406 1.552842 3.595527 -3.369581 1.341345 -0.552307
wb_dma_ch_rf/always_6 -1.141884 -1.922705 -3.292550 0.164697 -2.914921 1.609534 2.762444 -0.892799 1.474496 1.123524 0.707868 3.899788 2.203678 1.284485 1.697044 0.011797 0.114919 0.042373 -4.143584 0.992442
wb_dma_ch_rf/always_5 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_rf/always_4 1.932430 -2.319855 -0.194453 2.264083 1.693954 -0.205198 -0.972270 0.508126 0.131693 -0.583869 1.238403 0.829857 -1.026660 -0.078237 -2.807447 -0.851624 -0.532727 1.184277 3.398992 0.974104
wb_dma_ch_rf/always_9 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_8 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
assert_wb_dma_rf/input_wb_rf_dout -2.454828 0.327972 1.192366 2.092999 0.620860 -2.393912 -2.499362 1.892354 -0.412990 -0.487639 0.204874 0.846855 -0.900957 -1.526591 -1.303439 0.603555 -0.923385 0.548533 3.783258 1.151656
wb_dma/wire_wb1_addr_o -1.329930 -0.839285 -0.174977 -0.844816 -0.507247 2.130160 0.383423 -1.416300 1.218047 1.350939 2.861762 -2.061796 1.345691 0.010890 -2.483823 -0.248292 -4.165333 1.336395 1.119812 1.568441
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_wb_slv/always_5/stmt_1/expr_1 -3.689284 0.086143 0.517669 -0.986040 -3.079522 -1.710368 0.486167 -1.753872 -0.034945 1.704905 1.895206 -1.343848 0.372566 -3.249188 1.659413 1.546305 0.084083 0.981005 4.564372 -0.100213
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.958929 1.477991 1.684543 0.260175 -2.879621 -2.641140 1.932717 -1.695322 -1.187370 2.529366 0.854679 1.647723 0.702836 -2.190403 1.439274 1.210332 -2.611153 -0.407140 3.499090 1.706336
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_slv/reg_slv_dout -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_ch_pri_enc/always_2 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/always_4 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/inst_u3 -1.232825 -0.217160 -1.343539 -0.464285 -1.617816 -0.607720 1.265673 -1.228406 -0.466704 2.873339 -1.581105 3.738118 -0.683626 1.592978 1.282296 -0.561732 0.336882 2.428594 -1.514510 2.632791
wb_dma_wb_slv/always_1/stmt_1 -3.212176 0.730396 3.137496 -2.282688 -4.136706 -4.403366 0.767267 3.599365 0.303474 1.234294 1.071439 2.134341 0.191584 -0.482796 4.734590 0.954527 -1.914931 0.711824 2.002918 6.314820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_rf/wire_ch0_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_rf/wire_ch0_am1 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma_wb_mast/wire_mast_drdy 2.049154 -0.208167 -1.547371 -0.139080 0.809205 1.887975 4.149533 -4.090773 -1.372190 2.367210 3.101115 2.736659 4.969748 1.303067 1.791077 0.801465 3.780283 -2.504228 1.556673 0.902211
wb_dma_wb_if/wire_mast_pt_out 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_sel/assign_95_valid/expr_1 -1.853608 5.213321 -0.892902 -1.767036 -1.167524 0.063607 -0.193253 1.365018 -1.847890 0.938119 1.671477 -0.395455 5.322957 -2.635305 2.986724 3.097306 3.998615 0.504426 0.193609 -2.371394
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.683489 1.230947 -2.489724 -0.330943 -0.423108 1.482777 1.209618 -2.989684 -0.163313 5.374816 -0.463641 0.604417 0.843668 -1.274800 -0.178823 -0.343260 -0.213028 4.766143 1.273095 -1.018278
wb_dma/constraint_slv0_din -0.768299 -2.137333 1.700655 1.122350 -1.404822 -3.173791 0.636918 0.866034 0.686371 -3.193774 1.460664 0.600808 -1.025259 -1.954016 1.356195 0.533124 0.979528 -2.448515 3.761380 -0.848959
wb_dma_de/always_4/if_1/if_1 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_rf/always_2 -1.285012 -0.700091 2.457341 -0.538000 -1.018520 -3.951117 3.886490 -0.582770 1.394843 -2.115906 0.019803 1.442999 -0.289134 0.130987 5.023807 0.569963 -0.056137 0.223749 0.568302 -3.392905
wb_dma_rf/inst_u24 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/always_1 -3.688063 1.362853 1.805882 -2.058838 -0.748660 -1.209206 -2.387064 0.278355 2.114085 -3.251220 2.106334 -0.195597 -1.929337 0.551701 -2.820333 -0.755502 -0.881992 -1.887491 2.530669 0.332191
wb_dma_ch_sel/always_38 -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_sel/always_39 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/always_37 2.262452 2.827896 -0.848824 -4.344203 -1.353242 1.122688 3.033899 3.508149 -0.025124 -0.205378 -1.474358 4.420903 1.224562 -1.320843 1.144034 -1.477536 -0.219955 1.892605 -3.846753 -2.406753
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.017274 4.996532 -0.553417 -3.508108 0.849932 2.074459 -0.226352 2.931803 2.636662 1.575367 3.163089 0.308184 3.534896 2.217216 0.233553 -1.591001 -3.275153 -1.275559 -2.471205 0.821088
wb_dma_ch_sel/assign_10_pri3 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf/inst_u21 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_rf/wire_ch3_adr0 0.336787 -3.009907 -0.449395 -0.248142 -1.011542 0.937978 1.551719 -0.821443 1.096063 -1.980345 2.263521 2.937334 0.080890 -0.321518 -3.780102 -0.748735 -2.636708 2.532123 -0.093171 -1.137228
wb_dma_ch_rf/input_dma_busy 3.504827 1.766688 1.989020 -1.711648 -1.870174 -0.566361 0.768730 1.005146 0.696155 -2.308520 0.397848 -0.431529 -2.227061 -2.766951 -2.844271 -1.908324 -0.386176 -2.442519 1.618533 -3.497224
wb_dma_ch_sel/assign_134_req_p0 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma/wire_wb0m_data_o 0.689337 -1.615753 0.835401 -0.712206 -3.496052 0.856164 0.205266 -0.876132 1.646924 0.014735 3.995155 0.116823 -0.640225 -0.796285 -4.259553 -1.433294 -2.294054 -1.702468 3.335204 3.852953
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_ch_rf/always_6/if_1 -1.141884 -1.922705 -3.292550 0.164697 -2.914921 1.609534 2.762444 -0.892799 1.474496 1.123524 0.707868 3.899788 2.203678 1.284485 1.697044 0.011797 0.114919 0.042373 -4.143584 0.992442
wb_dma -0.071911 1.352062 -0.052340 -1.221992 -0.606290 0.363167 -0.428938 -0.294811 -0.835837 0.046951 -1.292893 -1.057620 0.192858 0.845460 1.283739 0.475377 1.540658 0.345042 -2.907878 0.138576
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.699313 3.504306 -1.330142 -0.199950 2.731567 1.301798 1.032571 0.683696 0.674913 2.995317 -1.116947 0.589847 0.956042 -0.026016 0.433547 -1.808719 -1.464634 -1.685918 -0.001870 -2.180710
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
assert_wb_dma_rf/input_wb_rf_adr -2.454828 0.327972 1.192366 2.092999 0.620860 -2.393912 -2.499362 1.892354 -0.412990 -0.487639 0.204874 0.846855 -0.900957 -1.526591 -1.303439 0.603555 -0.923385 0.548533 3.783258 1.151656
wb_dma_ch_rf/always_6/if_1/if_1 -1.141884 -1.922705 -3.292550 0.164697 -2.914921 1.609534 2.762444 -0.892799 1.474496 1.123524 0.707868 3.899788 2.203678 1.284485 1.697044 0.011797 0.114919 0.042373 -4.143584 0.992442
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_arb/wire_gnt -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.713523 -2.654985 0.236793 1.494858 -0.725608 -0.815762 0.118701 -0.009108 1.036447 -1.922065 2.075397 -0.444466 0.425658 -0.862075 0.854274 0.735780 0.025068 -3.528259 2.229790 0.683813
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_rf/always_1/case_1/cond -3.688063 1.362853 1.805882 -2.058838 -0.748660 -1.209206 -2.387064 0.278355 2.114085 -3.251220 2.106334 -0.195597 -1.929337 0.551701 -2.820333 -0.755502 -0.881992 -1.887491 2.530669 0.332191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_wb_slv/assign_4/expr_1 0.975919 -2.982554 -0.011905 0.420057 -3.716544 1.471373 0.860633 -3.054362 1.935873 0.907898 2.645799 -0.533066 -2.379718 0.080213 -2.909247 -0.399003 -1.562761 -1.040644 3.760082 2.595668
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.905575 -1.980955 -2.452892 1.597830 4.386698 1.165236 0.394508 1.001449 0.672323 2.285283 0.163281 -0.118826 1.564610 0.148264 1.699251 0.091098 0.262664 -0.059589 2.585827 -0.773756
wb_dma_de/always_3/if_1/stmt_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_sel/assign_104_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/always_9/stmt_1 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_wb_if/input_mast_adr -2.562659 -0.458687 -0.768887 0.609767 -1.424616 1.305117 -0.976438 -2.732401 0.463280 2.109864 2.146014 -2.610457 0.587621 -1.302312 -2.529638 0.388937 -2.212189 1.568008 2.182265 1.002984
assert_wb_dma_ch_arb/input_req -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_wb_if/input_wbm_data_i -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_de/wire_tsz_cnt_is_0_d 0.699313 3.504306 -1.330142 -0.199950 2.731567 1.301798 1.032571 0.683696 0.674913 2.995317 -1.116947 0.589847 0.956042 -0.026016 0.433547 -1.808719 -1.464634 -1.685918 -0.001870 -2.180710
wb_dma/wire_dma_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel_checker/input_ch_sel_r 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_sel/assign_119_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_inc30r/input_in -0.993220 -1.894575 -3.041812 3.047210 -1.284417 1.321471 -1.738905 1.537114 1.009567 -0.463838 2.053686 4.847176 1.629477 -1.130582 -4.127235 0.294311 -0.588294 4.427988 -0.378394 0.637272
wb_dma_ch_pri_enc/inst_u15 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u14 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u17 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/wire_dma_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_pri_enc/inst_u11 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u10 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u13 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u12 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u19 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u18 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/assign_110_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_rf/inst_u30 -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -1.144161 -2.355224 -1.819517 2.051963 0.047487 -1.781120 -0.267896 2.288967 -0.622242 -0.599735 0.270946 3.255036 1.187217 -2.596002 2.471013 1.974155 3.609914 1.405313 3.112963 -0.660297
wb_dma/wire_pointer3 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_pri_enc/wire_pri6_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_rf/assign_6_csr_we 1.507262 0.778855 2.464557 -1.554114 0.283506 -3.298679 3.153827 0.620063 0.235142 -0.652967 -1.402454 1.340498 -1.297045 -0.456149 3.303118 0.095584 0.229749 2.371316 1.365865 -3.949102
wb_dma_de/assign_82_rd_ack 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_sel/assign_96_valid -0.302608 4.042695 0.566616 2.772328 -4.214982 -2.745617 2.530111 0.044983 1.104564 0.820814 1.437259 -0.980089 3.525011 -0.280249 3.009229 3.746782 2.014509 2.531221 -0.621390 -4.304546
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/reg_next_ch -1.317927 0.739528 -1.195446 0.038633 2.496635 -0.206572 1.244646 2.939401 -0.401801 -0.922612 -1.058205 1.661821 2.551627 -0.440085 2.997607 1.205158 0.342720 -0.089753 -1.503298 -3.208869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.425731 0.066221 -0.528478 -0.501888 3.072136 0.413596 -0.245735 0.475181 0.739714 2.593011 0.059708 -4.252970 0.267415 -0.950607 2.677658 -0.018471 0.180043 -2.328195 3.953130 -0.993858
assert_wb_dma_ch_arb -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma/wire_csr 2.193129 0.971080 2.626781 -3.937867 1.284032 0.799447 3.122715 1.488258 1.551889 0.304516 2.434101 -4.005075 3.592185 1.675400 4.499171 1.232180 -2.986983 1.055589 -1.318023 -0.740332
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_wb_if/input_mast_din 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_rf/reg_sw_pointer_r -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma_ch_sel/assign_142_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf -0.653481 3.796566 -0.820111 -1.969082 -2.130765 -0.059579 -1.057643 1.280018 -1.171739 0.220593 -0.514943 0.639360 1.233919 -0.956413 0.799349 0.478348 2.337341 3.025637 -2.332373 -0.680651
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.348994 1.045937 1.225891 -0.993497 0.104957 0.748222 -1.108711 1.981187 1.855798 -3.533049 2.796551 -0.315280 0.323573 -0.368869 -3.982849 -0.735432 -2.523499 -1.241559 0.442085 -1.665956
wb_dma_de/reg_chunk_cnt -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.017274 4.996532 -0.553417 -3.508108 0.849932 2.074459 -0.226352 2.931803 2.636662 1.575367 3.163089 0.308184 3.534896 2.217216 0.233553 -1.591001 -3.275153 -1.275559 -2.471205 0.821088
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.396023 6.355215 -0.765287 -2.584397 0.140736 2.024121 -0.775564 1.503239 2.865278 3.333761 2.221010 -1.319506 2.632758 2.085257 0.064368 -1.713490 -3.465447 -0.574767 -2.526231 0.171238
wb_dma/input_wb0m_data_i -1.754648 -2.153562 0.171830 -0.567636 -4.345577 -2.969537 0.542437 -0.587954 0.197152 2.831678 2.330915 -0.668342 1.100638 -1.333458 5.575698 2.285071 3.473934 2.265478 4.248325 4.670899
wb_dma_de/always_15/stmt_1 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma/wire_ch7_csr -0.162536 1.617913 -1.911733 -1.414924 1.128857 1.926811 0.630727 0.396529 0.007258 1.691092 -0.011091 -0.682199 3.246449 0.641439 2.293201 1.022070 0.705421 2.403702 -2.974557 -1.618935
wb_dma/input_wb0_ack_i 1.395195 -3.795138 -2.806732 1.695153 3.354916 0.194177 2.256925 0.093618 1.005581 1.957741 0.367648 1.474965 2.439897 3.017669 4.820665 1.246097 2.807316 0.021220 0.092204 0.362276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.515758 1.130069 -0.678433 -1.300982 -2.459362 0.556956 0.608480 -3.099524 0.017607 2.965353 1.375671 -1.772288 0.870561 -2.182961 -0.355715 0.605573 -1.376222 2.181481 2.060358 -0.421485
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.269057 1.778288 1.346116 -2.334144 -1.098257 -0.944264 1.211917 -0.492463 1.211160 2.313289 2.526865 -1.936883 0.824798 -1.868073 1.628054 -0.012149 -2.374479 -0.884784 4.673707 0.156479
wb_dma_ch_sel/assign_125_de_start -4.110068 2.686090 -1.291797 0.332980 -0.248025 -0.624632 0.473597 0.931646 -0.559801 0.136367 -1.080391 0.722301 1.887331 -2.064410 3.232870 0.911536 1.171627 -3.549643 -0.596552 -2.354913
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma_ch_sel/input_dma_busy 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_inc30r -0.505259 -0.230110 -1.710941 1.293819 -0.737341 2.785663 -1.610614 0.579281 1.476805 0.079119 3.645928 0.514503 2.788528 -0.051054 -4.625993 -0.007888 -3.548154 2.982451 -1.481340 0.847558
wb_dma_ch_sel/always_45/case_1 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/assign_117_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -1.961000 -3.681324 -2.552353 1.613692 2.441396 -0.522095 -0.392412 2.158182 -0.793444 0.646557 0.078671 1.088370 1.962878 -1.546306 3.680021 2.261267 2.565576 0.780898 3.051837 0.557057
wb_dma/wire_ch3_adr0 0.336787 -3.009907 -0.449395 -0.248142 -1.011542 0.937978 1.551719 -0.821443 1.096063 -1.980345 2.263521 2.937334 0.080890 -0.321518 -3.780102 -0.748735 -2.636708 2.532123 -0.093171 -1.137228
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_de/always_6/if_1/if_1/cond -1.523873 1.386337 -0.757488 -1.205553 2.816030 1.911615 -1.057282 0.161324 0.610080 0.489914 0.628368 -5.548369 0.976681 -1.238045 0.269983 -0.225980 -1.047302 -3.936668 1.709942 -2.270766
wb_dma/wire_mast1_pt_out 0.120405 -2.012686 0.637672 1.977736 0.483762 -0.573289 0.682290 -1.388833 0.342552 0.592696 -0.061819 -0.208922 -2.101434 -0.491377 -0.829823 -0.596635 -1.365864 -2.624574 4.028707 0.725912
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_sel/always_48 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_sel/always_43 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_ch_sel/always_42 2.193129 0.971080 2.626781 -3.937867 1.284032 0.799447 3.122715 1.488258 1.551889 0.304516 2.434101 -4.005075 3.592185 1.675400 4.499171 1.232180 -2.986983 1.055589 -1.318023 -0.740332
wb_dma_ch_sel/always_40 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_sel/always_47 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_sel/always_46 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/always_45 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_ch_sel/always_44 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma_ch_sel/assign_152_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/input_ndnr 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_de/always_4/if_1/stmt_1 0.449979 2.245016 -1.276842 -0.822715 1.870062 0.508374 1.233812 0.998906 1.446728 1.642693 0.697263 -0.720297 1.599245 -2.292803 1.564201 -0.444440 0.001603 -0.660817 2.595941 -4.859328
wb_dma_wb_if/wire_wb_addr_o -2.562659 -0.458687 -0.768887 0.609767 -1.424616 1.305117 -0.976438 -2.732401 0.463280 2.109864 2.146014 -2.610457 0.587621 -1.302312 -2.529638 0.388937 -2.212189 1.568008 2.182265 1.002984
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_sel/assign_111_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_wb_slv/assign_2_pt_sel 0.586309 -1.774082 0.578032 -2.747039 1.079751 2.813143 3.155690 -0.658208 -0.557965 3.526538 0.286148 -2.379617 0.841624 1.642727 -0.122011 -1.239090 -5.076347 -4.275898 1.025893 5.349897
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -3.517798 1.038327 -2.779665 0.613712 1.502566 0.479098 -1.629232 1.579613 -0.615423 0.151013 -0.912855 -1.179415 1.856646 -2.734351 1.505071 1.700200 1.701747 0.970193 0.255776 -3.785833
wb_dma_ch_sel/assign_144_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_de/input_pointer 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.365865 -4.676550 -2.424337 0.136614 2.897711 0.847913 1.556268 -0.114064 -0.399770 2.094952 1.009779 0.412241 2.605231 -0.207052 3.374942 1.908823 0.465897 2.045535 2.512194 0.764194
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.576462 -3.819270 -1.116783 2.475258 -0.043887 -2.416743 0.842190 2.666365 0.467983 -2.236823 -0.167214 2.602368 0.168866 -1.682071 2.839730 1.965788 3.216525 1.921517 1.966841 -2.415529
wb_dma_ch_rf/input_wb_rf_adr 2.917892 0.418144 0.704637 3.653886 -3.388359 -2.157330 -0.716956 3.422111 -1.240523 3.660149 0.947893 -1.890579 1.910624 -4.877388 2.721571 0.928607 -3.132683 0.840161 -1.015198 2.248466
wb_dma_ch_sel/input_pointer0 2.116891 0.239415 -3.226074 2.043535 2.528084 1.560607 0.594005 0.803926 1.928938 3.158743 0.170983 2.666567 0.728517 -0.174524 -1.317756 -1.780724 -0.827886 1.827617 1.457246 -2.084425
wb_dma_ch_sel/input_pointer1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma_ch_sel/input_pointer2 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_sel/input_pointer3 2.938931 -3.604526 -0.914323 1.518579 1.840598 -0.488517 2.310431 1.218801 1.603221 -1.051767 0.263463 2.338931 -0.015100 0.241117 0.939988 -0.100682 0.304077 1.615953 1.153502 -2.847433
wb_dma_de/reg_chunk_0 -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/assign_151_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/assign_138_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_sel/reg_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma/assign_2_dma_req 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.978111 1.077851 -1.232845 1.318624 1.140034 0.299394 1.407383 0.754704 -0.006719 2.199277 -0.474827 6.068254 0.449413 -0.084343 -2.011213 -1.820576 -1.883146 1.961488 0.591642 0.143931
wb_dma_ch_rf/wire_ch_csr -0.013461 2.213238 -0.645164 -3.780405 -3.098796 1.626062 1.908323 -0.690459 0.632910 0.280152 0.930881 -0.894527 2.131014 -0.241480 1.835643 0.384263 0.887012 0.182473 -3.574097 -1.629550
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.444536 -3.181029 -0.874230 2.270986 -1.424941 0.066043 -1.888165 2.031893 1.294536 -0.821371 3.223349 -0.244587 1.513517 -0.837193 -1.464546 1.873435 -1.626753 3.406660 2.247661 2.813746
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_sel/assign_118_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_ch_rf/input_de_adr1_we -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_wb_mast/input_mast_din 0.178816 -1.778054 -1.234045 0.275429 2.598550 1.106108 -0.887633 1.224478 2.093672 1.993498 2.277492 -3.031731 1.299366 1.723581 1.592333 -0.036336 -1.200557 -1.668181 2.396177 2.434285
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.701778 -0.262626 -3.292999 -2.372090 -1.656625 -0.261470 -1.478989 1.972140 -0.071463 3.629466 -1.262712 1.630140 -1.088383 -0.159228 0.789932 -0.709784 2.913444 7.016286 0.605349 2.232605
wb_dma_de/always_2/if_1/stmt_1 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma_de/assign_65_done/expr_1 0.043196 2.008599 -0.661644 -0.107030 3.216275 0.230622 1.988952 1.175653 0.602174 2.058705 -0.903881 0.276224 1.309058 -0.242509 2.481678 -0.808952 -1.283266 -2.623892 1.115885 -2.516056
wb_dma_ch_sel/reg_de_start_r -3.474161 3.270467 -1.501921 -0.208066 0.842862 -0.444457 0.061735 1.720787 -1.039292 0.723850 -1.046897 0.739709 2.521849 -2.283783 2.663363 1.403404 1.094300 -0.274797 -0.225969 -3.341130
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/input_dma_rest 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 4.323287 -1.227785 -2.045642 2.396353 1.872062 0.647611 1.708722 0.867471 3.240616 0.804748 -0.197807 1.766439 -0.819224 0.847954 -0.840492 -1.949718 -0.574881 1.125015 0.161821 -3.926224
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_de/wire_de_csr 2.550977 -3.557844 -2.114164 1.275005 3.671354 1.126664 1.362664 1.413898 1.155975 0.267982 0.271969 0.529687 1.306184 0.834130 1.388965 0.116872 0.369662 1.083898 0.804160 -1.680213
wb_dma_ch_sel/reg_ndnr 0.738131 0.797726 -3.784674 0.116088 3.655694 3.055913 0.577929 -0.377233 1.376817 4.472166 0.183213 -0.616656 2.125816 0.219614 0.221055 -1.039708 -0.828893 1.915735 0.752684 -2.173189
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_sel/reg_txsz 0.899074 3.312146 -1.695306 1.025160 2.818043 0.512708 -0.311822 1.727596 0.003943 3.085526 -1.638199 1.058794 0.644832 -0.305196 1.531784 -1.479875 1.056538 -3.249309 1.175318 -0.298077
wb_dma_rf/always_1/case_1/stmt_10 -0.427751 -0.784886 0.571018 2.231373 0.621104 -2.136291 -2.015366 0.954402 0.181490 0.569409 1.043667 0.151745 -0.799568 -1.335386 0.118967 0.341412 0.811007 0.364703 4.900131 1.644121
wb_dma_ch_pri_enc/inst_u28 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u29 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_de_adr1 0.924165 0.565548 -1.249231 1.442933 0.690867 1.455774 -0.614519 -0.245044 1.590416 1.502656 0.874959 0.364207 -0.383025 -0.037847 -3.258782 -1.797974 -2.116701 -0.174005 1.023002 -0.238433
wb_dma_ch_arb/always_2/block_1/case_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_de/always_18/stmt_1/expr_1 -0.223391 -2.634738 -3.013875 3.191166 -0.788514 1.385875 -1.597653 -3.041873 0.442690 1.943326 2.239448 -2.253239 1.019240 -1.429187 -1.253731 1.161584 3.165468 0.045181 3.380323 0.321928
wb_dma_ch_arb/always_1/if_1 -0.792960 1.116923 -2.942982 -0.158959 0.808790 2.036167 2.040664 -1.251619 0.172779 4.353742 -1.491230 2.816201 1.495631 1.010255 -0.047882 -0.832186 -2.217502 4.982749 -2.775564 -0.932756
wb_dma_ch_pri_enc/inst_u20 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u21 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u22 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u23 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u24 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u25 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u26 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_pri_enc/inst_u27 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/wire_dma_busy 4.969740 0.772534 0.685983 -2.062784 -1.176050 -0.431376 1.506895 1.701043 0.579591 -2.249758 -0.706168 1.780241 -2.547522 -3.174338 -1.785113 -2.360086 1.901761 -2.504196 1.919006 -4.370645
wb_dma_ch_sel/reg_ack_o 0.134822 -4.609812 -2.438282 1.529133 2.198866 -0.578378 0.587619 2.839816 0.153279 -0.785930 -0.389419 1.485611 1.236197 -0.909580 3.453711 1.742911 2.445259 1.778389 1.428164 -1.153756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_rf/reg_csr_r -1.285012 -0.700091 2.457341 -0.538000 -1.018520 -3.951117 3.886490 -0.582770 1.394843 -2.115906 0.019803 1.442999 -0.289134 0.130987 5.023807 0.569963 -0.056137 0.223749 0.568302 -3.392905
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.760149 0.873860 0.421319 -3.342708 -2.611969 -0.141759 2.344398 -0.833510 1.204549 -0.191980 3.349637 -0.234208 2.043498 -2.923789 0.484788 0.713868 -1.891675 1.613330 2.222980 -2.930778
assert_wb_dma_ch_sel 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_rf/always_27/stmt_1/expr_1 -2.420552 1.662786 -1.467025 -0.269452 1.777135 -0.711883 1.534255 1.446607 -1.180735 0.753458 -2.295976 0.740250 2.178453 -1.348324 4.339330 1.782315 1.393679 0.964263 -1.111277 -4.226427
wb_dma_ch_sel/inst_ch2 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_ch_sel/assign_122_valid -0.635313 1.149738 -0.991666 -1.986388 -0.085625 0.116373 1.691861 0.700031 1.011178 0.363607 1.335691 -0.255777 2.090314 -2.579920 2.208403 0.686981 0.648256 0.895646 1.527899 -4.492294
wb_dma_rf/wire_dma_abort -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_de/assign_67_dma_done_all/expr_1 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
wb_dma_de/always_4/if_1/cond -0.628659 3.281683 0.162863 -0.572440 1.166508 -0.657216 2.160491 1.167645 0.809332 1.354620 -0.176675 1.174598 1.023276 -1.657979 1.648838 -0.950252 -1.579958 -2.621614 1.834244 -3.307092
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.470523 1.489919 -2.039363 1.991592 0.857316 2.765233 -2.251717 1.178423 1.693723 1.341012 1.768703 -1.742184 1.835461 0.175112 -3.582709 -0.553324 -4.203551 -0.318447 -0.401687 1.123316
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.960164 1.480612 -1.015211 -1.031376 -0.617259 -1.334598 -0.012811 2.103642 -0.707716 3.235023 -1.137953 3.740199 0.112388 1.248370 1.433059 -0.280229 1.063598 6.234917 -0.199085 2.680299
wb_dma_ch_sel/assign_156_req_p0 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
assert_wb_dma_ch_arb/input_advance -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.612068 -2.434152 0.139037 -0.537299 -2.109121 -1.158022 1.327936 -0.406014 0.340663 -1.172323 2.080449 1.121590 0.595996 -2.246227 0.520649 1.345863 0.132879 1.922106 2.525213 -1.050450
wb_dma_ch_rf/reg_ch_tot_sz_r 1.270322 3.110830 -2.516663 -0.197017 2.657528 2.117180 -2.967717 2.001968 1.026958 1.019568 -0.945979 -3.703192 -0.520283 -2.157758 -0.596743 -1.847825 2.233389 -4.141584 1.587266 -2.804951
wb_dma_ch_rf/wire_ch_adr0 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_ch_rf/wire_ch_adr1 -0.674539 2.455464 -1.596956 3.212045 -1.022295 -0.676864 -3.107079 -0.466224 1.231307 4.180413 -0.119378 0.808109 -1.529520 -1.649825 -1.711511 -1.416267 0.865587 -0.004256 3.565667 1.640890
wb_dma/wire_ch0_adr0 -1.108353 -3.328831 0.269911 -1.166804 -2.730217 -1.127068 0.388518 1.458746 1.543002 -1.318361 4.783350 0.134657 2.506315 -1.258548 1.979592 2.433686 0.257026 3.766217 2.525770 1.367741
wb_dma/wire_ch0_adr1 -2.301265 -0.000948 -0.668165 1.611823 -1.472378 -0.223767 -1.229672 -2.204300 -0.128560 1.689029 0.866597 -1.189917 -0.598842 -2.353122 -1.853845 0.311780 -0.172504 0.452643 3.434467 -0.023461
wb_dma_ch_pri_enc/wire_pri24_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma/input_dma_rest_i 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_inc30r/assign_1_out 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_sel/assign_133_req_p0 0.217745 3.003685 -1.390713 -1.844240 -1.019061 1.152761 1.117264 -3.170147 -0.748360 4.222388 -1.283815 -0.608114 -0.034293 -2.653831 -0.128635 -0.563642 1.116765 3.830018 1.102740 -3.351429
wb_dma_ch_rf/always_23 -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_inc30r/reg_out_r -1.504375 1.439119 -1.499407 1.897771 -1.068507 3.007006 -3.635952 3.538797 1.293548 0.172400 2.168931 -1.169313 1.948457 -1.903921 -4.405791 0.267469 -2.148046 0.388684 1.169778 3.295046
wb_dma/wire_pointer2 0.518221 -2.907574 -0.266455 1.725023 0.635537 -1.596174 0.456878 1.485714 0.521382 0.433625 1.023827 2.483905 0.278875 -0.173870 1.663640 0.745015 0.648479 1.284428 3.230230 1.543398
wb_dma_ch_rf/always_20 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma/wire_pointer0 2.116891 0.239415 -3.226074 2.043535 2.528084 1.560607 0.594005 0.803926 1.928938 3.158743 0.170983 2.666567 0.728517 -0.174524 -1.317756 -1.780724 -0.827886 1.827617 1.457246 -2.084425
wb_dma/wire_pointer1 0.717078 -1.518441 -2.016493 1.180388 2.373456 0.172583 1.917168 1.039483 1.185566 1.650888 0.652385 2.485470 1.356129 -1.078255 1.096737 -0.213753 -0.451065 1.346704 2.868714 -2.408451
wb_dma/wire_mast0_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_rf/always_26 -3.171565 1.995320 0.012315 0.349388 3.094641 -2.001384 0.320121 2.295827 -2.258514 0.251183 -3.678391 0.536170 0.752819 -0.870917 3.026809 1.905786 0.050022 2.202077 -0.411622 -3.540451
wb_dma_de/always_23/block_1/case_1/block_5 1.026083 2.661685 -0.496616 -3.407276 2.760386 0.580720 0.310911 2.521041 3.266817 -1.361689 2.661819 1.628605 1.805846 3.800056 0.652008 -1.837781 -1.175177 -2.244144 -2.464164 -2.171131
wb_dma_ch_sel/assign_144_req_p0/expr_1 -2.050793 1.807845 -1.271057 -1.463474 -1.226427 -0.228258 1.161144 -0.922746 0.169463 1.941333 0.525656 -0.592946 1.510786 -3.050725 2.185050 0.981499 1.253119 1.581512 1.921126 -3.701503
wb_dma_ch_rf/wire_ch_am0_we 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma_ch_rf/always_25 -3.607315 0.635774 -0.043989 2.174189 0.802274 -0.606187 -2.703458 2.509249 -0.141382 -2.290888 0.247418 0.732565 0.223013 -1.340727 -3.167603 0.633564 -2.298316 0.188792 0.557157 -0.739882
wb_dma/wire_dma_rest 2.850816 -4.299265 -0.874720 1.813447 0.281197 0.407648 1.564893 2.148960 2.391611 -2.608730 1.630476 1.150794 0.358313 0.494027 -0.916814 -0.375242 -0.968620 -0.438070 0.075112 -1.122781
wb_dma_wb_mast/input_mast_adr -2.562659 -0.458687 -0.768887 0.609767 -1.424616 1.305117 -0.976438 -2.732401 0.463280 2.109864 2.146014 -2.610457 0.587621 -1.302312 -2.529638 0.388937 -2.212189 1.568008 2.182265 1.002984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.391299 -1.824288 -1.721794 0.583201 1.590806 0.541478 1.466292 1.040896 0.042455 0.626151 1.144680 5.349273 1.651182 -0.824739 -1.172877 -0.247511 -0.306920 4.239543 1.706333 -1.023644
wb_dma_ch_sel/always_44/case_1 -0.984643 -3.451579 -0.399865 -0.872841 -2.720358 -0.669878 0.873522 -0.398624 0.362029 -1.448866 1.734692 3.844604 -0.285860 -1.267382 -1.245443 0.688856 0.758438 4.669632 1.643584 0.690217
wb_dma/wire_ch0_am0 0.570063 -0.776614 0.623351 -0.881220 -1.408738 0.208947 -0.369061 0.960395 2.357846 -1.123773 5.350150 -1.904305 2.460820 -0.591999 -0.084886 0.762869 -1.087891 -0.520757 2.001707 0.343836
wb_dma/wire_ch0_am1 -2.997178 -0.379413 -1.646349 2.142041 0.408100 1.005816 -1.531419 1.659496 0.596455 -1.902587 1.549659 0.375414 1.916465 -1.260240 -2.325902 0.785282 -1.664836 -0.656052 -0.340741 -1.219588
wb_dma_ch_rf/always_19/if_1 0.368682 0.964339 1.085971 -0.054686 0.910207 -0.276346 -1.005781 1.393493 0.750638 -1.792931 1.294522 -2.312892 0.002804 -1.666987 -0.712844 -0.096656 -0.377478 -3.006434 2.261319 -2.132285
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.303020 -2.143594 0.575344 -2.224606 -3.115791 -0.382309 0.648526 0.758963 1.315803 -3.081202 4.157257 1.758327 1.426168 -1.412547 -1.042905 1.135379 0.086215 3.824256 0.593062 -1.007373
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.033365 4.652671 1.483764 2.081452 -2.435401 -2.617455 1.334668 -1.738084 4.546006 2.056504 4.151674 -0.009110 2.055053 3.163693 3.021424 0.814889 2.086290 0.922787 -0.213391 -3.454704
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.388502 -4.107008 -2.626804 2.521853 -0.437214 1.298293 -0.427547 -1.716611 1.029987 0.660304 3.036558 -0.663843 1.425091 -0.290479 -0.575860 0.936857 3.151655 -0.564761 3.066101 1.202463
wb_dma_de/always_3/if_1 -3.415793 1.238624 -2.606162 3.174655 -0.350348 2.078823 -2.925416 -0.645383 0.788576 2.035656 0.873483 -1.789514 0.845624 -1.043888 -3.632945 -0.133247 -2.265224 -0.405087 0.362141 0.771266
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_16_ch_adr1_we -1.052150 1.555338 -2.129186 2.980292 -0.756477 0.466512 -1.941957 -1.855311 0.412148 3.262781 -0.348859 -0.018513 -1.223733 -1.889470 -3.005122 -1.141364 0.111656 0.247493 2.556990 -0.374049
wb_dma_wb_if/wire_wbm_data_o 0.689337 -1.615753 0.835401 -0.712206 -3.496052 0.856164 0.205266 -0.876132 1.646924 0.014735 3.995155 0.116823 -0.640225 -0.796285 -4.259553 -1.433294 -2.294054 -1.702468 3.335204 3.852953
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.543404 2.568425 -1.521457 -1.360706 0.650169 1.532248 1.944725 -1.180809 1.547464 3.140738 1.602010 -0.502784 1.887602 -2.199185 -0.577133 -0.999497 -2.846386 0.610296 2.480417 -3.770790
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.845612 -0.346605 -3.930514 -0.471725 1.446204 3.006291 0.768957 -1.044569 0.883266 3.725730 -1.004325 0.118281 1.399206 0.361760 -0.454957 -0.330703 -1.851087 6.357615 -2.505403 -2.369708
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
assert_wb_dma_ch_arb/input_grant0 -2.528332 2.816747 -0.014287 -2.277135 -0.914197 0.787204 1.587891 -1.365676 1.477547 2.183863 2.566018 -1.386289 1.615086 -2.247671 -0.672033 -0.647383 -3.362786 -0.015321 2.793302 -2.391443
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_pri_enc/wire_pri18_out 0.477218 -0.082283 -0.354436 1.480932 2.283765 -0.900907 2.422453 1.569217 0.714765 1.059980 -0.385617 3.690896 0.489175 -0.302715 1.057967 -1.006838 -1.758038 -1.418055 2.146990 -1.252720
wb_dma_de/assign_6_adr0_cnt_next 0.348994 1.045937 1.225891 -0.993497 0.104957 0.748222 -1.108711 1.981187 1.855798 -3.533049 2.796551 -0.315280 0.323573 -0.368869 -3.982849 -0.735432 -2.523499 -1.241559 0.442085 -1.665956
wb_dma_ch_rf/reg_ch_err -1.523416 0.823249 -1.133706 -0.557132 -0.056942 -0.532200 3.317420 0.181386 0.382045 2.308460 0.144762 3.764208 1.903761 -1.081387 2.214794 0.015044 -1.276410 1.642804 0.951485 -1.798656
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.442793 0.032536 -1.670520 0.648694 2.344069 1.073766 1.741938 0.242075 1.524277 1.489817 1.022501 1.190557 1.084346 -1.610694 -0.979386 -1.157935 -2.047031 -0.035906 2.845893 -3.583300
wb_dma_wb_slv/input_wb_addr_i -3.657124 0.176274 3.612175 -1.986767 -4.526685 -3.899117 1.460175 1.961550 0.107762 0.951462 -0.336824 2.204554 -1.812462 0.485680 5.124821 1.542676 -2.745536 -0.329897 2.086230 5.932350
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280119 0.461380 1.333738 1.299242 1.012217 -1.064590 0.948789 1.173845 0.520425 -0.188191 0.483325 1.864314 -0.294011 0.074428 -0.745760 -1.102567 -2.904804 -3.078866 1.986323 0.872335
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.828740 0.754458 -1.737759 -0.544969 3.433350 1.528339 0.537284 0.566109 1.099932 1.932285 0.255709 -2.587750 1.701255 -0.660008 1.960147 -0.097254 0.246688 -0.790312 1.591884 -3.371708
