INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sim_1/new/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sim_1/new/alu_test.v:41]
