Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Apr 17 16:31:41 2015
| Host         : COM1599 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.829     -193.658                    316                19687        0.052        0.000                      0                19687        1.250        0.000                       0                  8624  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_debug/U0/clk_in1                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                     {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                     {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_debug/U0/clk_in1                                                                                                                                                                                       3.000        0.000                       0                     3  
  clk_out1_clk_wiz_0                                          -0.949      -26.063                     79                 3942        0.052        0.000                      0                 3942        1.250        0.000                       0                  2085  
  clk_out2_clk_wiz_0                                                                                                                                                                                       3.751        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                                       7.845        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.358        0.000                      0                  917        0.122        0.000                      0                  917       13.750        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.897        0.000                      0                    1        0.274        0.000                      0                    1       29.500        0.000                       0                     1  
sys_clk_pin                                                   -7.829     -142.972                    201                14533        0.054        0.000                      0                14533        4.020        0.000                       0                  6073  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                              clk_out1_clk_wiz_0                                            -1.855      -23.672                     26                   26        0.914        0.000                      0                   26  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.586        0.000                      0                   18       28.701        0.000                      0                   18  
clk_out1_clk_wiz_0                                       sys_clk_pin                                                   -0.133       -0.951                     10                   28        1.009        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_out1_clk_wiz_0                                     clk_out1_clk_wiz_0                                           0.842        0.000                      0                   93        0.353        0.000                      0                   93  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.156        0.000                      0                   98        0.355        0.000                      0                   98  
**async_default**                                      clk_out1_clk_wiz_0                                     sys_clk_pin                                                  0.436        0.000                      0                   48        0.491        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_debug/U0/clk_in1
  To Clock:  clk_debug/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_debug/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           79  Failing Endpoints,  Worst Slack       -0.949ns,  Total Violation      -26.063ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.456ns (8.012%)  route 5.236ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.510 - 5.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.696     1.698    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y72                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y72         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=29, routed)          5.236     7.390    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_o[12]
    SLICE_X59Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.507     6.510    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/I6
    SLICE_X59Y52                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.079     6.589    
                         clock uncertainty           -0.067     6.522    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)       -0.081     6.441    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 -0.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.072%)  route 0.179ns (55.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.654     0.656    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/I1
    SLICE_X75Y48                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.179     0.976    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/n_0_shadow_reg[0]
    SLICE_X74Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.869     0.871    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/I1
    SLICE_X74Y50                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.005     0.866    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.059     0.925    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056    RAMB36_X3Y12     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X66Y80     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X66Y77     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     5.000   3.751    MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y3    clk_debug/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 0.994ns (13.864%)  route 6.176ns (86.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 33.352 - 30.000 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.614     3.647    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X46Y76                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     4.165 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.533     4.698    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.148     4.846 f  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           1.515     6.361    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.328     6.689 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_1/O
                         net (fo=135, routed)         4.128    10.816    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/SR[0]
    SLICE_X86Y69         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.598    33.352    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/idrck
    SLICE_X86Y69                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[117]/C
                         clock pessimism              0.287    33.639    
                         clock uncertainty           -0.035    33.603    
    SLICE_X86Y69         FDRE (Setup_fdre_C_R)       -0.429    33.174    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[117]
  -------------------------------------------------------------------
                         required time                         33.174    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 22.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.552     1.354    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X53Y72                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.141     1.495 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.551    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X53Y72         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.819     1.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X53Y72                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.391     1.354    
    SLICE_X53Y72         FDCE (Hold_fdce_C_D)         0.075     1.429    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y1  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X76Y75   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X76Y76   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.486ns (47.731%)  route 0.532ns (52.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 61.100 - 60.000 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.362     1.659 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.532     2.191    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.315 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.315    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X46Y78         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.100    61.100    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.197    61.297    
                         clock uncertainty           -0.035    61.262    
    SLICE_X46Y78         FDCE (Setup_fdce_C_D)       -0.049    61.213    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.213    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 58.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.163ns (48.338%)  route 0.174ns (51.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.510     0.510    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.118     0.628 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.174     0.802    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.847    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X46Y78         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.596     0.596    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.086     0.510    
    SLICE_X46Y78         FDCE (Hold_fdce_C_D)         0.063     0.573    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X46Y78  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X46Y78  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X46Y78  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          201  Failing Endpoints,  Worst Slack       -7.829ns,  Total Violation     -142.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.829ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.847ns  (logic 8.028ns (44.983%)  route 9.819ns (55.017%))
  Logic Levels:           27  (CARRY4=13 LUT3=4 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.978ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.619     4.978    disp_draw_inst/clk
    SLICE_X41Y74                                                      r  disp_draw_inst/avgIn_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.434 r  disp_draw_inst/avgIn_reg[15][0]/Q
                         net (fo=3, routed)           0.644     6.077    disp_draw_inst/n_0_avgIn_reg[15][0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  disp_draw_inst/average[7]_i_63/O
                         net (fo=1, routed)           0.478     6.680    disp_draw_inst/n_0_average[7]_i_63
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.187 r  disp_draw_inst/average_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.009     7.196    disp_draw_inst/n_0_average_reg[7]_i_53
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.435 r  disp_draw_inst/average_reg[11]_i_89/O[2]
                         net (fo=2, routed)           0.767     8.201    disp_draw_inst/n_5_average_reg[11]_i_89
    SLICE_X39Y72         LUT3 (Prop_lut3_I1_O)        0.302     8.503 r  disp_draw_inst/average[7]_i_20/O
                         net (fo=2, routed)           0.638     9.141    disp_draw_inst/n_0_average[7]_i_20
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.526 r  disp_draw_inst/average_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.526    disp_draw_inst/n_0_average_reg[7]_i_14
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.748 r  disp_draw_inst/average_reg[11]_i_16/O[0]
                         net (fo=3, routed)           0.747    10.495    n_60_disp_draw_inst
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.299    10.794 r  average[7]_i_12/O
                         net (fo=2, routed)           0.671    11.465    n_0_average[7]_i_12
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.589 r  average[7]_i_4/O
                         net (fo=2, routed)           0.440    12.029    n_0_average[7]_i_4
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.153 r  average[7]_i_8/O
                         net (fo=1, routed)           0.000    12.153    n_0_average[7]_i_8
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.551 r  average_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.551    n_0_average_reg[7]_i_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  average_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.486    13.259    disp_draw_inst/p_0_in[12]
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.299    13.558 r  disp_draw_inst/average[10]_i_119/O
                         net (fo=2, routed)           0.790    14.347    disp_draw_inst/n_0_average[10]_i_119
    SLICE_X38Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  disp_draw_inst/average[10]_i_123/O
                         net (fo=1, routed)           0.000    14.471    disp_draw_inst/n_0_average[10]_i_123
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.701 r  disp_draw_inst/average_reg[10]_i_67/O[1]
                         net (fo=2, routed)           0.716    15.417    disp_draw_inst/n_6_average_reg[10]_i_67
    SLICE_X37Y62         LUT4 (Prop_lut4_I0_O)        0.306    15.723 r  disp_draw_inst/average[10]_i_28/O
                         net (fo=1, routed)           0.000    15.723    disp_draw_inst/n_0_average[10]_i_28
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.950 r  disp_draw_inst/average_reg[10]_i_11/O[1]
                         net (fo=3, routed)           0.751    16.701    disp_draw_inst/avg_inst/I7[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.303    17.004 r  disp_draw_inst/avg_inst/average[10]_i_8/O
                         net (fo=1, routed)           0.000    17.004    disp_draw_inst/avg_inst/n_0_average[10]_i_8
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.234 r  disp_draw_inst/avg_inst/average_reg[10]_i_2/O[1]
                         net (fo=3, routed)           0.745    17.979    disp_draw_inst/avg_inst/n_6_average_reg[10]_i_2
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.306    18.285 r  disp_draw_inst/avg_inst/average[9]_i_64/O
                         net (fo=1, routed)           0.000    18.285    disp_draw_inst/avg_inst/n_0_average[9]_i_64
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.512 r  disp_draw_inst/avg_inst/average_reg[9]_i_20/O[1]
                         net (fo=2, routed)           0.577    19.088    disp_draw_inst/avg_inst/n_6_average_reg[9]_i_20
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.303    19.391 r  disp_draw_inst/avg_inst/average[9]_i_23/O
                         net (fo=1, routed)           0.000    19.391    disp_draw_inst/avg_inst/n_0_average[9]_i_23
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.618 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.586    20.204    disp_draw_inst/avg_inst/n_6_average_reg[9]_i_8
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.303    20.507 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.507    disp_draw_inst/avg_inst/n_0_average[9]_i_11
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.087 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[2]
                         net (fo=2, routed)           0.470    21.557    disp_draw_inst/avg_inst/n_5_average_reg[9]_i_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.302    21.859 r  disp_draw_inst/avg_inst/average[9]_i_5/O
                         net (fo=1, routed)           0.000    21.859    disp_draw_inst/avg_inst/n_0_average[9]_i_5
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.211 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.307    22.518    disp_draw_inst/avg_inst/average1[15]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.307    22.825 r  disp_draw_inst/avg_inst/average[9]_i_1/O
                         net (fo=1, routed)           0.000    22.825    disp_draw_inst/avg_inst/n_0_average[9]_i_1
    SLICE_X42Y58         FDRE                                         r  disp_draw_inst/avg_inst/average_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.514    14.700    disp_draw_inst/avg_inst/clk
    SLICE_X42Y58                                                      r  disp_draw_inst/avg_inst/average_reg[9]/C
                         clock pessimism              0.252    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079    14.995    disp_draw_inst/avg_inst/average_reg[9]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -22.825    
  -------------------------------------------------------------------
                         slack                                 -7.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.594%)  route 0.226ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.563     1.396    fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X10Y73                                                      r  fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.148     1.544 r  fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]/Q
                         net (fo=1, routed)           0.226     1.770    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y14         RAMB36E1                                     r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.873     1.942    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14                                                      r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.469     1.473    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.716    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y35  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y45  disp_draw_inst/mag_inst/barNumStage11_reg[0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X30Y45  disp_draw_inst/mag_inst/barNumStage11_reg[0]_srl11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -1.855ns,  Total Violation      -23.672ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 VGA_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.552ns (17.070%)  route 2.682ns (82.930%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 6.595 - 5.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.625     4.984    xlnx_opt__1
    SLICE_X52Y93                                                      r  VGA_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  VGA_trig_reg/Q
                         net (fo=10, routed)          0.782     6.222    VGA_trig
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.318 r  VGA_trig_BUFG_inst/O
                         net (fo=10, routed)          1.900     8.217    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probe11[0]
    SLICE_X77Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.592     6.595    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/clk
    SLICE_X77Y60                                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     6.595    
                         clock uncertainty           -0.166     6.429    
    SLICE_X77Y60         FDRE (Setup_fdre_C_D)       -0.067     6.362    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 fft_fsm/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.012%)  route 0.500ns (77.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.556     1.389    fft_fsm/clk
    SLICE_X48Y71                                                      r  fft_fsm/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  fft_fsm/state_reg[4]/Q
                         net (fo=47, routed)          0.500     2.030    u_ila_0/inst/ila_core_inst/probe1[4]
    SLICE_X62Y65         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.831     0.833    u_ila_0/inst/ila_core_inst/clk
    SLICE_X62Y65                                                      r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.166     0.999    
    SLICE_X62Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.116    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.914    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.486ns (26.916%)  route 1.320ns (73.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 33.249 - 30.000 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.297     1.297    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.362     1.659 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.532     2.191    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.315 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.787     3.103    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X46Y76         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    61.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.495    63.249    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X46Y76                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.249    
                         clock uncertainty           -0.035    63.213    
    SLICE_X46Y76         FDRE (Setup_fdre_C_R)       -0.524    62.689    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.689    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 59.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.701ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.237ns  (logic 0.392ns (31.684%)  route 0.845ns (68.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.100    61.100    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y78                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.292    61.392 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.434    61.826    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.100    61.926 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.411    62.337    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X49Y76         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936    31.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    32.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.614    33.647    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X49Y76                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    33.647    
                         clock uncertainty            0.035    33.682    
    SLICE_X49Y76         FDCE (Hold_fdce_C_CE)       -0.045    33.637    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -33.637    
                         arrival time                          62.337    
  -------------------------------------------------------------------
                         slack                                 28.701    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.133ns,  Total Violation       -0.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/ram1_max_addr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        7.537ns  (logic 0.642ns (8.518%)  route 6.895ns (91.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 6.616 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.614     6.616    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X70Y77                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     7.134 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=58, routed)          5.935    13.070    fft_fsm/I1
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  fft_fsm/ram1_max_addr[9]_i_1/O
                         net (fo=10, routed)          0.960    14.154    fft_fsm/s_axis_config_tdata0
    SLICE_X12Y50         FDSE                                         r  fft_fsm/ram1_max_addr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.525    14.711    fft_fsm/clk
    SLICE_X12Y50                                                      r  fft_fsm/ram1_max_addr_reg[2]/C
                         clock pessimism              0.000    14.711    
                         clock uncertainty           -0.166    14.545    
    SLICE_X12Y50         FDSE (Setup_fdse_C_S)       -0.524    14.021    fft_fsm/ram1_max_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/s_axis_data_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.209ns (7.978%)  route 2.411ns (92.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.556     0.558    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X70Y77                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=58, routed)          2.411     3.132    fft_fsm/I1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  fft_fsm/s_axis_data_tlast_i_1/O
                         net (fo=1, routed)           0.000     3.177    fft_fsm/n_0_s_axis_data_tlast_i_1
    SLICE_X28Y55         FDRE                                         r  fft_fsm/s_axis_data_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.842     1.911    fft_fsm/clk
    SLICE_X28Y55                                                      r  fft_fsm/s_axis_data_tlast_reg/C
                         clock pessimism              0.000     1.911    
                         clock uncertainty            0.166     2.077    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.091     2.168    fft_fsm/s_axis_data_tlast_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.606ns (17.058%)  route 2.947ns (82.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 6.592 - 5.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.614     1.616    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y76                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.385     3.457    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.150     3.607 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.562     5.169    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X76Y85         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.589     6.592    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y85                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.007     6.599    
                         clock uncertainty           -0.067     6.532    
    SLICE_X76Y85         FDPE (Recov_fdpe_C_PRE)     -0.521     6.011    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.211%)  route 0.133ns (44.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.554     0.556    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y79                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     0.720 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133     0.853    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X49Y79         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        0.824     0.826    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X49Y79                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.234     0.592    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.854ns (13.619%)  route 5.417ns (86.381%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 33.343 - 30.000 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.614     3.647    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X49Y76                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     4.103 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           1.069     5.172    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124     5.296 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.350     5.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.770 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.263     7.033    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y79         LUT2 (Prop_lut2_I0_O)        0.150     7.183 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.734     9.917    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X80Y80         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.589    33.343    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X80Y80                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.287    33.630    
                         clock uncertainty           -0.035    33.594    
    SLICE_X80Y80         FDPE (Recov_fdpe_C_PRE)     -0.521    33.073    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.073    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 23.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.560     1.362    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X68Y82                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.503 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.638    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I3[0]
    SLICE_X68Y81         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.829     1.755    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X68Y81                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.380     1.375    
    SLICE_X68Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.283    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/ram1_addra_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        7.299ns  (logic 0.518ns (7.097%)  route 6.781ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 6.616 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.614     6.616    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X70Y77                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     7.134 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=58, routed)          6.781    13.916    fft_fsm/I1
    SLICE_X8Y49          FDCE                                         f  fft_fsm/ram1_addra_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.693    14.878    fft_fsm/clk
    SLICE_X8Y49                                                       r  fft_fsm/ram1_addra_s_reg[2]/C
                         clock pessimism              0.000    14.878    
                         clock uncertainty           -0.166    14.712    
    SLICE_X8Y49          FDCE (Recov_fdce_C_CLR)     -0.361    14.351    fft_fsm/ram1_addra_s_reg[2]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/finished_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.418ns (10.616%)  route 3.519ns (89.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.683     1.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2083, routed)        1.495     1.498    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X70Y77                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.418     1.916 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=58, routed)          3.519     5.436    fft_fsm/I1
    SLICE_X28Y71         FDCE                                         f  fft_fsm/finished_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6074, routed)        1.628     4.987    fft_fsm/clk
    SLICE_X28Y71                                                      r  fft_fsm/finished_reg/C
                         clock pessimism              0.000     4.987    
                         clock uncertainty            0.166     5.153    
    SLICE_X28Y71         FDCE (Remov_fdce_C_CLR)     -0.208     4.945    fft_fsm/finished_reg
  -------------------------------------------------------------------
                         required time                         -4.945    
                         arrival time                           5.436    
  -------------------------------------------------------------------
                         slack                                  0.491    





