#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022927f070e0 .scope module, "RF_tb" "RF_tb" 2 3;
 .timescale -9 -12;
v0000022927f61f50_0 .net "ReadData1", 31 0, L_0000022927f61c30;  1 drivers
v0000022927f628b0_0 .net "ReadData2", 31 0, L_0000022927f61d70;  1 drivers
v0000022927f62130_0 .var "ReadReg1", 4 0;
v0000022927f62b30_0 .var "ReadReg2", 4 0;
v0000022927f621d0_0 .var "RegWrite", 0 0;
v0000022927f61870_0 .var "WriteData", 31 0;
v0000022927f62950_0 .var "WriteReg", 4 0;
v0000022927f623b0_0 .var "clk", 0 0;
v0000022927f626d0_0 .var "rst", 0 0;
S_0000022927f07270 .scope module, "uut" "RF" 2 13, 3 1 0, S_0000022927f070e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadReg1";
    .port_info 4 /INPUT 5 "ReadReg2";
    .port_info 5 /INPUT 5 "WriteReg";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0000022927efafb0_0 .net "ReadData1", 31 0, L_0000022927f61c30;  alias, 1 drivers
v0000022927efb050_0 .net "ReadData2", 31 0, L_0000022927f61d70;  alias, 1 drivers
v0000022927efb0f0_0 .net "ReadReg1", 4 0, v0000022927f62130_0;  1 drivers
v0000022927efa970_0 .net "ReadReg2", 4 0, v0000022927f62b30_0;  1 drivers
v0000022927efb190_0 .net "RegWrite", 0 0, v0000022927f621d0_0;  1 drivers
v0000022927efb230_0 .net "WriteData", 31 0, v0000022927f61870_0;  1 drivers
v0000022927efa830_0 .net "WriteReg", 4 0, v0000022927f62950_0;  1 drivers
v0000022927efb2d0_0 .net *"_ivl_0", 31 0, L_0000022927f61230;  1 drivers
v0000022927efab50_0 .net *"_ivl_10", 6 0, L_0000022927f62630;  1 drivers
L_0000022927f630a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022927efae70_0 .net *"_ivl_13", 1 0, L_0000022927f630a8;  1 drivers
L_0000022927f630f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efaab0_0 .net/2u *"_ivl_14", 31 0, L_0000022927f630f0;  1 drivers
v0000022927efabf0_0 .net *"_ivl_18", 31 0, L_0000022927f61050;  1 drivers
L_0000022927f63138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efb370_0 .net *"_ivl_21", 26 0, L_0000022927f63138;  1 drivers
L_0000022927f63180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efb410_0 .net/2u *"_ivl_22", 31 0, L_0000022927f63180;  1 drivers
v0000022927efa8d0_0 .net *"_ivl_24", 0 0, L_0000022927f614b0;  1 drivers
v0000022927efb550_0 .net *"_ivl_26", 31 0, L_0000022927f62770;  1 drivers
v0000022927efaa10_0 .net *"_ivl_28", 6 0, L_0000022927f62590;  1 drivers
L_0000022927f63018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efb4b0_0 .net *"_ivl_3", 26 0, L_0000022927f63018;  1 drivers
L_0000022927f631c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022927efb5f0_0 .net *"_ivl_31", 1 0, L_0000022927f631c8;  1 drivers
L_0000022927f63210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efac90_0 .net/2u *"_ivl_32", 31 0, L_0000022927f63210;  1 drivers
L_0000022927f63060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022927efb690_0 .net/2u *"_ivl_4", 31 0, L_0000022927f63060;  1 drivers
v0000022927efb730_0 .net *"_ivl_6", 0 0, L_0000022927f624f0;  1 drivers
v0000022927efad30_0 .net *"_ivl_8", 31 0, L_0000022927f61e10;  1 drivers
v0000022927f61af0_0 .net "clk", 0 0, v0000022927f623b0_0;  1 drivers
v0000022927f61910_0 .var/i "i", 31 0;
v0000022927f615f0 .array "registers", 31 0, 31 0;
v0000022927f61eb0_0 .net "rst", 0 0, v0000022927f626d0_0;  1 drivers
E_0000022927efa060 .event posedge, v0000022927f61eb0_0, v0000022927f61af0_0;
L_0000022927f61230 .concat [ 5 27 0 0], v0000022927f62130_0, L_0000022927f63018;
L_0000022927f624f0 .cmp/ne 32, L_0000022927f61230, L_0000022927f63060;
L_0000022927f61e10 .array/port v0000022927f615f0, L_0000022927f62630;
L_0000022927f62630 .concat [ 5 2 0 0], v0000022927f62130_0, L_0000022927f630a8;
L_0000022927f61c30 .functor MUXZ 32, L_0000022927f630f0, L_0000022927f61e10, L_0000022927f624f0, C4<>;
L_0000022927f61050 .concat [ 5 27 0 0], v0000022927f62b30_0, L_0000022927f63138;
L_0000022927f614b0 .cmp/ne 32, L_0000022927f61050, L_0000022927f63180;
L_0000022927f62770 .array/port v0000022927f615f0, L_0000022927f62590;
L_0000022927f62590 .concat [ 5 2 0 0], v0000022927f62b30_0, L_0000022927f631c8;
L_0000022927f61d70 .functor MUXZ 32, L_0000022927f63210, L_0000022927f62770, L_0000022927f614b0, C4<>;
    .scope S_0000022927f07270;
T_0 ;
    %wait E_0000022927efa060;
    %load/vec4 v0000022927f61eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022927f61910_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000022927f61910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022927f61910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022927f615f0, 0, 4;
    %load/vec4 v0000022927f61910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022927f61910_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022927efb190_0;
    %load/vec4 v0000022927efa830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000022927efb230_0;
    %load/vec4 v0000022927efa830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022927f615f0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022927f070e0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000022927f623b0_0;
    %inv;
    %store/vec4 v0000022927f623b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022927f070e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022927f623b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022927f626d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022927f621d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022927f62130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022927f62b30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022927f62950_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022927f61870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022927f626d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022927f621d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022927f62950_0, 0, 5;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0000022927f61870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022927f621d0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022927f62950_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000022927f61870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022927f621d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022927f62130_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022927f62b30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "ReadReg1 = %h, ReadReg2 = %h", v0000022927f61f50_0, v0000022927f628b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022927f62130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "Read x0: %h (should be 0)", v0000022927f61f50_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RF_tb.v";
    "RF.v";
