
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033944                       # Number of seconds simulated
sim_ticks                                 33943825000                       # Number of ticks simulated
final_tick                                33943825000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 420606                       # Simulator instruction rate (inst/s)
host_op_rate                                   756582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              145085033                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809520                       # Number of bytes of host memory used
host_seconds                                   233.96                       # Real time elapsed on the host
sim_insts                                    98404289                       # Number of instructions simulated
sim_ops                                     177008632                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            24448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               35904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          24448                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               382                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               179                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  561                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              720249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              337499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1057748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         720249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            720249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             720249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             337499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1057748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          561                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        561                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   35904                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    35904                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    33943653000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    561                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      367                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      141                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       40                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     291.929825                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    187.398619                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    293.227379                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            37     32.46%     32.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           29     25.44%     57.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     16.67%     74.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      7.02%     81.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      3.51%     85.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      2.63%     87.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.63%     90.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.75%     92.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            9      7.89%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           114                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      10673500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 21192250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2805000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19025.85                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37775.85                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          1.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       436                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.72                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    60505620.32                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.72                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2648940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5217210                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                201600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         17704200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2883840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        8133077940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              8167419195                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.615758                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           33931745500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        311000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2086000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   33885523250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7510250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9563750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     38830750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1356600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3187440                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                331680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14987580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3455040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        8135137740                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8163315345                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.494857                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           33935838250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        692000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   33894105500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8996750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5342500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     32862250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  102797                       # Number of BP lookups
system.cpu.branchPred.condPredicted            102797                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               567                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               102456                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          102456                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100385                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2071                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          440                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    32301817                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10201622                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            67                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7702084                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         33943826                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7713354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       98415233                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      102797                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26210252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           515                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   7701982                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           33924863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.218308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.560302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9320175     27.47%     27.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   600251      1.77%     29.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   900247      2.65%     31.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   600240      1.77%     33.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   500416      1.48%     35.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   500154      1.47%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1500157      4.42%     41.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   700231      2.06%     43.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19302992     56.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             33924863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.003028                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.899356                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9312228                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7901                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  24603546                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   500                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    688                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              177027796                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    688                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9312577                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4464                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            594                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  24603579                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2961                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              177025719                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     44                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2768                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           167127418                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             340661902                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         85735115                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         191503050                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             167109364                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    18054                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1458                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             32302647                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10202215                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            199903                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               30                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  177022240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  60                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 177017748                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           13667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      33924863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.217936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.839627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              218914      0.65%      0.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              901819      2.66%      3.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2701127      7.96%     11.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2601046      7.67%     18.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4200689     12.38%     31.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5400678     15.92%     47.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8500040     25.06%     72.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7100249     20.93%     93.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2300301      6.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        33924863                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     144      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               7800015    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    28      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               311      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              31012898     17.52%     17.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     17.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     17.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           103500605     58.47%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               201746      0.11%     76.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101584      0.06%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        32100417     18.13%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       10100152      5.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              177017748                       # Type of FU issued
system.cpu.iq.rate                           5.215020                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     7800199                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044065                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           76358262                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21232134                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21215010                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           319402469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          155803920                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    155800810                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21216431                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               163601205                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           100052                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1880                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1194                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    688                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1768                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2072                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           177022300                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                66                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              32302647                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10202215                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2065                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          637                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  739                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             177016421                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32301813                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1327                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     42503433                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   101418                       # Number of branches executed
system.cpu.iew.exec_stores                   10201620                       # Number of stores executed
system.cpu.iew.exec_rate                     5.214981                       # Inst execution rate
system.cpu.iew.wb_sent                      177016129                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     177015820                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 140710249                       # num instructions producing a value
system.cpu.iew.wb_consumers                 212215680                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.214964                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.663053                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           13667                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               601                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33922603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.218014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.012208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2818877      8.31%      8.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2001473      5.90%     14.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7000837     20.64%     34.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       300616      0.89%     35.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       400382      1.18%     36.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       200279      0.59%     37.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6000204     17.69%     55.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        99990      0.29%     55.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     15099945     44.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33922603                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             98404289                       # Number of instructions committed
system.cpu.commit.committedOps              177008632                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42501788                       # Number of memory references committed
system.cpu.commit.loads                      32300767                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     100935                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                  155800302                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  63408495                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31006661     17.52%     17.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     17.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     17.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      103500118     58.47%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          200741      0.11%     76.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         100869      0.06%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     32100026     18.13%     94.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     10100152      5.71%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         177008632                       # Class of committed instruction
system.cpu.commit.bw_lim_events              15099945                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    195844957                       # The number of ROB reads
system.cpu.rob.rob_writes                   354046886                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           18963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    98404289                       # Number of Instructions Simulated
system.cpu.committedOps                     177008632                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.344943                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.344943                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.899034                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.899034                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 85720817                       # number of integer regfile reads
system.cpu.int_regfile_writes                21012134                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 191500864                       # number of floating regfile reads
system.cpu.fp_regfile_writes                145700694                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    506745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   404113                       # number of cc regfile writes
system.cpu.misc_regfile_reads                62907617                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           157.938452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42402445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          235569.138889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            242000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   157.938452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.154237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.154237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          84805610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         84805610                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     32201514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32201514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10200931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10200931                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      42402445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42402445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42402445                       # number of overall hits
system.cpu.dcache.overall_hits::total        42402445                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           91                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          270                       # number of overall misses
system.cpu.dcache.overall_misses::total           270                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19729000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9816000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29545000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29545000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     32201693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32201693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10201022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10201022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42402715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42402715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42402715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42402715                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 110217.877095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110217.877095                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 107868.131868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107868.131868                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 109425.925926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109425.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 109425.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109425.925926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          466                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           90                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21197000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21197000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data       129400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total       129400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106122.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106122.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117761.111111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117761.111111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117761.111111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117761.111111                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               184                       # number of replacements
system.cpu.icache.tags.tagsinuse           229.893365                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7701457                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18557.727711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   229.893365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.898021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15404379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15404379                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7701457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7701457                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7701457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7701457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7701457                       # number of overall hits
system.cpu.icache.overall_hits::total         7701457                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          525                       # number of overall misses
system.cpu.icache.overall_misses::total           525                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52002000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52002000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52002000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52002000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52002000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7701982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7701982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7701982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7701982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7701982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7701982                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 99051.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99051.428571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 99051.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99051.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 99051.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99051.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     42499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     42499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     42499000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42499000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 102161.057692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102161.057692                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 102161.057692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102161.057692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 102161.057692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102161.057692                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            780                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 505                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               184                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 90                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                90                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            506                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1013                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    37952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                596                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010067                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.099913                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      590     98.99%     98.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      1.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  596                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               780000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1245000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              540000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              519.723362                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  561                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.381462                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   362.783951                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   156.939411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.088570                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.038315                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.126886                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.136963                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6769                       # Number of tag accesses
system.l2cache.tags.data_accesses                6769                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               31                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              31                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           90                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             90                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          383                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           89                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          472                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            383                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            179                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               562                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           383                       # number of overall misses
system.l2cache.overall_misses::cpu.data           179                       # number of overall misses
system.l2cache.overall_misses::total              562                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9280000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9280000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     40589000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     11349000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     51938000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     40589000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20629000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     61218000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     40589000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20629000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     61218000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          414                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           90                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          414                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          180                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             594                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          414                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          180                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            594                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.925121                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.988889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.936508                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.925121                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.994444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.946128                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.925121                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.994444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.946128                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103111.111111                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103111.111111                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 105976.501305                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 127516.853933                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 110038.135593                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 105976.501305                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 115245.810056                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 108928.825623                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 105976.501305                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 115245.810056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 108928.825623                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           89                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          472                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          383                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          179                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          562                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          383                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          179                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          562                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7480000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7480000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     32949000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9569000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     42518000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     32949000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     17049000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     49998000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     32949000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     17049000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     49998000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.925121                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.988889                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.936508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.925121                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.994444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.946128                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.925121                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.994444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.946128                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83111.111111                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83111.111111                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86028.720627                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 107516.853933                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90080.508475                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86028.720627                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 95245.810056                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 88964.412811                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86028.720627                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 95245.810056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 88964.412811                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  33943825000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                471                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           471                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        35904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        35904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 561                       # Request fanout histogram
system.membus.reqLayer2.occupancy              561000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2974000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
uest fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 488                       # Request fanout histogram
system.membus.reqLayer2.occupancy              488000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2586750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
