{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 18:10:54 2015 " "Info: Processing started: Tue Nov 17 18:10:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:IR_reg\|Output\[0\] IRload Clock 4.905 ns register " "Info: tsu for register \"Register:IR_reg\|Output\[0\]\" (data pin = \"IRload\", clock pin = \"Clock\") is 4.905 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns + Longest pin register " "Info: + Longest pin to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IRload 1 PIN PIN_T5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T5; Fanout = 8; PIN Node = 'IRload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRload } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.188 ns) + CELL(0.758 ns) 7.800 ns Register:IR_reg\|Output\[0\] 2 REG LCFF_X43_Y5_N9 2 " "Info: 2: + IC(6.188 ns) + CELL(0.758 ns) = 7.800 ns; Loc. = LCFF_X43_Y5_N9; Fanout = 2; REG Node = 'Register:IR_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { IRload Register:IR_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.612 ns ( 20.67 % ) " "Info: Total cell delay = 1.612 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.188 ns ( 79.33 % ) " "Info: Total interconnect delay = 6.188 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { IRload Register:IR_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { IRload {} IRload~combout {} Register:IR_reg|Output[0] {} } { 0.000ns 0.000ns 6.188ns } { 0.000ns 0.854ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Register:IR_reg\|Output\[0\] 3 REG LCFF_X43_Y5_N9 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X43_Y5_N9; Fanout = 2; REG Node = 'Register:IR_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { Clock~clkctrl Register:IR_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { IRload Register:IR_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { IRload {} IRload~combout {} Register:IR_reg|Output[0] {} } { 0.000ns 0.000ns 6.188ns } { 0.000ns 0.854ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputIR\[4\] Register:IR_reg\|Output\[4\] 9.282 ns register " "Info: tco from clock \"Clock\" to destination pin \"outputIR\[4\]\" through register \"Register:IR_reg\|Output\[4\]\" is 9.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Register:IR_reg\|Output\[4\] 3 REG LCFF_X43_Y5_N25 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X43_Y5_N25; Fanout = 1; REG Node = 'Register:IR_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { Clock~clkctrl Register:IR_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.148 ns + Longest register pin " "Info: + Longest register to pin delay is 6.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:IR_reg\|Output\[4\] 1 REG LCFF_X43_Y5_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y5_N25; Fanout = 1; REG Node = 'Register:IR_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:IR_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.162 ns) + CELL(2.986 ns) 6.148 ns outputIR\[4\] 2 PIN PIN_D14 0 " "Info: 2: + IC(3.162 ns) + CELL(2.986 ns) = 6.148 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'outputIR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { Register:IR_reg|Output[4] outputIR[4] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 48.57 % ) " "Info: Total cell delay = 2.986 ns ( 48.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 51.43 % ) " "Info: Total interconnect delay = 3.162 ns ( 51.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { Register:IR_reg|Output[4] outputIR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { Register:IR_reg|Output[4] {} outputIR[4] {} } { 0.000ns 3.162ns } { 0.000ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { Register:IR_reg|Output[4] outputIR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { Register:IR_reg|Output[4] {} outputIR[4] {} } { 0.000ns 3.162ns } { 0.000ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "JMPmux outputMux1\[1\] 11.529 ns Longest " "Info: Longest tpd from source pin \"JMPmux\" to destination pin \"outputMux1\[1\]\" is 11.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns JMPmux 1 PIN PIN_W1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_W1; Fanout = 2; PIN Node = 'JMPmux'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMPmux } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.251 ns) + CELL(0.178 ns) 7.303 ns Multiplexer:mux1\|oDat\[1\]~1 2 COMB LCCOMB_X43_Y5_N18 1 " "Info: 2: + IC(6.251 ns) + CELL(0.178 ns) = 7.303 ns; Loc. = LCCOMB_X43_Y5_N18; Fanout = 1; COMB Node = 'Multiplexer:mux1\|oDat\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { JMPmux Multiplexer:mux1|oDat[1]~1 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(2.840 ns) 11.529 ns outputMux1\[1\] 3 PIN PIN_U19 0 " "Info: 3: + IC(1.386 ns) + CELL(2.840 ns) = 11.529 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'outputMux1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { Multiplexer:mux1|oDat[1]~1 outputMux1[1] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.892 ns ( 33.76 % ) " "Info: Total cell delay = 3.892 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.637 ns ( 66.24 % ) " "Info: Total interconnect delay = 7.637 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.529 ns" { JMPmux Multiplexer:mux1|oDat[1]~1 outputMux1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.529 ns" { JMPmux {} JMPmux~combout {} Multiplexer:mux1|oDat[1]~1 {} outputMux1[1] {} } { 0.000ns 0.000ns 6.251ns 1.386ns } { 0.000ns 0.874ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register:IR_reg\|Output\[2\] inputIR\[2\] Clock -4.134 ns register " "Info: th for register \"Register:IR_reg\|Output\[2\]\" (data pin = \"inputIR\[2\]\", clock pin = \"Clock\") is -4.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Register:IR_reg\|Output\[2\] 3 REG LCFF_X43_Y5_N5 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X43_Y5_N5; Fanout = 1; REG Node = 'Register:IR_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { Clock~clkctrl Register:IR_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.277 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns inputIR\[2\] 1 PIN PIN_T6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'inputIR\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputIR[2] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.178 ns) 7.181 ns Register:IR_reg\|Output\[2\]~feeder 2 COMB LCCOMB_X43_Y5_N4 1 " "Info: 2: + IC(6.159 ns) + CELL(0.178 ns) = 7.181 ns; Loc. = LCCOMB_X43_Y5_N4; Fanout = 1; COMB Node = 'Register:IR_reg\|Output\[2\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.337 ns" { inputIR[2] Register:IR_reg|Output[2]~feeder } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.277 ns Register:IR_reg\|Output\[2\] 3 REG LCFF_X43_Y5_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.277 ns; Loc. = LCFF_X43_Y5_N5; Fanout = 1; REG Node = 'Register:IR_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Register:IR_reg|Output[2]~feeder Register:IR_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "J:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 15.36 % ) " "Info: Total cell delay = 1.118 ns ( 15.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.159 ns ( 84.64 % ) " "Info: Total interconnect delay = 6.159 ns ( 84.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { inputIR[2] Register:IR_reg|Output[2]~feeder Register:IR_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { inputIR[2] {} inputIR[2]~combout {} Register:IR_reg|Output[2]~feeder {} Register:IR_reg|Output[2] {} } { 0.000ns 0.000ns 6.159ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl Register:IR_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { inputIR[2] Register:IR_reg|Output[2]~feeder Register:IR_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { inputIR[2] {} inputIR[2]~combout {} Register:IR_reg|Output[2]~feeder {} Register:IR_reg|Output[2] {} } { 0.000ns 0.000ns 6.159ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 18:10:56 2015 " "Info: Processing ended: Tue Nov 17 18:10:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
