#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Apr 25 11:15:20 2017
# Process ID: 29892
# Current directory: /home/asautaux/yarr
# Command line: vivado
# Log file: /home/asautaux/yarr/vivado.log
# Journal file: /home/asautaux/yarr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/asautaux/yarr/project_pcie_6/project_pcie_6.xpr
launch_simulation
remove_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/in_a_row.vhd
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/in_a_row.vhd
remove_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/inarrow.vhd
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/inarrow.vhd
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
