;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, <0
	SUB 12, @-0
	SUB 12, @-0
	ADD @-127, 100
	CMP -1, <-20
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	SUB 3, 0
	SPL 0, <0
	MOV 172, @200
	SUB @121, 104
	SUB -0, 4
	SUB @121, 104
	SUB @121, 104
	SUB @121, 104
	SUB @121, 104
	SUB @121, 104
	SUB 101, <-0
	ADD 30, 9
	ADD 30, 9
	CMP 312, @-0
	SUB 0, 300
	JMZ 0, <0
	SUB @127, 106
	SUB 3, 0
	SUB 721, -0
	SUB 721, -0
	JMZ -1, @-20
	JMZ 0, <402
	JMZ 0, <402
	SUB 3, 0
	SUB 3, 0
	SUB 30, 9
	SUB 30, 9
	SUB -0, 0
	MOV 3, 0
	MOV 3, 0
	MOV -1, <-20
	MOV @121, 104
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
