#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 28 00:37:29 2019
# Process ID: 3992
# Current directory: F:/VIVADO_lab_projects/final_Project/final_Project.runs/synth_1
# Command line: vivado.exe -log ALU.vds -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: F:/VIVADO_lab_projects/final_Project/final_Project.runs/synth_1/ALU.vds
# Journal file: F:/VIVADO_lab_projects/final_Project/final_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5556 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 272.930 ; gain = 66.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'Flag_Register' [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/Flag_Register.v:3]
INFO: [Synth 8-256] done synthesizing module 'Flag_Register' (1#1) [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/Flag_Register.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-3331] design Flag_Register has unconnected port OpCode[7]
WARNING: [Synth 8-3331] design Flag_Register has unconnected port OpCode[6]
WARNING: [Synth 8-3331] design Flag_Register has unconnected port OpCode[5]
WARNING: [Synth 8-3331] design Flag_Register has unconnected port OpCode[4]
WARNING: [Synth 8-3331] design Flag_Register has unconnected port OpCode[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 309.250 ; gain = 102.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 309.250 ; gain = 102.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 309.250 ; gain = 102.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5545] ROM "Flag_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Flag_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Flag_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Flag_Out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'ones_reg' [F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/ALU.v:105]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 326.145 ; gain = 119.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   2 Input     17 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   2 Input     17 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module Flag_Register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 438.574 ; gain = 232.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Flag_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Flag_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ALU has unconnected port OpCode[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 439.652 ; gain = 233.172
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 439.652 ; gain = 233.172

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ones_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[30]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[29]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[28]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[27]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[26]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[25]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[24]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[23]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[22]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[21]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[20]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[19]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[18]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[17]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[16]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ones_reg[1]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    47|
|4     |LUT2   |   126|
|5     |LUT4   |     4|
|6     |LUT5   |    37|
|7     |LUT6   |    50|
|8     |MUXF7  |     2|
|9     |XORCY  |     1|
|10    |FDRE   |     1|
|11    |LD     |     1|
|12    |LDC    |    16|
|13    |IBUF   |    42|
|14    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   381|
|2     |  f1     |Flag_Register |   197|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 497.902 ; gain = 291.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 497.902 ; gain = 291.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LD => LDCE: 1 instances
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 547.652 ; gain = 341.172
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 547.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 00:38:17 2019...
