$date
	Tue Jan 21 07:40:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AND2_Test $end
$var wire 1 ! Out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$scope module uut $end
$var wire 1 ! Out $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1#
#200
0#
1"
#300
1!
1#
#400
