#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 20 10:22:40 2025
# Process ID         : 6948
# Current directory  : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16076 C:\Users\beltf\Desktop\TFG_todo\Codigo\TFG\chip_tester\chip_tester.xpr
# Log file           : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/vivado.log
# Journal file       : C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester\vivado.jou
# Running On         : Omen_16-xd
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics     
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16415 MB
# Swap memory        : 16642 MB
# Total Virtual      : 33058 MB
# Available Virtual  : 14222 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/beltf/Desktop/TFG_todo/Codigo/TFG/chip_tester/chip_tester.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CHIP_SIM_V2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CHIP_SIM3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source CHIP_SIM3_tb.tcl
run 5 ms
close_sim
