
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 8)  (89 536)  (89 536)  routing T_2_33.span4_horz_r_9 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (92 536)  (92 536)  routing T_2_33.span4_horz_r_9 <X> T_2_33.lc_trk_g1_1


IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (5 0)  (143 528)  (143 528)  routing T_3_33.span12_vert_1 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (146 528)  (146 528)  routing T_3_33.span12_vert_1 <X> T_3_33.lc_trk_g0_1
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (8 1)  (146 529)  (146 529)  routing T_3_33.span12_vert_1 <X> T_3_33.lc_trk_g0_1
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 2)  (213 531)  (213 531)  routing T_4_33.span4_vert_7 <X> T_4_33.span4_horz_l_13
 (12 2)  (214 531)  (214 531)  routing T_4_33.span4_vert_7 <X> T_4_33.span4_horz_l_13


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 12)  (251 540)  (251 540)  routing T_5_33.span12_vert_5 <X> T_5_33.lc_trk_g1_5
 (7 12)  (253 540)  (253 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (254 540)  (254 540)  routing T_5_33.span12_vert_5 <X> T_5_33.lc_trk_g1_5
 (8 13)  (254 541)  (254 541)  routing T_5_33.span12_vert_5 <X> T_5_33.lc_trk_g1_5


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (679 538)  (679 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (2 9)  (734 537)  (734 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (4 2)  (832 531)  (832 531)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g0_2
 (4 3)  (832 530)  (832 530)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g0_2
 (5 3)  (833 530)  (833 530)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g0_2
 (7 3)  (835 530)  (835 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (13 3)  (851 530)  (851 530)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_r_1
 (14 3)  (852 530)  (852 530)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_r_1
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (5 6)  (833 535)  (833 535)  routing T_16_33.span4_horz_r_7 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (836 534)  (836 534)  routing T_16_33.span4_horz_r_7 <X> T_16_33.lc_trk_g0_7
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_vert_18 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span4_vert_18 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g0_2 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (4 2)  (890 531)  (890 531)  routing T_17_33.span4_vert_42 <X> T_17_33.lc_trk_g0_2
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (4 3)  (890 530)  (890 530)  routing T_17_33.span4_vert_42 <X> T_17_33.lc_trk_g0_2
 (5 3)  (891 530)  (891 530)  routing T_17_33.span4_vert_42 <X> T_17_33.lc_trk_g0_2
 (6 3)  (892 530)  (892 530)  routing T_17_33.span4_vert_42 <X> T_17_33.lc_trk_g0_2
 (7 3)  (893 530)  (893 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (5 4)  (891 532)  (891 532)  routing T_17_33.span4_horz_r_5 <X> T_17_33.lc_trk_g0_5
 (7 4)  (893 532)  (893 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g0_5 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (8 5)  (894 533)  (894 533)  routing T_17_33.span4_horz_r_5 <X> T_17_33.lc_trk_g0_5
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g0_2 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 533)  (879 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (11 7)  (907 534)  (907 534)  routing T_17_33.span4_horz_l_14 <X> T_17_33.span4_vert_37
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_19_33

 (11 12)  (1015 540)  (1015 540)  routing T_19_33.span4_horz_r_3 <X> T_19_33.span4_horz_l_15


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (14 2)  (1072 531)  (1072 531)  routing T_20_33.span4_horz_l_13 <X> T_20_33.span4_vert_7
 (14 3)  (1072 530)  (1072 530)  routing T_20_33.span4_horz_l_13 <X> T_20_33.span4_horz_r_1
 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1069 539)  (1069 539)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (10 11)  (1068 538)  (1068 538)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_7 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (1056 543)  (1056 543)  routing T_20_33.span4_vert_7 <X> T_20_33.lc_trk_g1_7
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (6 6)  (1162 535)  (1162 535)  routing T_22_33.span12_vert_23 <X> T_22_33.lc_trk_g0_7
 (7 6)  (1163 535)  (1163 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (11 6)  (1177 535)  (1177 535)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_l_14
 (12 6)  (1178 535)  (1178 535)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_l_14
 (8 7)  (1164 534)  (1164 534)  routing T_22_33.span12_vert_23 <X> T_22_33.lc_trk_g0_7
 (5 8)  (1161 536)  (1161 536)  routing T_22_33.span4_horz_r_9 <X> T_22_33.lc_trk_g1_1
 (7 8)  (1163 536)  (1163 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1164 536)  (1164 536)  routing T_22_33.span4_horz_r_9 <X> T_22_33.lc_trk_g1_1
 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_1 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1179 539)  (1179 539)  routing T_22_33.lc_trk_g0_7 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g0_7 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (13 1)  (1233 529)  (1233 529)  routing T_23_33.span4_vert_1 <X> T_23_33.span4_horz_r_0
 (14 1)  (1234 529)  (1234 529)  routing T_23_33.span4_vert_1 <X> T_23_33.span4_horz_r_0
 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (11 12)  (1231 540)  (1231 540)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_l_15
 (12 12)  (1232 540)  (1232 540)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_l_15


IO_Tile_24_33

 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_horz_l_13 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (13 0)  (1341 528)  (1341 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (14 0)  (1342 528)  (1342 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (5 4)  (1323 532)  (1323 532)  routing T_25_33.span4_horz_r_5 <X> T_25_33.lc_trk_g0_5
 (7 4)  (1325 532)  (1325 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g0_5 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (8 5)  (1326 533)  (1326 533)  routing T_25_33.span4_horz_r_5 <X> T_25_33.lc_trk_g0_5
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 8)  (1323 536)  (1323 536)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1326 536)  (1326 536)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g1_1


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 4)  (1364 532)  (1364 532)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (1 1)  (1427 529)  (1427 529)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (1427 531)  (1427 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (0 8)  (1533 536)  (1533 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_4_32

 (19 7)  (199 519)  (199 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_14_32

 (8 5)  (716 517)  (716 517)  routing T_14_32.sp4_v_t_36 <X> T_14_32.sp4_v_b_4
 (10 5)  (718 517)  (718 517)  routing T_14_32.sp4_v_t_36 <X> T_14_32.sp4_v_b_4


LogicTile_17_32

 (4 0)  (878 512)  (878 512)  routing T_17_32.sp4_v_t_37 <X> T_17_32.sp4_v_b_0
 (8 11)  (882 523)  (882 523)  routing T_17_32.sp4_h_r_7 <X> T_17_32.sp4_v_t_42
 (9 11)  (883 523)  (883 523)  routing T_17_32.sp4_h_r_7 <X> T_17_32.sp4_v_t_42


LogicTile_18_32

 (2 4)  (930 516)  (930 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_22_32

 (3 6)  (1147 518)  (1147 518)  routing T_22_32.sp12_v_b_0 <X> T_22_32.sp12_v_t_23


LogicTile_23_32

 (19 1)  (1217 513)  (1217 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_24_32

 (3 3)  (1255 515)  (1255 515)  routing T_24_32.sp12_v_b_0 <X> T_24_32.sp12_h_l_23


LogicTile_16_31

 (17 3)  (833 499)  (833 499)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 502)  (816 502)  routing T_16_31.glb_netwk_2 <X> T_16_31.glb2local_0
 (1 6)  (817 502)  (817 502)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (31 10)  (847 506)  (847 506)  routing T_16_31.lc_trk_g0_4 <X> T_16_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 506)  (848 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 506)  (852 506)  LC_5 Logic Functioning bit
 (37 10)  (853 506)  (853 506)  LC_5 Logic Functioning bit
 (38 10)  (854 506)  (854 506)  LC_5 Logic Functioning bit
 (39 10)  (855 506)  (855 506)  LC_5 Logic Functioning bit
 (51 10)  (867 506)  (867 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (852 507)  (852 507)  LC_5 Logic Functioning bit
 (37 11)  (853 507)  (853 507)  LC_5 Logic Functioning bit
 (38 11)  (854 507)  (854 507)  LC_5 Logic Functioning bit
 (39 11)  (855 507)  (855 507)  LC_5 Logic Functioning bit


LogicTile_22_31

 (3 4)  (1147 500)  (1147 500)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_h_r_0


LogicTile_28_31

 (2 4)  (1458 500)  (1458 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_31_31

 (8 1)  (1626 497)  (1626 497)  routing T_31_31.sp4_h_l_42 <X> T_31_31.sp4_v_b_1
 (9 1)  (1627 497)  (1627 497)  routing T_31_31.sp4_h_l_42 <X> T_31_31.sp4_v_b_1
 (10 1)  (1628 497)  (1628 497)  routing T_31_31.sp4_h_l_42 <X> T_31_31.sp4_v_b_1


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 494)  (11 494)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_23 lc_trk_g1_7
 (8 15)  (9 495)  (9 495)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g1_7


LogicTile_1_30

 (3 3)  (21 483)  (21 483)  routing T_1_30.sp12_v_b_0 <X> T_1_30.sp12_h_l_23


LogicTile_22_30

 (4 2)  (1148 482)  (1148 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37
 (6 2)  (1150 482)  (1150 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37


LogicTile_23_30

 (6 10)  (1204 490)  (1204 490)  routing T_23_30.sp4_v_b_3 <X> T_23_30.sp4_v_t_43
 (5 11)  (1203 491)  (1203 491)  routing T_23_30.sp4_v_b_3 <X> T_23_30.sp4_v_t_43


LogicTile_29_30

 (6 0)  (1516 480)  (1516 480)  routing T_29_30.sp4_v_t_44 <X> T_29_30.sp4_v_b_0
 (5 1)  (1515 481)  (1515 481)  routing T_29_30.sp4_v_t_44 <X> T_29_30.sp4_v_b_0


LogicTile_3_29

 (11 10)  (137 474)  (137 474)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_v_t_45
 (12 11)  (138 475)  (138 475)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_v_t_45


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0


LogicTile_16_29

 (9 11)  (825 475)  (825 475)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_v_t_42


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_v_b_0
 (11 0)  (885 464)  (885 464)  routing T_17_29.sp4_h_r_9 <X> T_17_29.sp4_v_b_2


LogicTile_18_29

 (3 12)  (931 476)  (931 476)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1
 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1


LogicTile_21_29

 (4 15)  (1094 479)  (1094 479)  routing T_21_29.sp4_h_r_1 <X> T_21_29.sp4_h_l_44
 (6 15)  (1096 479)  (1096 479)  routing T_21_29.sp4_h_r_1 <X> T_21_29.sp4_h_l_44


LogicTile_22_29

 (19 4)  (1163 468)  (1163 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_23_29

 (19 3)  (1217 467)  (1217 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (10 9)  (1208 473)  (1208 473)  routing T_23_29.sp4_h_r_2 <X> T_23_29.sp4_v_b_7
 (8 11)  (1206 475)  (1206 475)  routing T_23_29.sp4_v_b_4 <X> T_23_29.sp4_v_t_42
 (10 11)  (1208 475)  (1208 475)  routing T_23_29.sp4_v_b_4 <X> T_23_29.sp4_v_t_42


RAM_Tile_25_29

 (19 0)  (1325 464)  (1325 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (8 2)  (1314 466)  (1314 466)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_h_l_36
 (9 2)  (1315 466)  (1315 466)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_h_l_36
 (8 5)  (1314 469)  (1314 469)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_v_b_4
 (10 5)  (1316 469)  (1316 469)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_v_b_4


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (16 0)  (1364 464)  (1364 464)  routing T_26_29.sp12_h_l_14 <X> T_26_29.lc_trk_g0_1
 (17 0)  (1365 464)  (1365 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1366 465)  (1366 465)  routing T_26_29.sp12_h_l_14 <X> T_26_29.lc_trk_g0_1
 (8 4)  (1356 468)  (1356 468)  routing T_26_29.sp4_v_b_10 <X> T_26_29.sp4_h_r_4
 (9 4)  (1357 468)  (1357 468)  routing T_26_29.sp4_v_b_10 <X> T_26_29.sp4_h_r_4
 (10 4)  (1358 468)  (1358 468)  routing T_26_29.sp4_v_b_10 <X> T_26_29.sp4_h_r_4
 (15 4)  (1363 468)  (1363 468)  routing T_26_29.sp4_h_l_4 <X> T_26_29.lc_trk_g1_1
 (16 4)  (1364 468)  (1364 468)  routing T_26_29.sp4_h_l_4 <X> T_26_29.lc_trk_g1_1
 (17 4)  (1365 468)  (1365 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1366 468)  (1366 468)  routing T_26_29.sp4_h_l_4 <X> T_26_29.lc_trk_g1_1
 (29 4)  (1377 468)  (1377 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (1384 468)  (1384 468)  LC_2 Logic Functioning bit
 (38 4)  (1386 468)  (1386 468)  LC_2 Logic Functioning bit
 (41 4)  (1389 468)  (1389 468)  LC_2 Logic Functioning bit
 (43 4)  (1391 468)  (1391 468)  LC_2 Logic Functioning bit
 (18 5)  (1366 469)  (1366 469)  routing T_26_29.sp4_h_l_4 <X> T_26_29.lc_trk_g1_1
 (27 5)  (1375 469)  (1375 469)  routing T_26_29.lc_trk_g1_1 <X> T_26_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 469)  (1377 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (48 5)  (1396 469)  (1396 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (12 2)  (1414 466)  (1414 466)  routing T_27_29.sp4_v_t_45 <X> T_27_29.sp4_h_l_39
 (11 3)  (1413 467)  (1413 467)  routing T_27_29.sp4_v_t_45 <X> T_27_29.sp4_h_l_39
 (13 3)  (1415 467)  (1415 467)  routing T_27_29.sp4_v_t_45 <X> T_27_29.sp4_h_l_39


LogicTile_29_29

 (8 6)  (1518 470)  (1518 470)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_41
 (9 6)  (1519 470)  (1519 470)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_41
 (8 9)  (1518 473)  (1518 473)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_7
 (10 9)  (1520 473)  (1520 473)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_7


LogicTile_30_29

 (6 14)  (1570 478)  (1570 478)  routing T_30_29.sp4_h_l_41 <X> T_30_29.sp4_v_t_44


LogicTile_14_28

 (8 9)  (716 457)  (716 457)  routing T_14_28.sp4_v_t_41 <X> T_14_28.sp4_v_b_7
 (10 9)  (718 457)  (718 457)  routing T_14_28.sp4_v_t_41 <X> T_14_28.sp4_v_b_7


LogicTile_16_28

 (19 7)  (835 455)  (835 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_17_28

 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_v_t_37 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_v_t_37 <X> T_17_28.sp4_v_b_3
 (3 12)  (877 460)  (877 460)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1


LogicTile_18_28

 (5 4)  (933 452)  (933 452)  routing T_18_28.sp4_v_b_9 <X> T_18_28.sp4_h_r_3
 (4 5)  (932 453)  (932 453)  routing T_18_28.sp4_v_b_9 <X> T_18_28.sp4_h_r_3
 (6 5)  (934 453)  (934 453)  routing T_18_28.sp4_v_b_9 <X> T_18_28.sp4_h_r_3


LogicTile_19_28

 (14 2)  (996 450)  (996 450)  routing T_19_28.sp4_v_t_1 <X> T_19_28.lc_trk_g0_4
 (14 3)  (996 451)  (996 451)  routing T_19_28.sp4_v_t_1 <X> T_19_28.lc_trk_g0_4
 (16 3)  (998 451)  (998 451)  routing T_19_28.sp4_v_t_1 <X> T_19_28.lc_trk_g0_4
 (17 3)  (999 451)  (999 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 10)  (1010 458)  (1010 458)  routing T_19_28.lc_trk_g2_6 <X> T_19_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 458)  (1011 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 458)  (1012 458)  routing T_19_28.lc_trk_g2_6 <X> T_19_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 458)  (1013 458)  routing T_19_28.lc_trk_g0_4 <X> T_19_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 458)  (1014 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 458)  (1018 458)  LC_5 Logic Functioning bit
 (38 10)  (1020 458)  (1020 458)  LC_5 Logic Functioning bit
 (46 10)  (1028 458)  (1028 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (1004 459)  (1004 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1005 459)  (1005 459)  routing T_19_28.sp12_v_b_14 <X> T_19_28.lc_trk_g2_6
 (30 11)  (1012 459)  (1012 459)  routing T_19_28.lc_trk_g2_6 <X> T_19_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 459)  (1018 459)  LC_5 Logic Functioning bit
 (38 11)  (1020 459)  (1020 459)  LC_5 Logic Functioning bit


LogicTile_20_28

 (5 12)  (1041 460)  (1041 460)  routing T_20_28.sp4_v_b_9 <X> T_20_28.sp4_h_r_9
 (6 13)  (1042 461)  (1042 461)  routing T_20_28.sp4_v_b_9 <X> T_20_28.sp4_h_r_9


LogicTile_21_28

 (0 2)  (1090 450)  (1090 450)  routing T_21_28.glb_netwk_6 <X> T_21_28.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 450)  (1091 450)  routing T_21_28.glb_netwk_6 <X> T_21_28.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 450)  (1092 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 452)  (1090 452)  routing T_21_28.lc_trk_g3_3 <X> T_21_28.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 452)  (1091 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (1102 452)  (1102 452)  routing T_21_28.sp4_h_l_39 <X> T_21_28.sp4_h_r_5
 (0 5)  (1090 453)  (1090 453)  routing T_21_28.lc_trk_g3_3 <X> T_21_28.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 453)  (1091 453)  routing T_21_28.lc_trk_g3_3 <X> T_21_28.wire_logic_cluster/lc_7/cen
 (13 5)  (1103 453)  (1103 453)  routing T_21_28.sp4_h_l_39 <X> T_21_28.sp4_h_r_5
 (22 9)  (1112 457)  (1112 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 457)  (1113 457)  routing T_21_28.sp4_v_b_42 <X> T_21_28.lc_trk_g2_2
 (24 9)  (1114 457)  (1114 457)  routing T_21_28.sp4_v_b_42 <X> T_21_28.lc_trk_g2_2
 (22 12)  (1112 460)  (1112 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1111 461)  (1111 461)  routing T_21_28.sp4_r_v_b_43 <X> T_21_28.lc_trk_g3_3
 (1 14)  (1091 462)  (1091 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (1122 462)  (1122 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 462)  (1123 462)  routing T_21_28.lc_trk_g2_2 <X> T_21_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 462)  (1126 462)  LC_7 Logic Functioning bit
 (37 14)  (1127 462)  (1127 462)  LC_7 Logic Functioning bit
 (38 14)  (1128 462)  (1128 462)  LC_7 Logic Functioning bit
 (39 14)  (1129 462)  (1129 462)  LC_7 Logic Functioning bit
 (45 14)  (1135 462)  (1135 462)  LC_7 Logic Functioning bit
 (0 15)  (1090 463)  (1090 463)  routing T_21_28.glb_netwk_2 <X> T_21_28.wire_logic_cluster/lc_7/s_r
 (31 15)  (1121 463)  (1121 463)  routing T_21_28.lc_trk_g2_2 <X> T_21_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 463)  (1126 463)  LC_7 Logic Functioning bit
 (37 15)  (1127 463)  (1127 463)  LC_7 Logic Functioning bit
 (38 15)  (1128 463)  (1128 463)  LC_7 Logic Functioning bit
 (39 15)  (1129 463)  (1129 463)  LC_7 Logic Functioning bit
 (46 15)  (1136 463)  (1136 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_28

 (5 4)  (1149 452)  (1149 452)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (8 4)  (1152 452)  (1152 452)  routing T_22_28.sp4_v_b_4 <X> T_22_28.sp4_h_r_4
 (9 4)  (1153 452)  (1153 452)  routing T_22_28.sp4_v_b_4 <X> T_22_28.sp4_h_r_4
 (4 5)  (1148 453)  (1148 453)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (6 5)  (1150 453)  (1150 453)  routing T_22_28.sp4_v_b_9 <X> T_22_28.sp4_h_r_3
 (3 8)  (1147 456)  (1147 456)  routing T_22_28.sp12_h_r_1 <X> T_22_28.sp12_v_b_1
 (5 8)  (1149 456)  (1149 456)  routing T_22_28.sp4_v_b_6 <X> T_22_28.sp4_h_r_6
 (3 9)  (1147 457)  (1147 457)  routing T_22_28.sp12_h_r_1 <X> T_22_28.sp12_v_b_1
 (6 9)  (1150 457)  (1150 457)  routing T_22_28.sp4_v_b_6 <X> T_22_28.sp4_h_r_6
 (11 13)  (1155 461)  (1155 461)  routing T_22_28.sp4_h_l_38 <X> T_22_28.sp4_h_r_11
 (13 13)  (1157 461)  (1157 461)  routing T_22_28.sp4_h_l_38 <X> T_22_28.sp4_h_r_11


LogicTile_23_28

 (5 1)  (1203 449)  (1203 449)  routing T_23_28.sp4_h_r_0 <X> T_23_28.sp4_v_b_0
 (28 6)  (1226 454)  (1226 454)  routing T_23_28.lc_trk_g2_6 <X> T_23_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 454)  (1227 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 454)  (1228 454)  routing T_23_28.lc_trk_g2_6 <X> T_23_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 454)  (1229 454)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 454)  (1230 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 454)  (1231 454)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 454)  (1232 454)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 454)  (1234 454)  LC_3 Logic Functioning bit
 (38 6)  (1236 454)  (1236 454)  LC_3 Logic Functioning bit
 (47 6)  (1245 454)  (1245 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (1228 455)  (1228 455)  routing T_23_28.lc_trk_g2_6 <X> T_23_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 455)  (1234 455)  LC_3 Logic Functioning bit
 (38 7)  (1236 455)  (1236 455)  LC_3 Logic Functioning bit
 (10 9)  (1208 457)  (1208 457)  routing T_23_28.sp4_h_r_2 <X> T_23_28.sp4_v_b_7
 (25 10)  (1223 458)  (1223 458)  routing T_23_28.sp4_h_r_38 <X> T_23_28.lc_trk_g2_6
 (27 10)  (1225 458)  (1225 458)  routing T_23_28.lc_trk_g3_7 <X> T_23_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 458)  (1226 458)  routing T_23_28.lc_trk_g3_7 <X> T_23_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 458)  (1227 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 458)  (1228 458)  routing T_23_28.lc_trk_g3_7 <X> T_23_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 458)  (1229 458)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 458)  (1230 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 458)  (1231 458)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 458)  (1232 458)  routing T_23_28.lc_trk_g3_5 <X> T_23_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 458)  (1234 458)  LC_5 Logic Functioning bit
 (38 10)  (1236 458)  (1236 458)  LC_5 Logic Functioning bit
 (51 10)  (1249 458)  (1249 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1220 459)  (1220 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 459)  (1221 459)  routing T_23_28.sp4_h_r_38 <X> T_23_28.lc_trk_g2_6
 (24 11)  (1222 459)  (1222 459)  routing T_23_28.sp4_h_r_38 <X> T_23_28.lc_trk_g2_6
 (30 11)  (1228 459)  (1228 459)  routing T_23_28.lc_trk_g3_7 <X> T_23_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 459)  (1234 459)  LC_5 Logic Functioning bit
 (38 11)  (1236 459)  (1236 459)  LC_5 Logic Functioning bit
 (8 12)  (1206 460)  (1206 460)  routing T_23_28.sp4_v_b_4 <X> T_23_28.sp4_h_r_10
 (9 12)  (1207 460)  (1207 460)  routing T_23_28.sp4_v_b_4 <X> T_23_28.sp4_h_r_10
 (10 12)  (1208 460)  (1208 460)  routing T_23_28.sp4_v_b_4 <X> T_23_28.sp4_h_r_10
 (15 14)  (1213 462)  (1213 462)  routing T_23_28.sp12_v_t_2 <X> T_23_28.lc_trk_g3_5
 (17 14)  (1215 462)  (1215 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1216 462)  (1216 462)  routing T_23_28.sp12_v_t_2 <X> T_23_28.lc_trk_g3_5
 (22 14)  (1220 462)  (1220 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (1216 463)  (1216 463)  routing T_23_28.sp12_v_t_2 <X> T_23_28.lc_trk_g3_5
 (21 15)  (1219 463)  (1219 463)  routing T_23_28.sp4_r_v_b_47 <X> T_23_28.lc_trk_g3_7


LogicTile_24_28

 (6 0)  (1258 448)  (1258 448)  routing T_24_28.sp4_h_r_7 <X> T_24_28.sp4_v_b_0
 (3 8)  (1255 456)  (1255 456)  routing T_24_28.sp12_h_r_1 <X> T_24_28.sp12_v_b_1
 (6 8)  (1258 456)  (1258 456)  routing T_24_28.sp4_h_r_1 <X> T_24_28.sp4_v_b_6
 (3 9)  (1255 457)  (1255 457)  routing T_24_28.sp12_h_r_1 <X> T_24_28.sp12_v_b_1
 (6 13)  (1258 461)  (1258 461)  routing T_24_28.sp4_h_l_44 <X> T_24_28.sp4_h_r_9


RAM_Tile_25_28

 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 448)  (1324 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (22 0)  (1328 448)  (1328 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1333 448)  (1333 448)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_7
 (29 0)  (1335 448)  (1335 448)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_7
 (30 0)  (1336 448)  (1336 448)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_7
 (18 1)  (1324 449)  (1324 449)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (22 1)  (1328 449)  (1328 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1329 449)  (1329 449)  routing T_25_28.sp12_h_r_18 <X> T_25_28.lc_trk_g0_2
 (25 1)  (1331 449)  (1331 449)  routing T_25_28.sp12_h_r_18 <X> T_25_28.lc_trk_g0_2
 (38 1)  (1344 449)  (1344 449)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (39 1)  (1345 449)  (1345 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (1320 450)  (1320 450)  routing T_25_28.sp4_h_r_20 <X> T_25_28.lc_trk_g0_4
 (29 2)  (1335 450)  (1335 450)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_6
 (14 3)  (1320 451)  (1320 451)  routing T_25_28.sp4_h_r_20 <X> T_25_28.lc_trk_g0_4
 (15 3)  (1321 451)  (1321 451)  routing T_25_28.sp4_h_r_20 <X> T_25_28.lc_trk_g0_4
 (16 3)  (1322 451)  (1322 451)  routing T_25_28.sp4_h_r_20 <X> T_25_28.lc_trk_g0_4
 (17 3)  (1323 451)  (1323 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (30 3)  (1336 451)  (1336 451)  routing T_25_28.lc_trk_g0_2 <X> T_25_28.wire_bram/ram/WDATA_6
 (37 3)  (1343 451)  (1343 451)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (38 3)  (1344 451)  (1344 451)  Enable bit of Mux _out_links/OutMux0_1 => wire_bram/ram/RDATA_6 sp4_v_b_2
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (14 4)  (1320 452)  (1320 452)  routing T_25_28.sp4_h_r_8 <X> T_25_28.lc_trk_g1_0
 (26 4)  (1332 452)  (1332 452)  routing T_25_28.lc_trk_g0_4 <X> T_25_28.input0_2
 (27 4)  (1333 452)  (1333 452)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.wire_bram/ram/WDATA_5
 (28 4)  (1334 452)  (1334 452)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.wire_bram/ram/WDATA_5
 (29 4)  (1335 452)  (1335 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 452)  (1336 452)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.wire_bram/ram/WDATA_5
 (38 4)  (1344 452)  (1344 452)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (0 5)  (1306 453)  (1306 453)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (15 5)  (1321 453)  (1321 453)  routing T_25_28.sp4_h_r_8 <X> T_25_28.lc_trk_g1_0
 (16 5)  (1322 453)  (1322 453)  routing T_25_28.sp4_h_r_8 <X> T_25_28.lc_trk_g1_0
 (17 5)  (1323 453)  (1323 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (38 5)  (1344 453)  (1344 453)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (17 6)  (1323 454)  (1323 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (1334 454)  (1334 454)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WDATA_4
 (29 6)  (1335 454)  (1335 454)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_2 wire_bram/ram/WDATA_4
 (14 7)  (1320 455)  (1320 455)  routing T_25_28.sp4_r_v_b_28 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1324 455)  (1324 455)  routing T_25_28.sp4_r_v_b_29 <X> T_25_28.lc_trk_g1_5
 (27 7)  (1333 455)  (1333 455)  routing T_25_28.lc_trk_g1_0 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (30 7)  (1336 455)  (1336 455)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WDATA_4
 (38 7)  (1344 455)  (1344 455)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_4 sp4_v_b_6
 (39 7)  (1345 455)  (1345 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_h_r_34 <X> T_25_28.lc_trk_g2_2
 (26 8)  (1332 456)  (1332 456)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.input0_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (28 8)  (1334 456)  (1334 456)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (15 9)  (1321 457)  (1321 457)  routing T_25_28.sp4_v_b_40 <X> T_25_28.lc_trk_g2_0
 (16 9)  (1322 457)  (1322 457)  routing T_25_28.sp4_v_b_40 <X> T_25_28.lc_trk_g2_0
 (17 9)  (1323 457)  (1323 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_h_r_34 <X> T_25_28.lc_trk_g2_2
 (24 9)  (1330 457)  (1330 457)  routing T_25_28.sp4_h_r_34 <X> T_25_28.lc_trk_g2_2
 (27 9)  (1333 457)  (1333 457)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (37 9)  (1343 457)  (1343 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (39 9)  (1345 457)  (1345 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (25 10)  (1331 458)  (1331 458)  routing T_25_28.sp4_h_r_46 <X> T_25_28.lc_trk_g2_6
 (28 10)  (1334 458)  (1334 458)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.wire_bram/ram/WDATA_2
 (29 10)  (1335 458)  (1335 458)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_2
 (30 10)  (1336 458)  (1336 458)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.wire_bram/ram/WDATA_2
 (37 10)  (1343 458)  (1343 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (14 11)  (1320 459)  (1320 459)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (15 11)  (1321 459)  (1321 459)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1328 459)  (1328 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 459)  (1329 459)  routing T_25_28.sp4_h_r_46 <X> T_25_28.lc_trk_g2_6
 (24 11)  (1330 459)  (1330 459)  routing T_25_28.sp4_h_r_46 <X> T_25_28.lc_trk_g2_6
 (25 11)  (1331 459)  (1331 459)  routing T_25_28.sp4_h_r_46 <X> T_25_28.lc_trk_g2_6
 (26 11)  (1332 459)  (1332 459)  routing T_25_28.lc_trk_g0_3 <X> T_25_28.input0_5
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (30 11)  (1336 459)  (1336 459)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.wire_bram/ram/WDATA_2
 (37 11)  (1343 459)  (1343 459)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (39 11)  (1345 459)  (1345 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (11 12)  (1317 460)  (1317 460)  routing T_25_28.sp4_h_l_40 <X> T_25_28.sp4_v_b_11
 (13 12)  (1319 460)  (1319 460)  routing T_25_28.sp4_h_l_40 <X> T_25_28.sp4_v_b_11
 (15 12)  (1321 460)  (1321 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (16 12)  (1322 460)  (1322 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (17 12)  (1323 460)  (1323 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 460)  (1324 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (21 12)  (1327 460)  (1327 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (22 12)  (1328 460)  (1328 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 460)  (1329 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (24 12)  (1330 460)  (1330 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (25 12)  (1331 460)  (1331 460)  routing T_25_28.bnl_op_2 <X> T_25_28.lc_trk_g3_2
 (27 12)  (1333 460)  (1333 460)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.wire_bram/ram/WDATA_1
 (28 12)  (1334 460)  (1334 460)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.wire_bram/ram/WDATA_1
 (29 12)  (1335 460)  (1335 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (12 13)  (1318 461)  (1318 461)  routing T_25_28.sp4_h_l_40 <X> T_25_28.sp4_v_b_11
 (18 13)  (1324 461)  (1324 461)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (21 13)  (1327 461)  (1327 461)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (22 13)  (1328 461)  (1328 461)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 461)  (1331 461)  routing T_25_28.bnl_op_2 <X> T_25_28.lc_trk_g3_2
 (28 13)  (1334 461)  (1334 461)  routing T_25_28.lc_trk_g2_0 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (30 13)  (1336 461)  (1336 461)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.wire_bram/ram/WDATA_1
 (36 13)  (1342 461)  (1342 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (39 13)  (1345 461)  (1345 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (25 14)  (1331 462)  (1331 462)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g3_6
 (27 14)  (1333 462)  (1333 462)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.wire_bram/ram/WDATA_0
 (28 14)  (1334 462)  (1334 462)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.wire_bram/ram/WDATA_0
 (29 14)  (1335 462)  (1335 462)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_0
 (37 14)  (1343 462)  (1343 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (14 15)  (1320 463)  (1320 463)  routing T_25_28.sp4_r_v_b_44 <X> T_25_28.lc_trk_g3_4
 (17 15)  (1323 463)  (1323 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 463)  (1328 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 463)  (1329 463)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g3_6
 (24 15)  (1330 463)  (1330 463)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g3_6
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (39 15)  (1345 463)  (1345 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_26_28

 (2 10)  (1350 458)  (1350 458)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_27_28

 (5 12)  (1407 460)  (1407 460)  routing T_27_28.sp4_v_b_3 <X> T_27_28.sp4_h_r_9
 (4 13)  (1406 461)  (1406 461)  routing T_27_28.sp4_v_b_3 <X> T_27_28.sp4_h_r_9
 (6 13)  (1408 461)  (1408 461)  routing T_27_28.sp4_v_b_3 <X> T_27_28.sp4_h_r_9


LogicTile_31_28

 (26 2)  (1644 450)  (1644 450)  routing T_31_28.lc_trk_g3_4 <X> T_31_28.wire_logic_cluster/lc_1/in_0
 (31 2)  (1649 450)  (1649 450)  routing T_31_28.lc_trk_g1_5 <X> T_31_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (1650 450)  (1650 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1652 450)  (1652 450)  routing T_31_28.lc_trk_g1_5 <X> T_31_28.wire_logic_cluster/lc_1/in_3
 (40 2)  (1658 450)  (1658 450)  LC_1 Logic Functioning bit
 (42 2)  (1660 450)  (1660 450)  LC_1 Logic Functioning bit
 (51 2)  (1669 450)  (1669 450)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (1645 451)  (1645 451)  routing T_31_28.lc_trk_g3_4 <X> T_31_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 451)  (1646 451)  routing T_31_28.lc_trk_g3_4 <X> T_31_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 451)  (1647 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (1659 451)  (1659 451)  LC_1 Logic Functioning bit
 (43 3)  (1661 451)  (1661 451)  LC_1 Logic Functioning bit
 (15 6)  (1633 454)  (1633 454)  routing T_31_28.sp4_h_r_5 <X> T_31_28.lc_trk_g1_5
 (16 6)  (1634 454)  (1634 454)  routing T_31_28.sp4_h_r_5 <X> T_31_28.lc_trk_g1_5
 (17 6)  (1635 454)  (1635 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1636 455)  (1636 455)  routing T_31_28.sp4_h_r_5 <X> T_31_28.lc_trk_g1_5
 (6 13)  (1624 461)  (1624 461)  routing T_31_28.sp4_h_l_44 <X> T_31_28.sp4_h_r_9
 (14 14)  (1632 462)  (1632 462)  routing T_31_28.sp4_v_b_36 <X> T_31_28.lc_trk_g3_4
 (14 15)  (1632 463)  (1632 463)  routing T_31_28.sp4_v_b_36 <X> T_31_28.lc_trk_g3_4
 (16 15)  (1634 463)  (1634 463)  routing T_31_28.sp4_v_b_36 <X> T_31_28.lc_trk_g3_4
 (17 15)  (1635 463)  (1635 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


IO_Tile_33_28

 (0 0)  (1726 448)  (1726 448)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g0_7 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 452)  (1739 452)  routing T_33_28.lc_trk_g0_4 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (5 5)  (1731 453)  (1731 453)  routing T_33_28.span4_horz_20 <X> T_33_28.lc_trk_g0_4
 (6 5)  (1732 453)  (1732 453)  routing T_33_28.span4_horz_20 <X> T_33_28.lc_trk_g0_4
 (7 5)  (1733 453)  (1733 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g0_7 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 454)  (1731 454)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g0_7
 (7 6)  (1733 454)  (1733 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 455)  (1734 455)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g0_7
 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1


LogicTile_4_27

 (5 14)  (185 446)  (185 446)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_h_l_44


LogicTile_10_27

 (3 0)  (495 432)  (495 432)  routing T_10_27.sp12_h_r_0 <X> T_10_27.sp12_v_b_0
 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_r_0 <X> T_10_27.sp12_v_b_0


LogicTile_12_27

 (8 1)  (608 433)  (608 433)  routing T_12_27.sp4_h_r_1 <X> T_12_27.sp4_v_b_1


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0
 (3 8)  (657 440)  (657 440)  routing T_13_27.sp12_h_r_1 <X> T_13_27.sp12_v_b_1
 (3 9)  (657 441)  (657 441)  routing T_13_27.sp12_h_r_1 <X> T_13_27.sp12_v_b_1
 (19 13)  (673 445)  (673 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0
 (8 8)  (716 440)  (716 440)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_r_7
 (9 8)  (717 440)  (717 440)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_r_7
 (10 8)  (718 440)  (718 440)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_r_7


LogicTile_15_27

 (11 0)  (773 432)  (773 432)  routing T_15_27.sp4_h_r_9 <X> T_15_27.sp4_v_b_2


LogicTile_17_27

 (0 2)  (874 434)  (874 434)  routing T_17_27.glb_netwk_6 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (1 2)  (875 434)  (875 434)  routing T_17_27.glb_netwk_6 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (2 2)  (876 434)  (876 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 436)  (874 436)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_7/cen
 (1 4)  (875 436)  (875 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (906 436)  (906 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 436)  (907 436)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 436)  (908 436)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 436)  (910 436)  LC_2 Logic Functioning bit
 (37 4)  (911 436)  (911 436)  LC_2 Logic Functioning bit
 (38 4)  (912 436)  (912 436)  LC_2 Logic Functioning bit
 (39 4)  (913 436)  (913 436)  LC_2 Logic Functioning bit
 (45 4)  (919 436)  (919 436)  LC_2 Logic Functioning bit
 (1 5)  (875 437)  (875 437)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_7/cen
 (8 5)  (882 437)  (882 437)  routing T_17_27.sp4_h_r_4 <X> T_17_27.sp4_v_b_4
 (31 5)  (905 437)  (905 437)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 437)  (910 437)  LC_2 Logic Functioning bit
 (37 5)  (911 437)  (911 437)  LC_2 Logic Functioning bit
 (38 5)  (912 437)  (912 437)  LC_2 Logic Functioning bit
 (39 5)  (913 437)  (913 437)  LC_2 Logic Functioning bit
 (25 8)  (899 440)  (899 440)  routing T_17_27.sp4_h_r_42 <X> T_17_27.lc_trk_g2_2
 (22 9)  (896 441)  (896 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 441)  (897 441)  routing T_17_27.sp4_h_r_42 <X> T_17_27.lc_trk_g2_2
 (24 9)  (898 441)  (898 441)  routing T_17_27.sp4_h_r_42 <X> T_17_27.lc_trk_g2_2
 (25 9)  (899 441)  (899 441)  routing T_17_27.sp4_h_r_42 <X> T_17_27.lc_trk_g2_2
 (25 12)  (899 444)  (899 444)  routing T_17_27.sp4_v_b_26 <X> T_17_27.lc_trk_g3_2
 (22 13)  (896 445)  (896 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 445)  (897 445)  routing T_17_27.sp4_v_b_26 <X> T_17_27.lc_trk_g3_2
 (1 14)  (875 446)  (875 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 447)  (874 447)  routing T_17_27.glb_netwk_2 <X> T_17_27.wire_logic_cluster/lc_7/s_r


LogicTile_18_27

 (8 0)  (936 432)  (936 432)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_h_r_1
 (9 0)  (937 432)  (937 432)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_h_r_1
 (10 0)  (938 432)  (938 432)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_h_r_1
 (3 4)  (931 436)  (931 436)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0
 (25 4)  (953 436)  (953 436)  routing T_18_27.lft_op_2 <X> T_18_27.lc_trk_g1_2
 (27 4)  (955 436)  (955 436)  routing T_18_27.lc_trk_g1_2 <X> T_18_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 436)  (957 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 436)  (959 436)  routing T_18_27.lc_trk_g2_5 <X> T_18_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 436)  (960 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 436)  (961 436)  routing T_18_27.lc_trk_g2_5 <X> T_18_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 436)  (964 436)  LC_2 Logic Functioning bit
 (38 4)  (966 436)  (966 436)  LC_2 Logic Functioning bit
 (3 5)  (931 437)  (931 437)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0
 (4 5)  (932 437)  (932 437)  routing T_18_27.sp4_h_l_42 <X> T_18_27.sp4_h_r_3
 (6 5)  (934 437)  (934 437)  routing T_18_27.sp4_h_l_42 <X> T_18_27.sp4_h_r_3
 (15 5)  (943 437)  (943 437)  routing T_18_27.bot_op_0 <X> T_18_27.lc_trk_g1_0
 (17 5)  (945 437)  (945 437)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 437)  (950 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 437)  (952 437)  routing T_18_27.lft_op_2 <X> T_18_27.lc_trk_g1_2
 (30 5)  (958 437)  (958 437)  routing T_18_27.lc_trk_g1_2 <X> T_18_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 437)  (964 437)  LC_2 Logic Functioning bit
 (38 5)  (966 437)  (966 437)  LC_2 Logic Functioning bit
 (48 5)  (976 437)  (976 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 8)  (955 440)  (955 440)  routing T_18_27.lc_trk_g1_0 <X> T_18_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 440)  (957 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 440)  (959 440)  routing T_18_27.lc_trk_g2_5 <X> T_18_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 440)  (960 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 440)  (961 440)  routing T_18_27.lc_trk_g2_5 <X> T_18_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 440)  (964 440)  LC_4 Logic Functioning bit
 (38 8)  (966 440)  (966 440)  LC_4 Logic Functioning bit
 (8 9)  (936 441)  (936 441)  routing T_18_27.sp4_h_l_42 <X> T_18_27.sp4_v_b_7
 (9 9)  (937 441)  (937 441)  routing T_18_27.sp4_h_l_42 <X> T_18_27.sp4_v_b_7
 (36 9)  (964 441)  (964 441)  LC_4 Logic Functioning bit
 (38 9)  (966 441)  (966 441)  LC_4 Logic Functioning bit
 (46 9)  (974 441)  (974 441)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (943 442)  (943 442)  routing T_18_27.sp12_v_t_2 <X> T_18_27.lc_trk_g2_5
 (17 10)  (945 442)  (945 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (946 442)  (946 442)  routing T_18_27.sp12_v_t_2 <X> T_18_27.lc_trk_g2_5
 (18 11)  (946 443)  (946 443)  routing T_18_27.sp12_v_t_2 <X> T_18_27.lc_trk_g2_5


LogicTile_19_27

 (5 14)  (987 446)  (987 446)  routing T_19_27.sp4_h_r_6 <X> T_19_27.sp4_h_l_44
 (4 15)  (986 447)  (986 447)  routing T_19_27.sp4_h_r_6 <X> T_19_27.sp4_h_l_44


LogicTile_20_27

 (26 0)  (1062 432)  (1062 432)  routing T_20_27.lc_trk_g1_7 <X> T_20_27.wire_logic_cluster/lc_0/in_0
 (36 0)  (1072 432)  (1072 432)  LC_0 Logic Functioning bit
 (38 0)  (1074 432)  (1074 432)  LC_0 Logic Functioning bit
 (41 0)  (1077 432)  (1077 432)  LC_0 Logic Functioning bit
 (43 0)  (1079 432)  (1079 432)  LC_0 Logic Functioning bit
 (45 0)  (1081 432)  (1081 432)  LC_0 Logic Functioning bit
 (47 0)  (1083 432)  (1083 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1062 433)  (1062 433)  routing T_20_27.lc_trk_g1_7 <X> T_20_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 433)  (1063 433)  routing T_20_27.lc_trk_g1_7 <X> T_20_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 433)  (1065 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 433)  (1073 433)  LC_0 Logic Functioning bit
 (39 1)  (1075 433)  (1075 433)  LC_0 Logic Functioning bit
 (40 1)  (1076 433)  (1076 433)  LC_0 Logic Functioning bit
 (42 1)  (1078 433)  (1078 433)  LC_0 Logic Functioning bit
 (0 2)  (1036 434)  (1036 434)  routing T_20_27.glb_netwk_6 <X> T_20_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 434)  (1037 434)  routing T_20_27.glb_netwk_6 <X> T_20_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 434)  (1038 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 436)  (1036 436)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 436)  (1037 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 436)  (1038 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (1036 437)  (1036 437)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 437)  (1037 437)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_7/cen
 (22 6)  (1058 438)  (1058 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1059 438)  (1059 438)  routing T_20_27.sp12_h_l_12 <X> T_20_27.lc_trk_g1_7
 (22 12)  (1058 444)  (1058 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 444)  (1059 444)  routing T_20_27.sp4_h_r_27 <X> T_20_27.lc_trk_g3_3
 (24 12)  (1060 444)  (1060 444)  routing T_20_27.sp4_h_r_27 <X> T_20_27.lc_trk_g3_3
 (21 13)  (1057 445)  (1057 445)  routing T_20_27.sp4_h_r_27 <X> T_20_27.lc_trk_g3_3
 (1 14)  (1037 446)  (1037 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 447)  (1036 447)  routing T_20_27.glb_netwk_2 <X> T_20_27.wire_logic_cluster/lc_7/s_r


LogicTile_21_27

 (0 2)  (1090 434)  (1090 434)  routing T_21_27.glb_netwk_6 <X> T_21_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 434)  (1091 434)  routing T_21_27.glb_netwk_6 <X> T_21_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 434)  (1092 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1121 434)  (1121 434)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 434)  (1122 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 434)  (1124 434)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 434)  (1126 434)  LC_1 Logic Functioning bit
 (37 2)  (1127 434)  (1127 434)  LC_1 Logic Functioning bit
 (38 2)  (1128 434)  (1128 434)  LC_1 Logic Functioning bit
 (39 2)  (1129 434)  (1129 434)  LC_1 Logic Functioning bit
 (45 2)  (1135 434)  (1135 434)  LC_1 Logic Functioning bit
 (31 3)  (1121 435)  (1121 435)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 435)  (1126 435)  LC_1 Logic Functioning bit
 (37 3)  (1127 435)  (1127 435)  LC_1 Logic Functioning bit
 (38 3)  (1128 435)  (1128 435)  LC_1 Logic Functioning bit
 (39 3)  (1129 435)  (1129 435)  LC_1 Logic Functioning bit
 (1 4)  (1091 436)  (1091 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (1102 436)  (1102 436)  routing T_21_27.sp4_v_b_5 <X> T_21_27.sp4_h_r_5
 (22 4)  (1112 436)  (1112 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1090 437)  (1090 437)  routing T_21_27.lc_trk_g1_3 <X> T_21_27.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 437)  (1091 437)  routing T_21_27.lc_trk_g1_3 <X> T_21_27.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 437)  (1101 437)  routing T_21_27.sp4_v_b_5 <X> T_21_27.sp4_h_r_5
 (21 5)  (1111 437)  (1111 437)  routing T_21_27.sp4_r_v_b_27 <X> T_21_27.lc_trk_g1_3
 (9 6)  (1099 438)  (1099 438)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_h_l_41
 (10 6)  (1100 438)  (1100 438)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_h_l_41
 (22 6)  (1112 438)  (1112 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 438)  (1113 438)  routing T_21_27.sp12_h_l_12 <X> T_21_27.lc_trk_g1_7
 (3 8)  (1093 440)  (1093 440)  routing T_21_27.sp12_h_r_1 <X> T_21_27.sp12_v_b_1
 (3 9)  (1093 441)  (1093 441)  routing T_21_27.sp12_h_r_1 <X> T_21_27.sp12_v_b_1
 (9 11)  (1099 443)  (1099 443)  routing T_21_27.sp4_v_b_7 <X> T_21_27.sp4_v_t_42
 (1 14)  (1091 446)  (1091 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 447)  (1090 447)  routing T_21_27.glb_netwk_2 <X> T_21_27.wire_logic_cluster/lc_7/s_r


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (15 0)  (1159 432)  (1159 432)  routing T_22_27.lft_op_1 <X> T_22_27.lc_trk_g0_1
 (17 0)  (1161 432)  (1161 432)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 432)  (1162 432)  routing T_22_27.lft_op_1 <X> T_22_27.lc_trk_g0_1
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (0 2)  (1144 434)  (1144 434)  routing T_22_27.glb_netwk_6 <X> T_22_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 434)  (1145 434)  routing T_22_27.glb_netwk_6 <X> T_22_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 434)  (1146 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (14 2)  (1158 434)  (1158 434)  routing T_22_27.wire_logic_cluster/lc_4/out <X> T_22_27.lc_trk_g0_4
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (17 3)  (1161 435)  (1161 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (1144 436)  (1144 436)  routing T_22_27.lc_trk_g3_3 <X> T_22_27.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 436)  (1145 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 436)  (1149 436)  routing T_22_27.sp4_v_b_3 <X> T_22_27.sp4_h_r_3
 (8 4)  (1152 436)  (1152 436)  routing T_22_27.sp4_h_l_45 <X> T_22_27.sp4_h_r_4
 (10 4)  (1154 436)  (1154 436)  routing T_22_27.sp4_h_l_45 <X> T_22_27.sp4_h_r_4
 (22 4)  (1166 436)  (1166 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 436)  (1167 436)  routing T_22_27.sp12_h_l_16 <X> T_22_27.lc_trk_g1_3
 (29 4)  (1173 436)  (1173 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 436)  (1175 436)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 436)  (1176 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 436)  (1177 436)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 436)  (1178 436)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 436)  (1180 436)  LC_2 Logic Functioning bit
 (38 4)  (1182 436)  (1182 436)  LC_2 Logic Functioning bit
 (0 5)  (1144 437)  (1144 437)  routing T_22_27.lc_trk_g3_3 <X> T_22_27.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 437)  (1145 437)  routing T_22_27.lc_trk_g3_3 <X> T_22_27.wire_logic_cluster/lc_7/cen
 (6 5)  (1150 437)  (1150 437)  routing T_22_27.sp4_v_b_3 <X> T_22_27.sp4_h_r_3
 (21 5)  (1165 437)  (1165 437)  routing T_22_27.sp12_h_l_16 <X> T_22_27.lc_trk_g1_3
 (31 5)  (1175 437)  (1175 437)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 437)  (1180 437)  LC_2 Logic Functioning bit
 (38 5)  (1182 437)  (1182 437)  LC_2 Logic Functioning bit
 (51 5)  (1195 437)  (1195 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (36 8)  (1180 440)  (1180 440)  LC_4 Logic Functioning bit
 (38 8)  (1182 440)  (1182 440)  LC_4 Logic Functioning bit
 (41 8)  (1185 440)  (1185 440)  LC_4 Logic Functioning bit
 (43 8)  (1187 440)  (1187 440)  LC_4 Logic Functioning bit
 (45 8)  (1189 440)  (1189 440)  LC_4 Logic Functioning bit
 (26 9)  (1170 441)  (1170 441)  routing T_22_27.lc_trk_g1_3 <X> T_22_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 441)  (1171 441)  routing T_22_27.lc_trk_g1_3 <X> T_22_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 441)  (1173 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 441)  (1181 441)  LC_4 Logic Functioning bit
 (39 9)  (1183 441)  (1183 441)  LC_4 Logic Functioning bit
 (40 9)  (1184 441)  (1184 441)  LC_4 Logic Functioning bit
 (42 9)  (1186 441)  (1186 441)  LC_4 Logic Functioning bit
 (6 10)  (1150 442)  (1150 442)  routing T_22_27.sp4_h_l_36 <X> T_22_27.sp4_v_t_43
 (26 10)  (1170 442)  (1170 442)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_5/in_0
 (31 10)  (1175 442)  (1175 442)  routing T_22_27.lc_trk_g0_4 <X> T_22_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 442)  (1176 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 442)  (1180 442)  LC_5 Logic Functioning bit
 (38 10)  (1182 442)  (1182 442)  LC_5 Logic Functioning bit
 (51 10)  (1195 442)  (1195 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1170 443)  (1170 443)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 443)  (1171 443)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 443)  (1172 443)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 443)  (1173 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 443)  (1181 443)  LC_5 Logic Functioning bit
 (39 11)  (1183 443)  (1183 443)  LC_5 Logic Functioning bit
 (21 12)  (1165 444)  (1165 444)  routing T_22_27.sp4_v_t_14 <X> T_22_27.lc_trk_g3_3
 (22 12)  (1166 444)  (1166 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1167 444)  (1167 444)  routing T_22_27.sp4_v_t_14 <X> T_22_27.lc_trk_g3_3
 (31 12)  (1175 444)  (1175 444)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 444)  (1176 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 444)  (1177 444)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 444)  (1178 444)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 444)  (1180 444)  LC_6 Logic Functioning bit
 (38 12)  (1182 444)  (1182 444)  LC_6 Logic Functioning bit
 (47 12)  (1191 444)  (1191 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (1170 445)  (1170 445)  routing T_22_27.lc_trk_g1_3 <X> T_22_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 445)  (1171 445)  routing T_22_27.lc_trk_g1_3 <X> T_22_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 445)  (1173 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 445)  (1175 445)  routing T_22_27.lc_trk_g3_6 <X> T_22_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 445)  (1181 445)  LC_6 Logic Functioning bit
 (39 13)  (1183 445)  (1183 445)  LC_6 Logic Functioning bit
 (1 14)  (1145 446)  (1145 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1169 446)  (1169 446)  routing T_22_27.sp4_v_b_30 <X> T_22_27.lc_trk_g3_6
 (0 15)  (1144 447)  (1144 447)  routing T_22_27.glb_netwk_2 <X> T_22_27.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 447)  (1166 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1167 447)  (1167 447)  routing T_22_27.sp4_v_b_30 <X> T_22_27.lc_trk_g3_6


LogicTile_23_27

 (21 0)  (1219 432)  (1219 432)  routing T_23_27.sp12_h_r_3 <X> T_23_27.lc_trk_g0_3
 (22 0)  (1220 432)  (1220 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1222 432)  (1222 432)  routing T_23_27.sp12_h_r_3 <X> T_23_27.lc_trk_g0_3
 (8 1)  (1206 433)  (1206 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (9 1)  (1207 433)  (1207 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (10 1)  (1208 433)  (1208 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (21 1)  (1219 433)  (1219 433)  routing T_23_27.sp12_h_r_3 <X> T_23_27.lc_trk_g0_3
 (27 2)  (1225 434)  (1225 434)  routing T_23_27.lc_trk_g3_1 <X> T_23_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 434)  (1226 434)  routing T_23_27.lc_trk_g3_1 <X> T_23_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 434)  (1227 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 434)  (1229 434)  routing T_23_27.lc_trk_g2_6 <X> T_23_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 434)  (1230 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 434)  (1231 434)  routing T_23_27.lc_trk_g2_6 <X> T_23_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 434)  (1234 434)  LC_1 Logic Functioning bit
 (38 2)  (1236 434)  (1236 434)  LC_1 Logic Functioning bit
 (46 2)  (1244 434)  (1244 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (1229 435)  (1229 435)  routing T_23_27.lc_trk_g2_6 <X> T_23_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 435)  (1234 435)  LC_1 Logic Functioning bit
 (38 3)  (1236 435)  (1236 435)  LC_1 Logic Functioning bit
 (5 5)  (1203 437)  (1203 437)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_3
 (9 8)  (1207 440)  (1207 440)  routing T_23_27.sp4_v_t_42 <X> T_23_27.sp4_h_r_7
 (29 8)  (1227 440)  (1227 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 440)  (1229 440)  routing T_23_27.lc_trk_g3_6 <X> T_23_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 440)  (1230 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 440)  (1231 440)  routing T_23_27.lc_trk_g3_6 <X> T_23_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 440)  (1232 440)  routing T_23_27.lc_trk_g3_6 <X> T_23_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 440)  (1234 440)  LC_4 Logic Functioning bit
 (38 8)  (1236 440)  (1236 440)  LC_4 Logic Functioning bit
 (30 9)  (1228 441)  (1228 441)  routing T_23_27.lc_trk_g0_3 <X> T_23_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 441)  (1229 441)  routing T_23_27.lc_trk_g3_6 <X> T_23_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 441)  (1234 441)  LC_4 Logic Functioning bit
 (38 9)  (1236 441)  (1236 441)  LC_4 Logic Functioning bit
 (46 9)  (1244 441)  (1244 441)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (1203 442)  (1203 442)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_h_l_43
 (25 10)  (1223 442)  (1223 442)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g2_6
 (4 11)  (1202 443)  (1202 443)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_h_l_43
 (22 11)  (1220 443)  (1220 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1222 443)  (1222 443)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g2_6
 (25 11)  (1223 443)  (1223 443)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g2_6
 (12 12)  (1210 444)  (1210 444)  routing T_23_27.sp4_v_b_5 <X> T_23_27.sp4_h_r_11
 (15 12)  (1213 444)  (1213 444)  routing T_23_27.sp4_v_t_28 <X> T_23_27.lc_trk_g3_1
 (16 12)  (1214 444)  (1214 444)  routing T_23_27.sp4_v_t_28 <X> T_23_27.lc_trk_g3_1
 (17 12)  (1215 444)  (1215 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (11 13)  (1209 445)  (1209 445)  routing T_23_27.sp4_v_b_5 <X> T_23_27.sp4_h_r_11
 (13 13)  (1211 445)  (1211 445)  routing T_23_27.sp4_v_b_5 <X> T_23_27.sp4_h_r_11
 (25 14)  (1223 446)  (1223 446)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g3_6
 (22 15)  (1220 447)  (1220 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1222 447)  (1222 447)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g3_6
 (25 15)  (1223 447)  (1223 447)  routing T_23_27.sp12_v_b_6 <X> T_23_27.lc_trk_g3_6


LogicTile_24_27

 (15 1)  (1267 433)  (1267 433)  routing T_24_27.sp4_v_t_5 <X> T_24_27.lc_trk_g0_0
 (16 1)  (1268 433)  (1268 433)  routing T_24_27.sp4_v_t_5 <X> T_24_27.lc_trk_g0_0
 (17 1)  (1269 433)  (1269 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 2)  (1278 434)  (1278 434)  routing T_24_27.lc_trk_g2_5 <X> T_24_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 434)  (1280 434)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 434)  (1281 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 434)  (1282 434)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 434)  (1283 434)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 434)  (1284 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 434)  (1285 434)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 434)  (1286 434)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 434)  (1289 434)  LC_1 Logic Functioning bit
 (39 2)  (1291 434)  (1291 434)  LC_1 Logic Functioning bit
 (14 3)  (1266 435)  (1266 435)  routing T_24_27.sp4_r_v_b_28 <X> T_24_27.lc_trk_g0_4
 (17 3)  (1269 435)  (1269 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1280 435)  (1280 435)  routing T_24_27.lc_trk_g2_5 <X> T_24_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 435)  (1281 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 435)  (1282 435)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 435)  (1283 435)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 435)  (1288 435)  LC_1 Logic Functioning bit
 (38 3)  (1290 435)  (1290 435)  LC_1 Logic Functioning bit
 (40 3)  (1292 435)  (1292 435)  LC_1 Logic Functioning bit
 (41 3)  (1293 435)  (1293 435)  LC_1 Logic Functioning bit
 (42 3)  (1294 435)  (1294 435)  LC_1 Logic Functioning bit
 (43 3)  (1295 435)  (1295 435)  LC_1 Logic Functioning bit
 (48 3)  (1300 435)  (1300 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (1279 436)  (1279 436)  routing T_24_27.lc_trk_g1_0 <X> T_24_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 436)  (1281 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 436)  (1283 436)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 436)  (1284 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 436)  (1286 436)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 436)  (1288 436)  LC_2 Logic Functioning bit
 (38 4)  (1290 436)  (1290 436)  LC_2 Logic Functioning bit
 (14 5)  (1266 437)  (1266 437)  routing T_24_27.sp12_h_r_16 <X> T_24_27.lc_trk_g1_0
 (16 5)  (1268 437)  (1268 437)  routing T_24_27.sp12_h_r_16 <X> T_24_27.lc_trk_g1_0
 (17 5)  (1269 437)  (1269 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 5)  (1283 437)  (1283 437)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 437)  (1288 437)  LC_2 Logic Functioning bit
 (38 5)  (1290 437)  (1290 437)  LC_2 Logic Functioning bit
 (25 6)  (1277 438)  (1277 438)  routing T_24_27.sp4_h_l_11 <X> T_24_27.lc_trk_g1_6
 (28 6)  (1280 438)  (1280 438)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 438)  (1281 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 438)  (1282 438)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 438)  (1283 438)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 438)  (1284 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 438)  (1285 438)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 438)  (1286 438)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (40 6)  (1292 438)  (1292 438)  LC_3 Logic Functioning bit
 (42 6)  (1294 438)  (1294 438)  LC_3 Logic Functioning bit
 (48 6)  (1300 438)  (1300 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (1274 439)  (1274 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1275 439)  (1275 439)  routing T_24_27.sp4_h_l_11 <X> T_24_27.lc_trk_g1_6
 (24 7)  (1276 439)  (1276 439)  routing T_24_27.sp4_h_l_11 <X> T_24_27.lc_trk_g1_6
 (25 7)  (1277 439)  (1277 439)  routing T_24_27.sp4_h_l_11 <X> T_24_27.lc_trk_g1_6
 (30 7)  (1282 439)  (1282 439)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 439)  (1283 439)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (40 7)  (1292 439)  (1292 439)  LC_3 Logic Functioning bit
 (42 7)  (1294 439)  (1294 439)  LC_3 Logic Functioning bit
 (15 8)  (1267 440)  (1267 440)  routing T_24_27.rgt_op_1 <X> T_24_27.lc_trk_g2_1
 (17 8)  (1269 440)  (1269 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1270 440)  (1270 440)  routing T_24_27.rgt_op_1 <X> T_24_27.lc_trk_g2_1
 (32 8)  (1284 440)  (1284 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 440)  (1285 440)  routing T_24_27.lc_trk_g2_1 <X> T_24_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 440)  (1288 440)  LC_4 Logic Functioning bit
 (38 8)  (1290 440)  (1290 440)  LC_4 Logic Functioning bit
 (29 9)  (1281 441)  (1281 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 441)  (1289 441)  LC_4 Logic Functioning bit
 (39 9)  (1291 441)  (1291 441)  LC_4 Logic Functioning bit
 (48 9)  (1300 441)  (1300 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (1267 442)  (1267 442)  routing T_24_27.tnr_op_5 <X> T_24_27.lc_trk_g2_5
 (17 10)  (1269 442)  (1269 442)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (29 10)  (1281 442)  (1281 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 442)  (1283 442)  routing T_24_27.lc_trk_g3_5 <X> T_24_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 442)  (1284 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 442)  (1285 442)  routing T_24_27.lc_trk_g3_5 <X> T_24_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 442)  (1286 442)  routing T_24_27.lc_trk_g3_5 <X> T_24_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 442)  (1288 442)  LC_5 Logic Functioning bit
 (38 10)  (1290 442)  (1290 442)  LC_5 Logic Functioning bit
 (22 11)  (1274 443)  (1274 443)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1276 443)  (1276 443)  routing T_24_27.tnr_op_6 <X> T_24_27.lc_trk_g2_6
 (36 11)  (1288 443)  (1288 443)  LC_5 Logic Functioning bit
 (38 11)  (1290 443)  (1290 443)  LC_5 Logic Functioning bit
 (52 11)  (1304 443)  (1304 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (1278 444)  (1278 444)  routing T_24_27.lc_trk_g0_4 <X> T_24_27.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 444)  (1283 444)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 444)  (1284 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 444)  (1286 444)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 444)  (1288 444)  LC_6 Logic Functioning bit
 (38 12)  (1290 444)  (1290 444)  LC_6 Logic Functioning bit
 (29 13)  (1281 445)  (1281 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 445)  (1283 445)  routing T_24_27.lc_trk_g1_6 <X> T_24_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 445)  (1289 445)  LC_6 Logic Functioning bit
 (39 13)  (1291 445)  (1291 445)  LC_6 Logic Functioning bit
 (15 14)  (1267 446)  (1267 446)  routing T_24_27.sp4_h_l_16 <X> T_24_27.lc_trk_g3_5
 (16 14)  (1268 446)  (1268 446)  routing T_24_27.sp4_h_l_16 <X> T_24_27.lc_trk_g3_5
 (17 14)  (1269 446)  (1269 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1274 446)  (1274 446)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1276 446)  (1276 446)  routing T_24_27.tnr_op_7 <X> T_24_27.lc_trk_g3_7
 (28 14)  (1280 446)  (1280 446)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 446)  (1281 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 446)  (1282 446)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 446)  (1283 446)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 446)  (1284 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 446)  (1285 446)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 446)  (1286 446)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 446)  (1289 446)  LC_7 Logic Functioning bit
 (39 14)  (1291 446)  (1291 446)  LC_7 Logic Functioning bit
 (41 14)  (1293 446)  (1293 446)  LC_7 Logic Functioning bit
 (43 14)  (1295 446)  (1295 446)  LC_7 Logic Functioning bit
 (47 14)  (1299 446)  (1299 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (1260 447)  (1260 447)  routing T_24_27.sp4_v_b_7 <X> T_24_27.sp4_v_t_47
 (10 15)  (1262 447)  (1262 447)  routing T_24_27.sp4_v_b_7 <X> T_24_27.sp4_v_t_47
 (18 15)  (1270 447)  (1270 447)  routing T_24_27.sp4_h_l_16 <X> T_24_27.lc_trk_g3_5
 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (1282 447)  (1282 447)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 447)  (1283 447)  routing T_24_27.lc_trk_g3_7 <X> T_24_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 447)  (1289 447)  LC_7 Logic Functioning bit
 (39 15)  (1291 447)  (1291 447)  LC_7 Logic Functioning bit
 (41 15)  (1293 447)  (1293 447)  LC_7 Logic Functioning bit
 (43 15)  (1295 447)  (1295 447)  LC_7 Logic Functioning bit


RAM_Tile_25_27

 (22 0)  (1328 432)  (1328 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 432)  (1329 432)  routing T_25_27.sp12_h_r_11 <X> T_25_27.lc_trk_g0_3
 (27 0)  (1333 432)  (1333 432)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.wire_bram/ram/WDATA_15
 (28 0)  (1334 432)  (1334 432)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.wire_bram/ram/WDATA_15
 (29 0)  (1335 432)  (1335 432)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_2 wire_bram/ram/WDATA_15
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 433)  (1315 433)  routing T_25_27.sp4_v_t_36 <X> T_25_27.sp4_v_b_1
 (30 1)  (1336 433)  (1336 433)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.wire_bram/ram/WDATA_15
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 434)  (1328 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 434)  (1329 434)  routing T_25_27.sp12_h_l_12 <X> T_25_27.lc_trk_g0_7
 (25 2)  (1331 434)  (1331 434)  routing T_25_27.lft_op_6 <X> T_25_27.lc_trk_g0_6
 (27 2)  (1333 434)  (1333 434)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.wire_bram/ram/WDATA_14
 (28 2)  (1334 434)  (1334 434)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.wire_bram/ram/WDATA_14
 (29 2)  (1335 434)  (1335 434)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (1336 434)  (1336 434)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.wire_bram/ram/WDATA_14
 (22 3)  (1328 435)  (1328 435)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1330 435)  (1330 435)  routing T_25_27.lft_op_6 <X> T_25_27.lc_trk_g0_6
 (30 3)  (1336 435)  (1336 435)  routing T_25_27.lc_trk_g3_7 <X> T_25_27.wire_bram/ram/WDATA_14
 (14 4)  (1320 436)  (1320 436)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (16 4)  (1322 436)  (1322 436)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g1_1
 (17 4)  (1323 436)  (1323 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1324 436)  (1324 436)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g1_1
 (28 4)  (1334 436)  (1334 436)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_13
 (29 4)  (1335 436)  (1335 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 436)  (1336 436)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_13
 (14 5)  (1320 437)  (1320 437)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (16 5)  (1322 437)  (1322 437)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (17 5)  (1323 437)  (1323 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1324 437)  (1324 437)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g1_1
 (27 5)  (1333 437)  (1333 437)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (30 5)  (1336 437)  (1336 437)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_13
 (22 6)  (1328 438)  (1328 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1332 438)  (1332 438)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input0_3
 (28 6)  (1334 438)  (1334 438)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.wire_bram/ram/WDATA_12
 (29 6)  (1335 438)  (1335 438)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_12
 (12 7)  (1318 439)  (1318 439)  routing T_25_27.sp4_h_l_40 <X> T_25_27.sp4_v_t_40
 (26 7)  (1332 439)  (1332 439)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input0_3
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (37 7)  (1343 439)  (1343 439)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (14 8)  (1320 440)  (1320 440)  routing T_25_27.sp4_h_r_32 <X> T_25_27.lc_trk_g2_0
 (25 8)  (1331 440)  (1331 440)  routing T_25_27.sp4_v_t_15 <X> T_25_27.lc_trk_g2_2
 (26 8)  (1332 440)  (1332 440)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_4
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (15 9)  (1321 441)  (1321 441)  routing T_25_27.sp4_h_r_32 <X> T_25_27.lc_trk_g2_0
 (16 9)  (1322 441)  (1322 441)  routing T_25_27.sp4_h_r_32 <X> T_25_27.lc_trk_g2_0
 (17 9)  (1323 441)  (1323 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (22 9)  (1328 441)  (1328 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (1329 441)  (1329 441)  routing T_25_27.sp4_v_t_15 <X> T_25_27.lc_trk_g2_2
 (28 9)  (1334 441)  (1334 441)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_4
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (21 10)  (1327 442)  (1327 442)  routing T_25_27.sp4_v_b_31 <X> T_25_27.lc_trk_g2_7
 (22 10)  (1328 442)  (1328 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 442)  (1329 442)  routing T_25_27.sp4_v_b_31 <X> T_25_27.lc_trk_g2_7
 (29 10)  (1335 442)  (1335 442)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_10
 (30 10)  (1336 442)  (1336 442)  routing T_25_27.lc_trk_g0_6 <X> T_25_27.wire_bram/ram/WDATA_10
 (39 10)  (1345 442)  (1345 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (3 11)  (1309 443)  (1309 443)  routing T_25_27.sp12_v_b_1 <X> T_25_27.sp12_h_l_22
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1333 443)  (1333 443)  routing T_25_27.lc_trk_g1_0 <X> T_25_27.input0_5
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (30 11)  (1336 443)  (1336 443)  routing T_25_27.lc_trk_g0_6 <X> T_25_27.wire_bram/ram/WDATA_10
 (25 12)  (1331 444)  (1331 444)  routing T_25_27.sp4_h_r_42 <X> T_25_27.lc_trk_g3_2
 (26 12)  (1332 444)  (1332 444)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (29 12)  (1335 444)  (1335 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (22 13)  (1328 445)  (1328 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 445)  (1329 445)  routing T_25_27.sp4_h_r_42 <X> T_25_27.lc_trk_g3_2
 (24 13)  (1330 445)  (1330 445)  routing T_25_27.sp4_h_r_42 <X> T_25_27.lc_trk_g3_2
 (25 13)  (1331 445)  (1331 445)  routing T_25_27.sp4_h_r_42 <X> T_25_27.lc_trk_g3_2
 (26 13)  (1332 445)  (1332 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (27 13)  (1333 445)  (1333 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (30 13)  (1336 445)  (1336 445)  routing T_25_27.lc_trk_g0_3 <X> T_25_27.wire_bram/ram/WDATA_9
 (39 13)  (1345 445)  (1345 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 446)  (1322 446)  routing T_25_27.sp4_v_t_24 <X> T_25_27.lc_trk_g3_5
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 446)  (1324 446)  routing T_25_27.sp4_v_t_24 <X> T_25_27.lc_trk_g3_5
 (22 14)  (1328 446)  (1328 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1329 446)  (1329 446)  routing T_25_27.sp4_h_r_31 <X> T_25_27.lc_trk_g3_7
 (24 14)  (1330 446)  (1330 446)  routing T_25_27.sp4_h_r_31 <X> T_25_27.lc_trk_g3_7
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (26 14)  (1332 446)  (1332 446)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_7
 (28 14)  (1334 446)  (1334 446)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.wire_bram/ram/WDATA_8
 (29 14)  (1335 446)  (1335 446)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (14 15)  (1320 447)  (1320 447)  routing T_25_27.sp4_r_v_b_44 <X> T_25_27.lc_trk_g3_4
 (17 15)  (1323 447)  (1323 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1324 447)  (1324 447)  routing T_25_27.sp4_v_t_24 <X> T_25_27.lc_trk_g3_5
 (21 15)  (1327 447)  (1327 447)  routing T_25_27.sp4_h_r_31 <X> T_25_27.lc_trk_g3_7
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 447)  (1329 447)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (24 15)  (1330 447)  (1330 447)  routing T_25_27.sp4_h_l_27 <X> T_25_27.lc_trk_g3_6
 (26 15)  (1332 447)  (1332 447)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_7
 (27 15)  (1333 447)  (1333 447)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_7
 (28 15)  (1334 447)  (1334 447)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (30 15)  (1336 447)  (1336 447)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.wire_bram/ram/WDATA_8


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (12 6)  (1360 438)  (1360 438)  routing T_26_27.sp4_v_b_5 <X> T_26_27.sp4_h_l_40
 (6 14)  (1354 446)  (1354 446)  routing T_26_27.sp4_h_l_41 <X> T_26_27.sp4_v_t_44


LogicTile_27_27

 (27 4)  (1429 436)  (1429 436)  routing T_27_27.lc_trk_g3_6 <X> T_27_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 436)  (1430 436)  routing T_27_27.lc_trk_g3_6 <X> T_27_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 436)  (1431 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 436)  (1432 436)  routing T_27_27.lc_trk_g3_6 <X> T_27_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 436)  (1434 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 436)  (1435 436)  routing T_27_27.lc_trk_g3_0 <X> T_27_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 436)  (1436 436)  routing T_27_27.lc_trk_g3_0 <X> T_27_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 436)  (1438 436)  LC_2 Logic Functioning bit
 (38 4)  (1440 436)  (1440 436)  LC_2 Logic Functioning bit
 (48 4)  (1450 436)  (1450 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (30 5)  (1432 437)  (1432 437)  routing T_27_27.lc_trk_g3_6 <X> T_27_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (1438 437)  (1438 437)  LC_2 Logic Functioning bit
 (38 5)  (1440 437)  (1440 437)  LC_2 Logic Functioning bit
 (14 12)  (1416 444)  (1416 444)  routing T_27_27.sp4_v_t_21 <X> T_27_27.lc_trk_g3_0
 (14 13)  (1416 445)  (1416 445)  routing T_27_27.sp4_v_t_21 <X> T_27_27.lc_trk_g3_0
 (16 13)  (1418 445)  (1418 445)  routing T_27_27.sp4_v_t_21 <X> T_27_27.lc_trk_g3_0
 (17 13)  (1419 445)  (1419 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (25 14)  (1427 446)  (1427 446)  routing T_27_27.sp4_h_r_46 <X> T_27_27.lc_trk_g3_6
 (22 15)  (1424 447)  (1424 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1425 447)  (1425 447)  routing T_27_27.sp4_h_r_46 <X> T_27_27.lc_trk_g3_6
 (24 15)  (1426 447)  (1426 447)  routing T_27_27.sp4_h_r_46 <X> T_27_27.lc_trk_g3_6
 (25 15)  (1427 447)  (1427 447)  routing T_27_27.sp4_h_r_46 <X> T_27_27.lc_trk_g3_6


LogicTile_29_27

 (3 0)  (1513 432)  (1513 432)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_4_26

 (3 14)  (183 430)  (183 430)  routing T_4_26.sp12_v_b_1 <X> T_4_26.sp12_v_t_22


LogicTile_13_26

 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0


LogicTile_17_26

 (19 10)  (893 426)  (893 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_26

 (36 0)  (964 416)  (964 416)  LC_0 Logic Functioning bit
 (38 0)  (966 416)  (966 416)  LC_0 Logic Functioning bit
 (41 0)  (969 416)  (969 416)  LC_0 Logic Functioning bit
 (43 0)  (971 416)  (971 416)  LC_0 Logic Functioning bit
 (45 0)  (973 416)  (973 416)  LC_0 Logic Functioning bit
 (22 1)  (950 417)  (950 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 417)  (951 417)  routing T_18_26.sp4_v_b_18 <X> T_18_26.lc_trk_g0_2
 (24 1)  (952 417)  (952 417)  routing T_18_26.sp4_v_b_18 <X> T_18_26.lc_trk_g0_2
 (26 1)  (954 417)  (954 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 417)  (955 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 417)  (956 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 417)  (965 417)  LC_0 Logic Functioning bit
 (39 1)  (967 417)  (967 417)  LC_0 Logic Functioning bit
 (40 1)  (968 417)  (968 417)  LC_0 Logic Functioning bit
 (42 1)  (970 417)  (970 417)  LC_0 Logic Functioning bit
 (0 2)  (928 418)  (928 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (1 2)  (929 418)  (929 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (929 420)  (929 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 421)  (929 421)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_7/cen
 (8 8)  (936 424)  (936 424)  routing T_18_26.sp4_v_b_1 <X> T_18_26.sp4_h_r_7
 (9 8)  (937 424)  (937 424)  routing T_18_26.sp4_v_b_1 <X> T_18_26.sp4_h_r_7
 (10 8)  (938 424)  (938 424)  routing T_18_26.sp4_v_b_1 <X> T_18_26.sp4_h_r_7
 (5 12)  (933 428)  (933 428)  routing T_18_26.sp4_v_b_3 <X> T_18_26.sp4_h_r_9
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 428)  (951 428)  routing T_18_26.sp12_v_b_11 <X> T_18_26.lc_trk_g3_3
 (4 13)  (932 429)  (932 429)  routing T_18_26.sp4_v_b_3 <X> T_18_26.sp4_h_r_9
 (6 13)  (934 429)  (934 429)  routing T_18_26.sp4_v_b_3 <X> T_18_26.sp4_h_r_9
 (1 14)  (929 430)  (929 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 431)  (928 431)  routing T_18_26.glb_netwk_2 <X> T_18_26.wire_logic_cluster/lc_7/s_r


LogicTile_19_26

 (0 2)  (982 418)  (982 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (1 2)  (983 418)  (983 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (2 2)  (984 418)  (984 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1013 418)  (1013 418)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 418)  (1014 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 418)  (1015 418)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 418)  (1016 418)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 418)  (1018 418)  LC_1 Logic Functioning bit
 (37 2)  (1019 418)  (1019 418)  LC_1 Logic Functioning bit
 (38 2)  (1020 418)  (1020 418)  LC_1 Logic Functioning bit
 (39 2)  (1021 418)  (1021 418)  LC_1 Logic Functioning bit
 (45 2)  (1027 418)  (1027 418)  LC_1 Logic Functioning bit
 (52 2)  (1034 418)  (1034 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (1018 419)  (1018 419)  LC_1 Logic Functioning bit
 (37 3)  (1019 419)  (1019 419)  LC_1 Logic Functioning bit
 (38 3)  (1020 419)  (1020 419)  LC_1 Logic Functioning bit
 (39 3)  (1021 419)  (1021 419)  LC_1 Logic Functioning bit
 (0 4)  (982 420)  (982 420)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/cen
 (1 4)  (983 420)  (983 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 421)  (983 421)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/cen
 (25 8)  (1007 424)  (1007 424)  routing T_19_26.sp4_v_t_23 <X> T_19_26.lc_trk_g2_2
 (22 9)  (1004 425)  (1004 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 425)  (1005 425)  routing T_19_26.sp4_v_t_23 <X> T_19_26.lc_trk_g2_2
 (25 9)  (1007 425)  (1007 425)  routing T_19_26.sp4_v_t_23 <X> T_19_26.lc_trk_g2_2
 (1 14)  (983 430)  (983 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 430)  (999 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (982 431)  (982 431)  routing T_19_26.glb_netwk_2 <X> T_19_26.wire_logic_cluster/lc_7/s_r


LogicTile_20_26

 (0 2)  (1036 418)  (1036 418)  routing T_20_26.glb_netwk_6 <X> T_20_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 418)  (1037 418)  routing T_20_26.glb_netwk_6 <X> T_20_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 418)  (1038 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 418)  (1050 418)  routing T_20_26.sp4_h_l_1 <X> T_20_26.lc_trk_g0_4
 (15 3)  (1051 419)  (1051 419)  routing T_20_26.sp4_h_l_1 <X> T_20_26.lc_trk_g0_4
 (16 3)  (1052 419)  (1052 419)  routing T_20_26.sp4_h_l_1 <X> T_20_26.lc_trk_g0_4
 (17 3)  (1053 419)  (1053 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (1036 420)  (1036 420)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 420)  (1037 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (1068 420)  (1068 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 420)  (1069 420)  routing T_20_26.lc_trk_g3_2 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 420)  (1070 420)  routing T_20_26.lc_trk_g3_2 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 420)  (1072 420)  LC_2 Logic Functioning bit
 (37 4)  (1073 420)  (1073 420)  LC_2 Logic Functioning bit
 (38 4)  (1074 420)  (1074 420)  LC_2 Logic Functioning bit
 (39 4)  (1075 420)  (1075 420)  LC_2 Logic Functioning bit
 (45 4)  (1081 420)  (1081 420)  LC_2 Logic Functioning bit
 (0 5)  (1036 421)  (1036 421)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 421)  (1037 421)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_7/cen
 (31 5)  (1067 421)  (1067 421)  routing T_20_26.lc_trk_g3_2 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 421)  (1072 421)  LC_2 Logic Functioning bit
 (37 5)  (1073 421)  (1073 421)  LC_2 Logic Functioning bit
 (38 5)  (1074 421)  (1074 421)  LC_2 Logic Functioning bit
 (39 5)  (1075 421)  (1075 421)  LC_2 Logic Functioning bit
 (19 8)  (1055 424)  (1055 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 12)  (1057 428)  (1057 428)  routing T_20_26.sp4_v_t_22 <X> T_20_26.lc_trk_g3_3
 (22 12)  (1058 428)  (1058 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 428)  (1059 428)  routing T_20_26.sp4_v_t_22 <X> T_20_26.lc_trk_g3_3
 (21 13)  (1057 429)  (1057 429)  routing T_20_26.sp4_v_t_22 <X> T_20_26.lc_trk_g3_3
 (22 13)  (1058 429)  (1058 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 429)  (1061 429)  routing T_20_26.sp4_r_v_b_42 <X> T_20_26.lc_trk_g3_2
 (1 14)  (1037 430)  (1037 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (31 14)  (1067 430)  (1067 430)  routing T_20_26.lc_trk_g0_4 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 430)  (1068 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 430)  (1072 430)  LC_7 Logic Functioning bit
 (37 14)  (1073 430)  (1073 430)  LC_7 Logic Functioning bit
 (38 14)  (1074 430)  (1074 430)  LC_7 Logic Functioning bit
 (39 14)  (1075 430)  (1075 430)  LC_7 Logic Functioning bit
 (45 14)  (1081 430)  (1081 430)  LC_7 Logic Functioning bit
 (47 14)  (1083 430)  (1083 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1036 431)  (1036 431)  routing T_20_26.glb_netwk_2 <X> T_20_26.wire_logic_cluster/lc_7/s_r
 (36 15)  (1072 431)  (1072 431)  LC_7 Logic Functioning bit
 (37 15)  (1073 431)  (1073 431)  LC_7 Logic Functioning bit
 (38 15)  (1074 431)  (1074 431)  LC_7 Logic Functioning bit
 (39 15)  (1075 431)  (1075 431)  LC_7 Logic Functioning bit


LogicTile_21_26

 (32 0)  (1122 416)  (1122 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 416)  (1124 416)  routing T_21_26.lc_trk_g1_2 <X> T_21_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 416)  (1126 416)  LC_0 Logic Functioning bit
 (38 0)  (1128 416)  (1128 416)  LC_0 Logic Functioning bit
 (26 1)  (1116 417)  (1116 417)  routing T_21_26.lc_trk_g3_3 <X> T_21_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 417)  (1117 417)  routing T_21_26.lc_trk_g3_3 <X> T_21_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 417)  (1118 417)  routing T_21_26.lc_trk_g3_3 <X> T_21_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 417)  (1119 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 417)  (1121 417)  routing T_21_26.lc_trk_g1_2 <X> T_21_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 417)  (1127 417)  LC_0 Logic Functioning bit
 (39 1)  (1129 417)  (1129 417)  LC_0 Logic Functioning bit
 (53 1)  (1143 417)  (1143 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 4)  (1115 420)  (1115 420)  routing T_21_26.lft_op_2 <X> T_21_26.lc_trk_g1_2
 (22 5)  (1112 421)  (1112 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 421)  (1114 421)  routing T_21_26.lft_op_2 <X> T_21_26.lc_trk_g1_2
 (22 12)  (1112 428)  (1112 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1111 429)  (1111 429)  routing T_21_26.sp4_r_v_b_43 <X> T_21_26.lc_trk_g3_3


LogicTile_22_26

 (4 1)  (1148 417)  (1148 417)  routing T_22_26.sp4_v_t_42 <X> T_22_26.sp4_h_r_0
 (22 1)  (1166 417)  (1166 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 417)  (1167 417)  routing T_22_26.sp4_v_b_18 <X> T_22_26.lc_trk_g0_2
 (24 1)  (1168 417)  (1168 417)  routing T_22_26.sp4_v_b_18 <X> T_22_26.lc_trk_g0_2
 (0 2)  (1144 418)  (1144 418)  routing T_22_26.glb_netwk_6 <X> T_22_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 418)  (1145 418)  routing T_22_26.glb_netwk_6 <X> T_22_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 418)  (1146 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1145 420)  (1145 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 421)  (1145 421)  routing T_22_26.lc_trk_g0_2 <X> T_22_26.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 421)  (1148 421)  routing T_22_26.sp4_h_l_42 <X> T_22_26.sp4_h_r_3
 (6 5)  (1150 421)  (1150 421)  routing T_22_26.sp4_h_l_42 <X> T_22_26.sp4_h_r_3
 (11 5)  (1155 421)  (1155 421)  routing T_22_26.sp4_h_l_44 <X> T_22_26.sp4_h_r_5
 (13 5)  (1157 421)  (1157 421)  routing T_22_26.sp4_h_l_44 <X> T_22_26.sp4_h_r_5
 (4 9)  (1148 425)  (1148 425)  routing T_22_26.sp4_v_t_36 <X> T_22_26.sp4_h_r_6
 (8 12)  (1152 428)  (1152 428)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_h_r_10
 (9 12)  (1153 428)  (1153 428)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_h_r_10
 (10 12)  (1154 428)  (1154 428)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_h_r_10
 (32 12)  (1176 428)  (1176 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 428)  (1177 428)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 428)  (1178 428)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 428)  (1180 428)  LC_6 Logic Functioning bit
 (37 12)  (1181 428)  (1181 428)  LC_6 Logic Functioning bit
 (38 12)  (1182 428)  (1182 428)  LC_6 Logic Functioning bit
 (39 12)  (1183 428)  (1183 428)  LC_6 Logic Functioning bit
 (45 12)  (1189 428)  (1189 428)  LC_6 Logic Functioning bit
 (22 13)  (1166 429)  (1166 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 429)  (1169 429)  routing T_22_26.sp4_r_v_b_42 <X> T_22_26.lc_trk_g3_2
 (31 13)  (1175 429)  (1175 429)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 429)  (1180 429)  LC_6 Logic Functioning bit
 (37 13)  (1181 429)  (1181 429)  LC_6 Logic Functioning bit
 (38 13)  (1182 429)  (1182 429)  LC_6 Logic Functioning bit
 (39 13)  (1183 429)  (1183 429)  LC_6 Logic Functioning bit
 (48 13)  (1192 429)  (1192 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1145 430)  (1145 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1144 431)  (1144 431)  routing T_22_26.glb_netwk_2 <X> T_22_26.wire_logic_cluster/lc_7/s_r


LogicTile_23_26

 (9 2)  (1207 418)  (1207 418)  routing T_23_26.sp4_v_b_1 <X> T_23_26.sp4_h_l_36
 (17 2)  (1215 418)  (1215 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1216 419)  (1216 419)  routing T_23_26.sp4_r_v_b_29 <X> T_23_26.lc_trk_g0_5
 (12 4)  (1210 420)  (1210 420)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (11 5)  (1209 421)  (1209 421)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (13 5)  (1211 421)  (1211 421)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (19 5)  (1217 421)  (1217 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (16 6)  (1214 422)  (1214 422)  routing T_23_26.sp12_h_r_13 <X> T_23_26.lc_trk_g1_5
 (17 6)  (1215 422)  (1215 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1225 422)  (1225 422)  routing T_23_26.lc_trk_g1_5 <X> T_23_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 422)  (1227 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 422)  (1228 422)  routing T_23_26.lc_trk_g1_5 <X> T_23_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 422)  (1230 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 422)  (1231 422)  routing T_23_26.lc_trk_g3_1 <X> T_23_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 422)  (1232 422)  routing T_23_26.lc_trk_g3_1 <X> T_23_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 422)  (1234 422)  LC_3 Logic Functioning bit
 (38 6)  (1236 422)  (1236 422)  LC_3 Logic Functioning bit
 (46 6)  (1244 422)  (1244 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1206 423)  (1206 423)  routing T_23_26.sp4_v_b_1 <X> T_23_26.sp4_v_t_41
 (10 7)  (1208 423)  (1208 423)  routing T_23_26.sp4_v_b_1 <X> T_23_26.sp4_v_t_41
 (22 7)  (1220 423)  (1220 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1223 423)  (1223 423)  routing T_23_26.sp4_r_v_b_30 <X> T_23_26.lc_trk_g1_6
 (36 7)  (1234 423)  (1234 423)  LC_3 Logic Functioning bit
 (38 7)  (1236 423)  (1236 423)  LC_3 Logic Functioning bit
 (12 12)  (1210 428)  (1210 428)  routing T_23_26.sp4_v_b_5 <X> T_23_26.sp4_h_r_11
 (16 12)  (1214 428)  (1214 428)  routing T_23_26.sp12_v_t_6 <X> T_23_26.lc_trk_g3_1
 (17 12)  (1215 428)  (1215 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (29 12)  (1227 428)  (1227 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 428)  (1228 428)  routing T_23_26.lc_trk_g0_5 <X> T_23_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 428)  (1229 428)  routing T_23_26.lc_trk_g1_6 <X> T_23_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 428)  (1230 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 428)  (1232 428)  routing T_23_26.lc_trk_g1_6 <X> T_23_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 428)  (1234 428)  LC_6 Logic Functioning bit
 (38 12)  (1236 428)  (1236 428)  LC_6 Logic Functioning bit
 (11 13)  (1209 429)  (1209 429)  routing T_23_26.sp4_v_b_5 <X> T_23_26.sp4_h_r_11
 (13 13)  (1211 429)  (1211 429)  routing T_23_26.sp4_v_b_5 <X> T_23_26.sp4_h_r_11
 (31 13)  (1229 429)  (1229 429)  routing T_23_26.lc_trk_g1_6 <X> T_23_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 429)  (1234 429)  LC_6 Logic Functioning bit
 (38 13)  (1236 429)  (1236 429)  LC_6 Logic Functioning bit
 (46 13)  (1244 429)  (1244 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_24_26

 (17 0)  (1269 416)  (1269 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1274 416)  (1274 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1279 416)  (1279 416)  routing T_24_26.lc_trk_g3_4 <X> T_24_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 416)  (1280 416)  routing T_24_26.lc_trk_g3_4 <X> T_24_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 416)  (1281 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 416)  (1282 416)  routing T_24_26.lc_trk_g3_4 <X> T_24_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 416)  (1283 416)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 416)  (1284 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 416)  (1285 416)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 416)  (1288 416)  LC_0 Logic Functioning bit
 (38 0)  (1290 416)  (1290 416)  LC_0 Logic Functioning bit
 (18 1)  (1270 417)  (1270 417)  routing T_24_26.sp4_r_v_b_34 <X> T_24_26.lc_trk_g0_1
 (21 1)  (1273 417)  (1273 417)  routing T_24_26.sp4_r_v_b_32 <X> T_24_26.lc_trk_g0_3
 (36 1)  (1288 417)  (1288 417)  LC_0 Logic Functioning bit
 (38 1)  (1290 417)  (1290 417)  LC_0 Logic Functioning bit
 (48 1)  (1300 417)  (1300 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (28 2)  (1280 418)  (1280 418)  routing T_24_26.lc_trk_g2_4 <X> T_24_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 418)  (1281 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 418)  (1282 418)  routing T_24_26.lc_trk_g2_4 <X> T_24_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 418)  (1283 418)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 418)  (1284 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 418)  (1285 418)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 418)  (1288 418)  LC_1 Logic Functioning bit
 (37 2)  (1289 418)  (1289 418)  LC_1 Logic Functioning bit
 (40 2)  (1292 418)  (1292 418)  LC_1 Logic Functioning bit
 (43 2)  (1295 418)  (1295 418)  LC_1 Logic Functioning bit
 (22 3)  (1274 419)  (1274 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 419)  (1277 419)  routing T_24_26.sp4_r_v_b_30 <X> T_24_26.lc_trk_g0_6
 (29 3)  (1281 419)  (1281 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 419)  (1283 419)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 419)  (1284 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1287 419)  (1287 419)  routing T_24_26.lc_trk_g0_3 <X> T_24_26.input_2_1
 (36 3)  (1288 419)  (1288 419)  LC_1 Logic Functioning bit
 (37 3)  (1289 419)  (1289 419)  LC_1 Logic Functioning bit
 (42 3)  (1294 419)  (1294 419)  LC_1 Logic Functioning bit
 (43 3)  (1295 419)  (1295 419)  LC_1 Logic Functioning bit
 (51 3)  (1303 419)  (1303 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (1274 420)  (1274 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1276 420)  (1276 420)  routing T_24_26.top_op_3 <X> T_24_26.lc_trk_g1_3
 (27 4)  (1279 420)  (1279 420)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 420)  (1280 420)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 420)  (1281 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 420)  (1283 420)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 420)  (1284 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 420)  (1285 420)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 420)  (1288 420)  LC_2 Logic Functioning bit
 (38 4)  (1290 420)  (1290 420)  LC_2 Logic Functioning bit
 (21 5)  (1273 421)  (1273 421)  routing T_24_26.top_op_3 <X> T_24_26.lc_trk_g1_3
 (30 5)  (1282 421)  (1282 421)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 421)  (1288 421)  LC_2 Logic Functioning bit
 (38 5)  (1290 421)  (1290 421)  LC_2 Logic Functioning bit
 (48 5)  (1300 421)  (1300 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (1281 422)  (1281 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 422)  (1282 422)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 422)  (1284 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 422)  (1286 422)  routing T_24_26.lc_trk_g1_3 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 422)  (1288 422)  LC_3 Logic Functioning bit
 (37 6)  (1289 422)  (1289 422)  LC_3 Logic Functioning bit
 (39 6)  (1291 422)  (1291 422)  LC_3 Logic Functioning bit
 (40 6)  (1292 422)  (1292 422)  LC_3 Logic Functioning bit
 (43 6)  (1295 422)  (1295 422)  LC_3 Logic Functioning bit
 (53 6)  (1305 422)  (1305 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (29 7)  (1281 423)  (1281 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 423)  (1282 423)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 423)  (1283 423)  routing T_24_26.lc_trk_g1_3 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 423)  (1284 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1287 423)  (1287 423)  routing T_24_26.lc_trk_g0_3 <X> T_24_26.input_2_3
 (39 7)  (1291 423)  (1291 423)  LC_3 Logic Functioning bit
 (40 7)  (1292 423)  (1292 423)  LC_3 Logic Functioning bit
 (43 7)  (1295 423)  (1295 423)  LC_3 Logic Functioning bit
 (27 8)  (1279 424)  (1279 424)  routing T_24_26.lc_trk_g3_0 <X> T_24_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 424)  (1280 424)  routing T_24_26.lc_trk_g3_0 <X> T_24_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 424)  (1281 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 424)  (1283 424)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 424)  (1284 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 424)  (1285 424)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 424)  (1288 424)  LC_4 Logic Functioning bit
 (38 8)  (1290 424)  (1290 424)  LC_4 Logic Functioning bit
 (36 9)  (1288 425)  (1288 425)  LC_4 Logic Functioning bit
 (38 9)  (1290 425)  (1290 425)  LC_4 Logic Functioning bit
 (52 9)  (1304 425)  (1304 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (1268 426)  (1268 426)  routing T_24_26.sp4_v_t_16 <X> T_24_26.lc_trk_g2_5
 (17 10)  (1269 426)  (1269 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 426)  (1270 426)  routing T_24_26.sp4_v_t_16 <X> T_24_26.lc_trk_g2_5
 (31 10)  (1283 426)  (1283 426)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 426)  (1284 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 426)  (1285 426)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 426)  (1286 426)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 426)  (1288 426)  LC_5 Logic Functioning bit
 (38 10)  (1290 426)  (1290 426)  LC_5 Logic Functioning bit
 (14 11)  (1266 427)  (1266 427)  routing T_24_26.sp4_r_v_b_36 <X> T_24_26.lc_trk_g2_4
 (17 11)  (1269 427)  (1269 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1274 427)  (1274 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 427)  (1277 427)  routing T_24_26.sp4_r_v_b_38 <X> T_24_26.lc_trk_g2_6
 (26 11)  (1278 427)  (1278 427)  routing T_24_26.lc_trk_g0_3 <X> T_24_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 427)  (1281 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 427)  (1289 427)  LC_5 Logic Functioning bit
 (39 11)  (1291 427)  (1291 427)  LC_5 Logic Functioning bit
 (52 11)  (1304 427)  (1304 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (1278 428)  (1278 428)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 428)  (1283 428)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 428)  (1284 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 428)  (1285 428)  routing T_24_26.lc_trk_g2_5 <X> T_24_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 428)  (1288 428)  LC_6 Logic Functioning bit
 (38 12)  (1290 428)  (1290 428)  LC_6 Logic Functioning bit
 (15 13)  (1267 429)  (1267 429)  routing T_24_26.tnr_op_0 <X> T_24_26.lc_trk_g3_0
 (17 13)  (1269 429)  (1269 429)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1274 429)  (1274 429)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1276 429)  (1276 429)  routing T_24_26.tnr_op_2 <X> T_24_26.lc_trk_g3_2
 (26 13)  (1278 429)  (1278 429)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 429)  (1281 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 429)  (1289 429)  LC_6 Logic Functioning bit
 (39 13)  (1291 429)  (1291 429)  LC_6 Logic Functioning bit
 (51 13)  (1303 429)  (1303 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (1268 430)  (1268 430)  routing T_24_26.sp4_v_t_16 <X> T_24_26.lc_trk_g3_5
 (17 14)  (1269 430)  (1269 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 430)  (1270 430)  routing T_24_26.sp4_v_t_16 <X> T_24_26.lc_trk_g3_5
 (22 14)  (1274 430)  (1274 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1276 430)  (1276 430)  routing T_24_26.tnr_op_7 <X> T_24_26.lc_trk_g3_7
 (27 14)  (1279 430)  (1279 430)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 430)  (1280 430)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 430)  (1281 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 430)  (1282 430)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 430)  (1283 430)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 430)  (1284 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 430)  (1285 430)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 430)  (1286 430)  routing T_24_26.lc_trk_g3_5 <X> T_24_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 430)  (1288 430)  LC_7 Logic Functioning bit
 (38 14)  (1290 430)  (1290 430)  LC_7 Logic Functioning bit
 (15 15)  (1267 431)  (1267 431)  routing T_24_26.tnr_op_4 <X> T_24_26.lc_trk_g3_4
 (17 15)  (1269 431)  (1269 431)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (1282 431)  (1282 431)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 431)  (1288 431)  LC_7 Logic Functioning bit
 (38 15)  (1290 431)  (1290 431)  LC_7 Logic Functioning bit
 (48 15)  (1300 431)  (1300 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_26

 (27 0)  (1333 416)  (1333 416)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_7
 (29 0)  (1335 416)  (1335 416)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_7
 (3 1)  (1309 417)  (1309 417)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_v_b_0
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp4_r_v_b_33 <X> T_25_26.lc_trk_g0_2
 (30 1)  (1336 417)  (1336 417)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_7
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (27 2)  (1333 418)  (1333 418)  routing T_25_26.lc_trk_g1_1 <X> T_25_26.wire_bram/ram/WDATA_6
 (29 2)  (1335 418)  (1335 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_1 wire_bram/ram/WDATA_6
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (15 4)  (1321 420)  (1321 420)  routing T_25_26.sp4_v_b_17 <X> T_25_26.lc_trk_g1_1
 (16 4)  (1322 420)  (1322 420)  routing T_25_26.sp4_v_b_17 <X> T_25_26.lc_trk_g1_1
 (17 4)  (1323 420)  (1323 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (28 4)  (1334 420)  (1334 420)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 420)  (1336 420)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (13 5)  (1319 421)  (1319 421)  routing T_25_26.sp4_v_t_37 <X> T_25_26.sp4_h_r_5
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 421)  (1331 421)  routing T_25_26.sp4_r_v_b_26 <X> T_25_26.lc_trk_g1_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (15 6)  (1321 422)  (1321 422)  routing T_25_26.sp4_h_r_5 <X> T_25_26.lc_trk_g1_5
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_h_r_5 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (1333 422)  (1333 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (28 6)  (1334 422)  (1334 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (29 6)  (1335 422)  (1335 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 422)  (1336 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp4_h_r_5 <X> T_25_26.lc_trk_g1_5
 (21 8)  (1327 424)  (1327 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (24 8)  (1330 424)  (1330 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (9 9)  (1315 425)  (1315 425)  routing T_25_26.sp4_v_t_42 <X> T_25_26.sp4_v_b_7
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (15 10)  (1321 426)  (1321 426)  routing T_25_26.sp4_h_r_37 <X> T_25_26.lc_trk_g2_5
 (16 10)  (1322 426)  (1322 426)  routing T_25_26.sp4_h_r_37 <X> T_25_26.lc_trk_g2_5
 (17 10)  (1323 426)  (1323 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 426)  (1324 426)  routing T_25_26.sp4_h_r_37 <X> T_25_26.lc_trk_g2_5
 (22 10)  (1328 426)  (1328 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 426)  (1329 426)  routing T_25_26.sp4_v_b_47 <X> T_25_26.lc_trk_g2_7
 (24 10)  (1330 426)  (1330 426)  routing T_25_26.sp4_v_b_47 <X> T_25_26.lc_trk_g2_7
 (27 10)  (1333 426)  (1333 426)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (28 10)  (1334 426)  (1334 426)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (29 10)  (1335 426)  (1335 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_2
 (30 10)  (1336 426)  (1336 426)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (30 11)  (1336 427)  (1336 427)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (39 11)  (1345 427)  (1345 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (21 12)  (1327 428)  (1327 428)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g3_3
 (22 12)  (1328 428)  (1328 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 428)  (1329 428)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g3_3
 (24 12)  (1330 428)  (1330 428)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g3_3
 (28 12)  (1334 428)  (1334 428)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 428)  (1336 428)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.wire_bram/ram/WDATA_1
 (21 13)  (1327 429)  (1327 429)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g3_3
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (1321 430)  (1321 430)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1327 430)  (1327 430)  routing T_25_26.sp4_h_r_47 <X> T_25_26.lc_trk_g3_7
 (22 14)  (1328 430)  (1328 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 430)  (1329 430)  routing T_25_26.sp4_h_r_47 <X> T_25_26.lc_trk_g3_7
 (24 14)  (1330 430)  (1330 430)  routing T_25_26.sp4_h_r_47 <X> T_25_26.lc_trk_g3_7
 (27 14)  (1333 430)  (1333 430)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_0
 (28 14)  (1334 430)  (1334 430)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_0
 (29 14)  (1335 430)  (1335 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (21 15)  (1327 431)  (1327 431)  routing T_25_26.sp4_h_r_47 <X> T_25_26.lc_trk_g3_7
 (30 15)  (1336 431)  (1336 431)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_0


LogicTile_26_26

 (8 1)  (1356 417)  (1356 417)  routing T_26_26.sp4_h_l_36 <X> T_26_26.sp4_v_b_1
 (9 1)  (1357 417)  (1357 417)  routing T_26_26.sp4_h_l_36 <X> T_26_26.sp4_v_b_1
 (5 7)  (1353 423)  (1353 423)  routing T_26_26.sp4_h_l_38 <X> T_26_26.sp4_v_t_38
 (10 7)  (1358 423)  (1358 423)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_t_41
 (12 7)  (1360 423)  (1360 423)  routing T_26_26.sp4_h_l_40 <X> T_26_26.sp4_v_t_40


LogicTile_29_26

 (11 8)  (1521 424)  (1521 424)  routing T_29_26.sp4_v_t_37 <X> T_29_26.sp4_v_b_8
 (13 8)  (1523 424)  (1523 424)  routing T_29_26.sp4_v_t_37 <X> T_29_26.sp4_v_b_8


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (4 5)  (13 405)  (13 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (9 2)  (135 402)  (135 402)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_h_l_36
 (11 6)  (137 406)  (137 406)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_v_t_40
 (13 6)  (139 406)  (139 406)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_v_t_40
 (12 7)  (138 407)  (138 407)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_v_t_40


LogicTile_4_25

 (2 12)  (182 412)  (182 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_25



LogicTile_6_25

 (3 3)  (291 403)  (291 403)  routing T_6_25.sp12_v_b_0 <X> T_6_25.sp12_h_l_23


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25

 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_v_b_2


LogicTile_14_25



LogicTile_15_25

 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 404)  (762 404)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 405)  (762 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (25 8)  (787 408)  (787 408)  routing T_15_25.sp4_v_b_26 <X> T_15_25.lc_trk_g2_2
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 409)  (785 409)  routing T_15_25.sp4_v_b_26 <X> T_15_25.lc_trk_g2_2
 (7 11)  (769 411)  (769 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (784 412)  (784 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 412)  (785 412)  routing T_15_25.sp4_v_t_30 <X> T_15_25.lc_trk_g3_3
 (24 12)  (786 412)  (786 412)  routing T_15_25.sp4_v_t_30 <X> T_15_25.lc_trk_g3_3
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 414)  (795 414)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 414)  (798 414)  LC_7 Logic Functioning bit
 (37 14)  (799 414)  (799 414)  LC_7 Logic Functioning bit
 (38 14)  (800 414)  (800 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (45 14)  (807 414)  (807 414)  LC_7 Logic Functioning bit
 (47 14)  (809 414)  (809 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (762 415)  (762 415)  routing T_15_25.glb_netwk_2 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (793 415)  (793 415)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (37 15)  (799 415)  (799 415)  LC_7 Logic Functioning bit
 (38 15)  (800 415)  (800 415)  LC_7 Logic Functioning bit
 (39 15)  (801 415)  (801 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (7 11)  (823 411)  (823 411)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_25

 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 404)  (875 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 404)  (895 404)  routing T_17_25.sp4_v_b_3 <X> T_17_25.lc_trk_g1_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (897 404)  (897 404)  routing T_17_25.sp4_v_b_3 <X> T_17_25.lc_trk_g1_3
 (0 5)  (874 405)  (874 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (1 5)  (875 405)  (875 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (5 6)  (879 406)  (879 406)  routing T_17_25.sp4_v_b_3 <X> T_17_25.sp4_h_l_38
 (5 8)  (879 408)  (879 408)  routing T_17_25.sp4_h_l_38 <X> T_17_25.sp4_h_r_6
 (31 8)  (905 408)  (905 408)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 408)  (907 408)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 408)  (908 408)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 408)  (910 408)  LC_4 Logic Functioning bit
 (37 8)  (911 408)  (911 408)  LC_4 Logic Functioning bit
 (38 8)  (912 408)  (912 408)  LC_4 Logic Functioning bit
 (39 8)  (913 408)  (913 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (4 9)  (878 409)  (878 409)  routing T_17_25.sp4_h_l_38 <X> T_17_25.sp4_h_r_6
 (31 9)  (905 409)  (905 409)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (37 9)  (911 409)  (911 409)  LC_4 Logic Functioning bit
 (38 9)  (912 409)  (912 409)  LC_4 Logic Functioning bit
 (39 9)  (913 409)  (913 409)  LC_4 Logic Functioning bit
 (46 9)  (920 409)  (920 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 11)  (881 411)  (881 411)  Column buffer control bit: LH_colbuf_cntl_2

 (9 13)  (883 413)  (883 413)  routing T_17_25.sp4_v_t_39 <X> T_17_25.sp4_v_b_10
 (10 13)  (884 413)  (884 413)  routing T_17_25.sp4_v_t_39 <X> T_17_25.sp4_v_b_10
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 414)  (899 414)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6
 (0 15)  (874 415)  (874 415)  routing T_17_25.glb_netwk_2 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (6 15)  (880 415)  (880 415)  routing T_17_25.sp4_h_r_9 <X> T_17_25.sp4_h_l_44
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 415)  (897 415)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6
 (25 15)  (899 415)  (899 415)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6


LogicTile_18_25

 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 402)  (942 402)  routing T_18_25.sp4_h_l_9 <X> T_18_25.lc_trk_g0_4
 (14 3)  (942 403)  (942 403)  routing T_18_25.sp4_h_l_9 <X> T_18_25.lc_trk_g0_4
 (15 3)  (943 403)  (943 403)  routing T_18_25.sp4_h_l_9 <X> T_18_25.lc_trk_g0_4
 (16 3)  (944 403)  (944 403)  routing T_18_25.sp4_h_l_9 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (929 404)  (929 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (933 404)  (933 404)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (21 4)  (949 404)  (949 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 404)  (951 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (24 4)  (952 404)  (952 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 404)  (961 404)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (37 4)  (965 404)  (965 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (39 4)  (967 404)  (967 404)  LC_2 Logic Functioning bit
 (45 4)  (973 404)  (973 404)  LC_2 Logic Functioning bit
 (0 5)  (928 405)  (928 405)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (1 5)  (929 405)  (929 405)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (4 5)  (932 405)  (932 405)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (6 5)  (934 405)  (934 405)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (21 5)  (949 405)  (949 405)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (37 5)  (965 405)  (965 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (39 5)  (967 405)  (967 405)  LC_2 Logic Functioning bit
 (36 8)  (964 408)  (964 408)  LC_4 Logic Functioning bit
 (38 8)  (966 408)  (966 408)  LC_4 Logic Functioning bit
 (41 8)  (969 408)  (969 408)  LC_4 Logic Functioning bit
 (43 8)  (971 408)  (971 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (26 9)  (954 409)  (954 409)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 409)  (956 409)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (40 9)  (968 409)  (968 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (46 9)  (974 409)  (974 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 410)  (946 410)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 410)  (964 410)  LC_5 Logic Functioning bit
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (38 10)  (966 410)  (966 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (51 10)  (979 410)  (979 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (935 411)  (935 411)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (946 411)  (946 411)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (39 11)  (967 411)  (967 411)  LC_5 Logic Functioning bit
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 412)  (951 412)  routing T_18_25.sp12_v_b_19 <X> T_18_25.lc_trk_g3_3
 (21 13)  (949 413)  (949 413)  routing T_18_25.sp12_v_b_19 <X> T_18_25.lc_trk_g3_3
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 415)  (928 415)  routing T_18_25.glb_netwk_2 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_25

 (27 0)  (1009 400)  (1009 400)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 400)  (1010 400)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 400)  (1016 400)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 400)  (1018 400)  LC_0 Logic Functioning bit
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (47 0)  (1029 400)  (1029 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1013 401)  (1013 401)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 401)  (1018 401)  LC_0 Logic Functioning bit
 (38 1)  (1020 401)  (1020 401)  LC_0 Logic Functioning bit
 (8 3)  (990 403)  (990 403)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_v_t_36
 (10 3)  (992 403)  (992 403)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_v_t_36
 (25 4)  (1007 404)  (1007 404)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g1_2
 (22 5)  (1004 405)  (1004 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 405)  (1005 405)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g1_2
 (25 5)  (1007 405)  (1007 405)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g1_2
 (7 11)  (989 411)  (989 411)  Column buffer control bit: LH_colbuf_cntl_2

 (5 12)  (987 412)  (987 412)  routing T_19_25.sp4_v_b_3 <X> T_19_25.sp4_h_r_9
 (14 12)  (996 412)  (996 412)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (4 13)  (986 413)  (986 413)  routing T_19_25.sp4_v_b_3 <X> T_19_25.sp4_h_r_9
 (6 13)  (988 413)  (988 413)  routing T_19_25.sp4_v_b_3 <X> T_19_25.sp4_h_r_9
 (15 13)  (997 413)  (997 413)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (16 13)  (998 413)  (998 413)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (17 13)  (999 413)  (999 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_25

 (25 0)  (1061 400)  (1061 400)  routing T_20_25.sp4_h_l_7 <X> T_20_25.lc_trk_g0_2
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 401)  (1059 401)  routing T_20_25.sp4_h_l_7 <X> T_20_25.lc_trk_g0_2
 (24 1)  (1060 401)  (1060 401)  routing T_20_25.sp4_h_l_7 <X> T_20_25.lc_trk_g0_2
 (25 1)  (1061 401)  (1061 401)  routing T_20_25.sp4_h_l_7 <X> T_20_25.lc_trk_g0_2
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 404)  (1036 404)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 404)  (1037 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 405)  (1036 405)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 405)  (1037 405)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 406)  (1072 406)  LC_3 Logic Functioning bit
 (37 6)  (1073 406)  (1073 406)  LC_3 Logic Functioning bit
 (38 6)  (1074 406)  (1074 406)  LC_3 Logic Functioning bit
 (39 6)  (1075 406)  (1075 406)  LC_3 Logic Functioning bit
 (45 6)  (1081 406)  (1081 406)  LC_3 Logic Functioning bit
 (31 7)  (1067 407)  (1067 407)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 407)  (1072 407)  LC_3 Logic Functioning bit
 (37 7)  (1073 407)  (1073 407)  LC_3 Logic Functioning bit
 (38 7)  (1074 407)  (1074 407)  LC_3 Logic Functioning bit
 (39 7)  (1075 407)  (1075 407)  LC_3 Logic Functioning bit
 (21 8)  (1057 408)  (1057 408)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g2_3
 (22 8)  (1058 408)  (1058 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 408)  (1059 408)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g2_3
 (24 8)  (1060 408)  (1060 408)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g2_3
 (7 11)  (1043 411)  (1043 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 412)  (1059 412)  routing T_20_25.sp4_h_r_27 <X> T_20_25.lc_trk_g3_3
 (24 12)  (1060 412)  (1060 412)  routing T_20_25.sp4_h_r_27 <X> T_20_25.lc_trk_g3_3
 (32 12)  (1068 412)  (1068 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 412)  (1069 412)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 412)  (1072 412)  LC_6 Logic Functioning bit
 (37 12)  (1073 412)  (1073 412)  LC_6 Logic Functioning bit
 (38 12)  (1074 412)  (1074 412)  LC_6 Logic Functioning bit
 (39 12)  (1075 412)  (1075 412)  LC_6 Logic Functioning bit
 (45 12)  (1081 412)  (1081 412)  LC_6 Logic Functioning bit
 (21 13)  (1057 413)  (1057 413)  routing T_20_25.sp4_h_r_27 <X> T_20_25.lc_trk_g3_3
 (31 13)  (1067 413)  (1067 413)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 413)  (1072 413)  LC_6 Logic Functioning bit
 (37 13)  (1073 413)  (1073 413)  LC_6 Logic Functioning bit
 (38 13)  (1074 413)  (1074 413)  LC_6 Logic Functioning bit
 (39 13)  (1075 413)  (1075 413)  LC_6 Logic Functioning bit
 (1 14)  (1037 414)  (1037 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 415)  (1036 415)  routing T_20_25.glb_netwk_2 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_25

 (21 0)  (1111 400)  (1111 400)  routing T_21_25.lft_op_3 <X> T_21_25.lc_trk_g0_3
 (22 0)  (1112 400)  (1112 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1114 400)  (1114 400)  routing T_21_25.lft_op_3 <X> T_21_25.lc_trk_g0_3
 (32 0)  (1122 400)  (1122 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 400)  (1126 400)  LC_0 Logic Functioning bit
 (38 0)  (1128 400)  (1128 400)  LC_0 Logic Functioning bit
 (53 0)  (1143 400)  (1143 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1116 401)  (1116 401)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 401)  (1117 401)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 401)  (1119 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 401)  (1121 401)  routing T_21_25.lc_trk_g0_3 <X> T_21_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 401)  (1127 401)  LC_0 Logic Functioning bit
 (39 1)  (1129 401)  (1129 401)  LC_0 Logic Functioning bit
 (25 2)  (1115 402)  (1115 402)  routing T_21_25.lft_op_6 <X> T_21_25.lc_trk_g0_6
 (22 3)  (1112 403)  (1112 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 403)  (1114 403)  routing T_21_25.lft_op_6 <X> T_21_25.lc_trk_g0_6
 (22 4)  (1112 404)  (1112 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 8)  (1122 408)  (1122 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 408)  (1123 408)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 408)  (1124 408)  routing T_21_25.lc_trk_g3_0 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 408)  (1126 408)  LC_4 Logic Functioning bit
 (38 8)  (1128 408)  (1128 408)  LC_4 Logic Functioning bit
 (8 9)  (1098 409)  (1098 409)  routing T_21_25.sp4_h_r_7 <X> T_21_25.sp4_v_b_7
 (26 9)  (1116 409)  (1116 409)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 409)  (1117 409)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 409)  (1119 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 409)  (1127 409)  LC_4 Logic Functioning bit
 (39 9)  (1129 409)  (1129 409)  LC_4 Logic Functioning bit
 (53 9)  (1143 409)  (1143 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (1119 410)  (1119 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 410)  (1120 410)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 410)  (1122 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 410)  (1124 410)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 410)  (1126 410)  LC_5 Logic Functioning bit
 (38 10)  (1128 410)  (1128 410)  LC_5 Logic Functioning bit
 (7 11)  (1097 411)  (1097 411)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (1098 411)  (1098 411)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_v_t_42
 (9 11)  (1099 411)  (1099 411)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_v_t_42
 (10 11)  (1100 411)  (1100 411)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_v_t_42
 (30 11)  (1120 411)  (1120 411)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 411)  (1121 411)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 411)  (1126 411)  LC_5 Logic Functioning bit
 (38 11)  (1128 411)  (1128 411)  LC_5 Logic Functioning bit
 (46 11)  (1136 411)  (1136 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 13)  (1104 413)  (1104 413)  routing T_21_25.sp4_r_v_b_40 <X> T_21_25.lc_trk_g3_0
 (17 13)  (1107 413)  (1107 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (15 14)  (1105 414)  (1105 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (16 14)  (1106 414)  (1106 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (17 14)  (1107 414)  (1107 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 414)  (1108 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (27 14)  (1117 414)  (1117 414)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 414)  (1118 414)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 414)  (1119 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 414)  (1120 414)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 414)  (1122 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 414)  (1124 414)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 414)  (1126 414)  LC_7 Logic Functioning bit
 (38 14)  (1128 414)  (1128 414)  LC_7 Logic Functioning bit
 (47 14)  (1137 414)  (1137 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (1094 415)  (1094 415)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_h_l_44
 (6 15)  (1096 415)  (1096 415)  routing T_21_25.sp4_h_r_1 <X> T_21_25.sp4_h_l_44
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1108 415)  (1108 415)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (31 15)  (1121 415)  (1121 415)  routing T_21_25.lc_trk_g1_3 <X> T_21_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 415)  (1126 415)  LC_7 Logic Functioning bit
 (38 15)  (1128 415)  (1128 415)  LC_7 Logic Functioning bit


LogicTile_22_25

 (14 0)  (1158 400)  (1158 400)  routing T_22_25.sp4_h_r_8 <X> T_22_25.lc_trk_g0_0
 (17 0)  (1161 400)  (1161 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1165 400)  (1165 400)  routing T_22_25.sp4_v_b_3 <X> T_22_25.lc_trk_g0_3
 (22 0)  (1166 400)  (1166 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1167 400)  (1167 400)  routing T_22_25.sp4_v_b_3 <X> T_22_25.lc_trk_g0_3
 (27 0)  (1171 400)  (1171 400)  routing T_22_25.lc_trk_g1_0 <X> T_22_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 400)  (1173 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 400)  (1176 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 400)  (1177 400)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 400)  (1178 400)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 400)  (1184 400)  LC_0 Logic Functioning bit
 (41 0)  (1185 400)  (1185 400)  LC_0 Logic Functioning bit
 (42 0)  (1186 400)  (1186 400)  LC_0 Logic Functioning bit
 (43 0)  (1187 400)  (1187 400)  LC_0 Logic Functioning bit
 (44 0)  (1188 400)  (1188 400)  LC_0 Logic Functioning bit
 (15 1)  (1159 401)  (1159 401)  routing T_22_25.sp4_h_r_8 <X> T_22_25.lc_trk_g0_0
 (16 1)  (1160 401)  (1160 401)  routing T_22_25.sp4_h_r_8 <X> T_22_25.lc_trk_g0_0
 (17 1)  (1161 401)  (1161 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (40 1)  (1184 401)  (1184 401)  LC_0 Logic Functioning bit
 (41 1)  (1185 401)  (1185 401)  LC_0 Logic Functioning bit
 (42 1)  (1186 401)  (1186 401)  LC_0 Logic Functioning bit
 (43 1)  (1187 401)  (1187 401)  LC_0 Logic Functioning bit
 (49 1)  (1193 401)  (1193 401)  Carry_In_Mux bit 

 (26 2)  (1170 402)  (1170 402)  routing T_22_25.lc_trk_g1_6 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 402)  (1173 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 402)  (1176 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 402)  (1184 402)  LC_1 Logic Functioning bit
 (42 2)  (1186 402)  (1186 402)  LC_1 Logic Functioning bit
 (46 2)  (1190 402)  (1190 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1192 402)  (1192 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (1170 403)  (1170 403)  routing T_22_25.lc_trk_g1_6 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 403)  (1171 403)  routing T_22_25.lc_trk_g1_6 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 403)  (1173 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (1184 403)  (1184 403)  LC_1 Logic Functioning bit
 (41 3)  (1185 403)  (1185 403)  LC_1 Logic Functioning bit
 (42 3)  (1186 403)  (1186 403)  LC_1 Logic Functioning bit
 (43 3)  (1187 403)  (1187 403)  LC_1 Logic Functioning bit
 (14 4)  (1158 404)  (1158 404)  routing T_22_25.wire_logic_cluster/lc_0/out <X> T_22_25.lc_trk_g1_0
 (29 4)  (1173 404)  (1173 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 404)  (1176 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 404)  (1180 404)  LC_2 Logic Functioning bit
 (38 4)  (1182 404)  (1182 404)  LC_2 Logic Functioning bit
 (46 4)  (1190 404)  (1190 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (1161 405)  (1161 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (1175 405)  (1175 405)  routing T_22_25.lc_trk_g0_3 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 405)  (1180 405)  LC_2 Logic Functioning bit
 (38 5)  (1182 405)  (1182 405)  LC_2 Logic Functioning bit
 (16 6)  (1160 406)  (1160 406)  routing T_22_25.sp12_h_l_18 <X> T_22_25.lc_trk_g1_5
 (17 6)  (1161 406)  (1161 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (31 6)  (1175 406)  (1175 406)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 406)  (1176 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 406)  (1177 406)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 406)  (1180 406)  LC_3 Logic Functioning bit
 (38 6)  (1182 406)  (1182 406)  LC_3 Logic Functioning bit
 (46 6)  (1190 406)  (1190 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (1149 407)  (1149 407)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_t_38
 (18 7)  (1162 407)  (1162 407)  routing T_22_25.sp12_h_l_18 <X> T_22_25.lc_trk_g1_5
 (22 7)  (1166 407)  (1166 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1167 407)  (1167 407)  routing T_22_25.sp4_h_r_6 <X> T_22_25.lc_trk_g1_6
 (24 7)  (1168 407)  (1168 407)  routing T_22_25.sp4_h_r_6 <X> T_22_25.lc_trk_g1_6
 (25 7)  (1169 407)  (1169 407)  routing T_22_25.sp4_h_r_6 <X> T_22_25.lc_trk_g1_6
 (26 7)  (1170 407)  (1170 407)  routing T_22_25.lc_trk_g0_3 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 407)  (1173 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 407)  (1181 407)  LC_3 Logic Functioning bit
 (39 7)  (1183 407)  (1183 407)  LC_3 Logic Functioning bit
 (6 10)  (1150 410)  (1150 410)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_v_t_43
 (5 11)  (1149 411)  (1149 411)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_v_t_43
 (7 11)  (1151 411)  (1151 411)  Column buffer control bit: LH_colbuf_cntl_2

 (16 11)  (1160 411)  (1160 411)  routing T_22_25.sp12_v_b_12 <X> T_22_25.lc_trk_g2_4
 (17 11)  (1161 411)  (1161 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (14 12)  (1158 412)  (1158 412)  routing T_22_25.bnl_op_0 <X> T_22_25.lc_trk_g3_0
 (14 13)  (1158 413)  (1158 413)  routing T_22_25.bnl_op_0 <X> T_22_25.lc_trk_g3_0
 (17 13)  (1161 413)  (1161 413)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (31 14)  (1175 414)  (1175 414)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 414)  (1176 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 414)  (1178 414)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 414)  (1180 414)  LC_7 Logic Functioning bit
 (38 14)  (1182 414)  (1182 414)  LC_7 Logic Functioning bit
 (47 14)  (1191 414)  (1191 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (1151 415)  (1151 415)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (1157 415)  (1157 415)  routing T_22_25.sp4_v_b_6 <X> T_22_25.sp4_h_l_46
 (26 15)  (1170 415)  (1170 415)  routing T_22_25.lc_trk_g0_3 <X> T_22_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 415)  (1173 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (1181 415)  (1181 415)  LC_7 Logic Functioning bit
 (39 15)  (1183 415)  (1183 415)  LC_7 Logic Functioning bit


LogicTile_23_25

 (17 0)  (1215 400)  (1215 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1216 400)  (1216 400)  routing T_23_25.wire_logic_cluster/lc_1/out <X> T_23_25.lc_trk_g0_1
 (29 0)  (1227 400)  (1227 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 400)  (1230 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 400)  (1231 400)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 400)  (1232 400)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 400)  (1234 400)  LC_0 Logic Functioning bit
 (38 0)  (1236 400)  (1236 400)  LC_0 Logic Functioning bit
 (31 1)  (1229 401)  (1229 401)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 401)  (1234 401)  LC_0 Logic Functioning bit
 (38 1)  (1236 401)  (1236 401)  LC_0 Logic Functioning bit
 (48 1)  (1246 401)  (1246 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 402)  (1198 402)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 402)  (1199 402)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 402)  (1200 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 402)  (1212 402)  routing T_23_25.wire_logic_cluster/lc_4/out <X> T_23_25.lc_trk_g0_4
 (36 2)  (1234 402)  (1234 402)  LC_1 Logic Functioning bit
 (38 2)  (1236 402)  (1236 402)  LC_1 Logic Functioning bit
 (41 2)  (1239 402)  (1239 402)  LC_1 Logic Functioning bit
 (43 2)  (1241 402)  (1241 402)  LC_1 Logic Functioning bit
 (45 2)  (1243 402)  (1243 402)  LC_1 Logic Functioning bit
 (17 3)  (1215 403)  (1215 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (1226 403)  (1226 403)  routing T_23_25.lc_trk_g2_1 <X> T_23_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 403)  (1227 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1235 403)  (1235 403)  LC_1 Logic Functioning bit
 (39 3)  (1237 403)  (1237 403)  LC_1 Logic Functioning bit
 (40 3)  (1238 403)  (1238 403)  LC_1 Logic Functioning bit
 (42 3)  (1240 403)  (1240 403)  LC_1 Logic Functioning bit
 (0 4)  (1198 404)  (1198 404)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 404)  (1199 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 405)  (1198 405)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 405)  (1199 405)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_7/cen
 (31 6)  (1229 406)  (1229 406)  routing T_23_25.lc_trk_g0_4 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 406)  (1230 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 406)  (1234 406)  LC_3 Logic Functioning bit
 (38 6)  (1236 406)  (1236 406)  LC_3 Logic Functioning bit
 (8 7)  (1206 407)  (1206 407)  routing T_23_25.sp4_v_b_1 <X> T_23_25.sp4_v_t_41
 (10 7)  (1208 407)  (1208 407)  routing T_23_25.sp4_v_b_1 <X> T_23_25.sp4_v_t_41
 (26 7)  (1224 407)  (1224 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 407)  (1225 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 407)  (1226 407)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 407)  (1227 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 407)  (1235 407)  LC_3 Logic Functioning bit
 (39 7)  (1237 407)  (1237 407)  LC_3 Logic Functioning bit
 (48 7)  (1246 407)  (1246 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1213 408)  (1213 408)  routing T_23_25.sp4_h_r_25 <X> T_23_25.lc_trk_g2_1
 (16 8)  (1214 408)  (1214 408)  routing T_23_25.sp4_h_r_25 <X> T_23_25.lc_trk_g2_1
 (17 8)  (1215 408)  (1215 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1219 408)  (1219 408)  routing T_23_25.sp4_v_t_14 <X> T_23_25.lc_trk_g2_3
 (22 8)  (1220 408)  (1220 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1221 408)  (1221 408)  routing T_23_25.sp4_v_t_14 <X> T_23_25.lc_trk_g2_3
 (32 8)  (1230 408)  (1230 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 408)  (1231 408)  routing T_23_25.lc_trk_g2_3 <X> T_23_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 408)  (1234 408)  LC_4 Logic Functioning bit
 (37 8)  (1235 408)  (1235 408)  LC_4 Logic Functioning bit
 (38 8)  (1236 408)  (1236 408)  LC_4 Logic Functioning bit
 (39 8)  (1237 408)  (1237 408)  LC_4 Logic Functioning bit
 (45 8)  (1243 408)  (1243 408)  LC_4 Logic Functioning bit
 (18 9)  (1216 409)  (1216 409)  routing T_23_25.sp4_h_r_25 <X> T_23_25.lc_trk_g2_1
 (31 9)  (1229 409)  (1229 409)  routing T_23_25.lc_trk_g2_3 <X> T_23_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 409)  (1234 409)  LC_4 Logic Functioning bit
 (37 9)  (1235 409)  (1235 409)  LC_4 Logic Functioning bit
 (38 9)  (1236 409)  (1236 409)  LC_4 Logic Functioning bit
 (39 9)  (1237 409)  (1237 409)  LC_4 Logic Functioning bit
 (8 10)  (1206 410)  (1206 410)  routing T_23_25.sp4_v_t_42 <X> T_23_25.sp4_h_l_42
 (9 10)  (1207 410)  (1207 410)  routing T_23_25.sp4_v_t_42 <X> T_23_25.sp4_h_l_42
 (7 11)  (1205 411)  (1205 411)  Column buffer control bit: LH_colbuf_cntl_2

 (21 12)  (1219 412)  (1219 412)  routing T_23_25.sp4_v_t_22 <X> T_23_25.lc_trk_g3_3
 (22 12)  (1220 412)  (1220 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1221 412)  (1221 412)  routing T_23_25.sp4_v_t_22 <X> T_23_25.lc_trk_g3_3
 (6 13)  (1204 413)  (1204 413)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_h_r_9
 (21 13)  (1219 413)  (1219 413)  routing T_23_25.sp4_v_t_22 <X> T_23_25.lc_trk_g3_3
 (22 13)  (1220 413)  (1220 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1221 413)  (1221 413)  routing T_23_25.sp12_v_t_9 <X> T_23_25.lc_trk_g3_2
 (1 14)  (1199 414)  (1199 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 415)  (1198 415)  routing T_23_25.glb_netwk_2 <X> T_23_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 415)  (1205 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_25

 (27 0)  (1279 400)  (1279 400)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 400)  (1280 400)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 400)  (1281 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 400)  (1284 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 400)  (1285 400)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (1292 400)  (1292 400)  LC_0 Logic Functioning bit
 (27 1)  (1279 401)  (1279 401)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 401)  (1280 401)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 401)  (1281 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 401)  (1282 401)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 401)  (1283 401)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 401)  (1284 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1285 401)  (1285 401)  routing T_24_25.lc_trk_g2_0 <X> T_24_25.input_2_0
 (47 1)  (1299 401)  (1299 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (36 2)  (1288 402)  (1288 402)  LC_1 Logic Functioning bit
 (43 2)  (1295 402)  (1295 402)  LC_1 Logic Functioning bit
 (26 3)  (1278 403)  (1278 403)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 403)  (1280 403)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 403)  (1281 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 403)  (1284 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 403)  (1285 403)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.input_2_1
 (34 3)  (1286 403)  (1286 403)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.input_2_1
 (37 3)  (1289 403)  (1289 403)  LC_1 Logic Functioning bit
 (42 3)  (1294 403)  (1294 403)  LC_1 Logic Functioning bit
 (48 3)  (1300 403)  (1300 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (1279 404)  (1279 404)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 404)  (1280 404)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 404)  (1281 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 404)  (1284 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 404)  (1285 404)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 404)  (1286 404)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 404)  (1288 404)  LC_2 Logic Functioning bit
 (38 4)  (1290 404)  (1290 404)  LC_2 Logic Functioning bit
 (31 5)  (1283 405)  (1283 405)  routing T_24_25.lc_trk_g3_2 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 405)  (1288 405)  LC_2 Logic Functioning bit
 (38 5)  (1290 405)  (1290 405)  LC_2 Logic Functioning bit
 (48 5)  (1300 405)  (1300 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 6)  (1284 406)  (1284 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 406)  (1285 406)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 406)  (1286 406)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 406)  (1288 406)  LC_3 Logic Functioning bit
 (38 6)  (1290 406)  (1290 406)  LC_3 Logic Functioning bit
 (27 7)  (1279 407)  (1279 407)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 407)  (1280 407)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 407)  (1281 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 407)  (1289 407)  LC_3 Logic Functioning bit
 (39 7)  (1291 407)  (1291 407)  LC_3 Logic Functioning bit
 (52 7)  (1304 407)  (1304 407)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (1274 408)  (1274 408)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1276 408)  (1276 408)  routing T_24_25.tnr_op_3 <X> T_24_25.lc_trk_g2_3
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 408)  (1285 408)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 408)  (1286 408)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 408)  (1288 408)  LC_4 Logic Functioning bit
 (38 8)  (1290 408)  (1290 408)  LC_4 Logic Functioning bit
 (15 9)  (1267 409)  (1267 409)  routing T_24_25.tnr_op_0 <X> T_24_25.lc_trk_g2_0
 (17 9)  (1269 409)  (1269 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (1280 409)  (1280 409)  routing T_24_25.lc_trk_g2_0 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 409)  (1289 409)  LC_4 Logic Functioning bit
 (39 9)  (1291 409)  (1291 409)  LC_4 Logic Functioning bit
 (52 9)  (1304 409)  (1304 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (1267 410)  (1267 410)  routing T_24_25.tnr_op_5 <X> T_24_25.lc_trk_g2_5
 (17 10)  (1269 410)  (1269 410)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (31 10)  (1283 410)  (1283 410)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 410)  (1284 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 410)  (1285 410)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 410)  (1286 410)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 410)  (1288 410)  LC_5 Logic Functioning bit
 (38 10)  (1290 410)  (1290 410)  LC_5 Logic Functioning bit
 (22 11)  (1274 411)  (1274 411)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1276 411)  (1276 411)  routing T_24_25.tnr_op_6 <X> T_24_25.lc_trk_g2_6
 (27 11)  (1279 411)  (1279 411)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 411)  (1280 411)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 411)  (1281 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 411)  (1283 411)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 411)  (1289 411)  LC_5 Logic Functioning bit
 (39 11)  (1291 411)  (1291 411)  LC_5 Logic Functioning bit
 (52 11)  (1304 411)  (1304 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (1267 412)  (1267 412)  routing T_24_25.tnr_op_1 <X> T_24_25.lc_trk_g3_1
 (17 12)  (1269 412)  (1269 412)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (1278 412)  (1278 412)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_6/in_0
 (32 12)  (1284 412)  (1284 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 412)  (1285 412)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 412)  (1286 412)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 412)  (1288 412)  LC_6 Logic Functioning bit
 (38 12)  (1290 412)  (1290 412)  LC_6 Logic Functioning bit
 (15 13)  (1267 413)  (1267 413)  routing T_24_25.sp4_v_t_29 <X> T_24_25.lc_trk_g3_0
 (16 13)  (1268 413)  (1268 413)  routing T_24_25.sp4_v_t_29 <X> T_24_25.lc_trk_g3_0
 (17 13)  (1269 413)  (1269 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1274 413)  (1274 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1276 413)  (1276 413)  routing T_24_25.tnr_op_2 <X> T_24_25.lc_trk_g3_2
 (26 13)  (1278 413)  (1278 413)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 413)  (1280 413)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 413)  (1281 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 413)  (1289 413)  LC_6 Logic Functioning bit
 (39 13)  (1291 413)  (1291 413)  LC_6 Logic Functioning bit
 (52 13)  (1304 413)  (1304 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (1274 414)  (1274 414)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1276 414)  (1276 414)  routing T_24_25.tnr_op_7 <X> T_24_25.lc_trk_g3_7
 (26 14)  (1278 414)  (1278 414)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (1280 414)  (1280 414)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 414)  (1281 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 414)  (1282 414)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 414)  (1283 414)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 414)  (1284 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 414)  (1285 414)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 414)  (1286 414)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 414)  (1287 414)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_7
 (40 14)  (1292 414)  (1292 414)  LC_7 Logic Functioning bit
 (46 14)  (1298 414)  (1298 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (1267 415)  (1267 415)  routing T_24_25.tnr_op_4 <X> T_24_25.lc_trk_g3_4
 (17 15)  (1269 415)  (1269 415)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (28 15)  (1280 415)  (1280 415)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 415)  (1281 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 415)  (1282 415)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 415)  (1283 415)  routing T_24_25.lc_trk_g3_7 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 415)  (1284 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1285 415)  (1285 415)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_7
 (34 15)  (1286 415)  (1286 415)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_7


RAM_Tile_25_25

 (11 0)  (1317 400)  (1317 400)  routing T_25_25.sp4_v_t_46 <X> T_25_25.sp4_v_b_2
 (27 0)  (1333 400)  (1333 400)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.wire_bram/ram/WDATA_15
 (29 0)  (1335 400)  (1335 400)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_15
 (30 0)  (1336 400)  (1336 400)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.wire_bram/ram/WDATA_15
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 401)  (1314 401)  routing T_25_25.sp4_h_r_1 <X> T_25_25.sp4_v_b_1
 (12 1)  (1318 401)  (1318 401)  routing T_25_25.sp4_v_t_46 <X> T_25_25.sp4_v_b_2
 (30 1)  (1336 401)  (1336 401)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.wire_bram/ram/WDATA_15
 (38 1)  (1344 401)  (1344 401)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_15 sp4_v_b_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 402)  (1314 402)  routing T_25_25.sp4_h_r_1 <X> T_25_25.sp4_h_l_36
 (11 2)  (1317 402)  (1317 402)  routing T_25_25.sp4_h_l_44 <X> T_25_25.sp4_v_t_39
 (28 2)  (1334 402)  (1334 402)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_14
 (29 2)  (1335 402)  (1335 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_14
 (30 2)  (1336 402)  (1336 402)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_14
 (30 3)  (1336 403)  (1336 403)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_14
 (37 3)  (1343 403)  (1343 403)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_14 sp4_h_r_18
 (4 4)  (1310 404)  (1310 404)  routing T_25_25.sp4_v_t_38 <X> T_25_25.sp4_v_b_3
 (13 4)  (1319 404)  (1319 404)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_v_b_5
 (27 4)  (1333 404)  (1333 404)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_13
 (28 4)  (1334 404)  (1334 404)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_13
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (1336 404)  (1336 404)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_13
 (15 5)  (1321 405)  (1321 405)  routing T_25_25.sp4_v_b_16 <X> T_25_25.lc_trk_g1_0
 (16 5)  (1322 405)  (1322 405)  routing T_25_25.sp4_v_b_16 <X> T_25_25.lc_trk_g1_0
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (30 5)  (1336 405)  (1336 405)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_13
 (38 5)  (1344 405)  (1344 405)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp12_h_l_10 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_10 lc_trk_g1_5
 (27 6)  (1333 406)  (1333 406)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/WDATA_12
 (29 6)  (1335 406)  (1335 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_12
 (30 6)  (1336 406)  (1336 406)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/WDATA_12
 (40 6)  (1346 406)  (1346 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_23
 (14 7)  (1320 407)  (1320 407)  routing T_25_25.sp12_h_r_20 <X> T_25_25.lc_trk_g1_4
 (16 7)  (1322 407)  (1322 407)  routing T_25_25.sp12_h_r_20 <X> T_25_25.lc_trk_g1_4
 (17 7)  (1323 407)  (1323 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (1328 407)  (1328 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1329 407)  (1329 407)  routing T_25_25.sp12_h_r_14 <X> T_25_25.lc_trk_g1_6
 (8 8)  (1314 408)  (1314 408)  routing T_25_25.sp4_h_l_46 <X> T_25_25.sp4_h_r_7
 (10 8)  (1316 408)  (1316 408)  routing T_25_25.sp4_h_l_46 <X> T_25_25.sp4_h_r_7
 (25 8)  (1331 408)  (1331 408)  routing T_25_25.bnl_op_2 <X> T_25_25.lc_trk_g2_2
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (22 9)  (1328 409)  (1328 409)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1331 409)  (1331 409)  routing T_25_25.bnl_op_2 <X> T_25_25.lc_trk_g2_2
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (28 10)  (1334 410)  (1334 410)  routing T_25_25.lc_trk_g2_2 <X> T_25_25.wire_bram/ram/WDATA_10
 (29 10)  (1335 410)  (1335 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (8 11)  (1314 411)  (1314 411)  routing T_25_25.sp4_h_r_7 <X> T_25_25.sp4_v_t_42
 (9 11)  (1315 411)  (1315 411)  routing T_25_25.sp4_h_r_7 <X> T_25_25.sp4_v_t_42
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_v_b_46 <X> T_25_25.lc_trk_g2_6
 (24 11)  (1330 411)  (1330 411)  routing T_25_25.sp4_v_b_46 <X> T_25_25.lc_trk_g2_6
 (30 11)  (1336 411)  (1336 411)  routing T_25_25.lc_trk_g2_2 <X> T_25_25.wire_bram/ram/WDATA_10
 (39 11)  (1345 411)  (1345 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_10 sp4_v_b_10
 (15 12)  (1321 412)  (1321 412)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g3_1
 (16 12)  (1322 412)  (1322 412)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 412)  (1324 412)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g3_1
 (27 12)  (1333 412)  (1333 412)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_9
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 412)  (1336 412)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_9
 (40 12)  (1346 412)  (1346 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1333 414)  (1333 414)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/WDATA_8
 (28 14)  (1334 414)  (1334 414)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/WDATA_8
 (29 14)  (1335 414)  (1335 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_8
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (8 15)  (1314 415)  (1314 415)  routing T_25_25.sp4_h_l_47 <X> T_25_25.sp4_v_t_47
 (22 15)  (1328 415)  (1328 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 415)  (1331 415)  routing T_25_25.sp4_r_v_b_46 <X> T_25_25.lc_trk_g3_6
 (39 15)  (1345 415)  (1345 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_8 sp4_v_b_14


LogicTile_26_25

 (8 15)  (1356 415)  (1356 415)  routing T_26_25.sp4_v_b_7 <X> T_26_25.sp4_v_t_47
 (10 15)  (1358 415)  (1358 415)  routing T_26_25.sp4_v_b_7 <X> T_26_25.sp4_v_t_47


LogicTile_27_25

 (11 10)  (1413 410)  (1413 410)  routing T_27_25.sp4_v_b_5 <X> T_27_25.sp4_v_t_45
 (12 11)  (1414 411)  (1414 411)  routing T_27_25.sp4_v_b_5 <X> T_27_25.sp4_v_t_45


LogicTile_28_25

 (8 9)  (1464 409)  (1464 409)  routing T_28_25.sp4_h_l_42 <X> T_28_25.sp4_v_b_7
 (9 9)  (1465 409)  (1465 409)  routing T_28_25.sp4_h_l_42 <X> T_28_25.sp4_v_b_7


LogicTile_29_25

 (8 2)  (1518 402)  (1518 402)  routing T_29_25.sp4_v_t_42 <X> T_29_25.sp4_h_l_36
 (9 2)  (1519 402)  (1519 402)  routing T_29_25.sp4_v_t_42 <X> T_29_25.sp4_h_l_36
 (10 2)  (1520 402)  (1520 402)  routing T_29_25.sp4_v_t_42 <X> T_29_25.sp4_h_l_36


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (11 12)  (1737 412)  (1737 412)  routing T_33_25.span4_vert_b_3 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24



LogicTile_1_24

 (7 9)  (25 393)  (25 393)  Column buffer control bit: LH_colbuf_cntl_0



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 384)  (417 384)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g0_3
 (22 0)  (418 384)  (418 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 384)  (419 384)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g0_3
 (24 0)  (420 384)  (420 384)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g0_3
 (21 1)  (417 385)  (417 385)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g0_3
 (22 1)  (418 385)  (418 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 385)  (419 385)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g0_2
 (24 1)  (420 385)  (420 385)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g0_2
 (27 1)  (423 385)  (423 385)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input0_0
 (28 1)  (424 385)  (424 385)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input0_0
 (29 1)  (425 385)  (425 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (28 3)  (424 387)  (424 387)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.input0_1
 (29 3)  (425 387)  (425 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 388)  (422 388)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_2
 (29 4)  (425 388)  (425 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (39 4)  (435 388)  (435 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (0 5)  (396 389)  (396 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (26 5)  (422 389)  (422 389)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_2
 (27 5)  (423 389)  (423 389)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_2
 (29 5)  (425 389)  (425 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (30 5)  (426 389)  (426 389)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.wire_bram/ram/WDATA_5
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (22 6)  (418 390)  (418 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (422 390)  (422 390)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input0_3
 (26 7)  (422 391)  (422 391)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input0_3
 (28 7)  (424 391)  (424 391)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input0_3
 (29 7)  (425 391)  (425 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (17 8)  (413 392)  (413 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (418 393)  (418 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 393)  (422 393)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input0_4
 (27 9)  (423 393)  (423 393)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input0_4
 (29 9)  (425 393)  (425 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (14 10)  (410 394)  (410 394)  routing T_8_24.sp4_v_b_28 <X> T_8_24.lc_trk_g2_4
 (17 10)  (413 394)  (413 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (417 394)  (417 394)  routing T_8_24.sp4_h_r_47 <X> T_8_24.lc_trk_g2_7
 (22 10)  (418 394)  (418 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (419 394)  (419 394)  routing T_8_24.sp4_h_r_47 <X> T_8_24.lc_trk_g2_7
 (24 10)  (420 394)  (420 394)  routing T_8_24.sp4_h_r_47 <X> T_8_24.lc_trk_g2_7
 (26 10)  (422 394)  (422 394)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.input0_5
 (16 11)  (412 395)  (412 395)  routing T_8_24.sp4_v_b_28 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 395)  (417 395)  routing T_8_24.sp4_h_r_47 <X> T_8_24.lc_trk_g2_7
 (27 11)  (423 395)  (423 395)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.input0_5
 (28 11)  (424 395)  (424 395)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.input0_5
 (29 11)  (425 395)  (425 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (15 12)  (411 396)  (411 396)  routing T_8_24.sp4_h_l_28 <X> T_8_24.lc_trk_g3_1
 (16 12)  (412 396)  (412 396)  routing T_8_24.sp4_h_l_28 <X> T_8_24.lc_trk_g3_1
 (17 12)  (413 396)  (413 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (414 396)  (414 396)  routing T_8_24.sp4_h_l_28 <X> T_8_24.lc_trk_g3_1
 (22 12)  (418 396)  (418 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (419 396)  (419 396)  routing T_8_24.sp12_v_b_11 <X> T_8_24.lc_trk_g3_3
 (27 12)  (423 396)  (423 396)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_1
 (28 12)  (424 396)  (424 396)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_1
 (29 12)  (425 396)  (425 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (14 13)  (410 397)  (410 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (15 13)  (411 397)  (411 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (16 13)  (412 397)  (412 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (18 13)  (414 397)  (414 397)  routing T_8_24.sp4_h_l_28 <X> T_8_24.lc_trk_g3_1
 (22 13)  (418 397)  (418 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 397)  (419 397)  routing T_8_24.sp4_h_l_15 <X> T_8_24.lc_trk_g3_2
 (24 13)  (420 397)  (420 397)  routing T_8_24.sp4_h_l_15 <X> T_8_24.lc_trk_g3_2
 (25 13)  (421 397)  (421 397)  routing T_8_24.sp4_h_l_15 <X> T_8_24.lc_trk_g3_2
 (26 13)  (422 397)  (422 397)  routing T_8_24.lc_trk_g0_2 <X> T_8_24.input0_6
 (29 13)  (425 397)  (425 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 397)  (428 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (429 397)  (429 397)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.input2_6
 (35 13)  (431 397)  (431 397)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.input2_6
 (36 13)  (432 397)  (432 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (410 398)  (410 398)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (26 14)  (422 398)  (422 398)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.input0_7
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (15 15)  (411 399)  (411 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (16 15)  (412 399)  (412 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (17 15)  (413 399)  (413 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (424 399)  (424 399)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.input0_7
 (29 15)  (425 399)  (425 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (428 399)  (428 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 399)  (429 399)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.input2_7
 (34 15)  (430 399)  (430 399)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.input2_7
 (35 15)  (431 399)  (431 399)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.input2_7


LogicTile_9_24

 (9 2)  (447 386)  (447 386)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_l_36
 (10 6)  (448 390)  (448 390)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_l_41
 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (10 14)  (448 398)  (448 398)  routing T_9_24.sp4_v_b_5 <X> T_9_24.sp4_h_l_47
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (4 3)  (496 387)  (496 387)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_l_37
 (13 3)  (505 387)  (505 387)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_h_l_39


LogicTile_11_24

 (8 9)  (554 393)  (554 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (9 9)  (555 393)  (555 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (10 9)  (556 393)  (556 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (4 11)  (550 395)  (550 395)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_l_43


LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (3 4)  (657 388)  (657 388)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (3 5)  (657 389)  (657 389)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (4 4)  (712 388)  (712 388)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_v_b_3
 (6 4)  (714 388)  (714 388)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_v_b_3
 (9 8)  (717 392)  (717 392)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_h_r_7
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (25 0)  (787 384)  (787 384)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (47 0)  (809 384)  (809 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 385)  (785 385)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (25 1)  (787 385)  (787 385)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 388)  (763 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 389)  (763 389)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (4 10)  (766 394)  (766 394)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_v_t_43
 (6 10)  (768 394)  (768 394)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_v_t_43
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (8 12)  (770 396)  (770 396)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_h_r_10
 (9 12)  (771 396)  (771 396)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_h_r_10
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 396)  (785 396)  routing T_15_24.sp12_v_b_11 <X> T_15_24.lc_trk_g3_3
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 399)  (762 399)  routing T_15_24.glb_netwk_2 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 388)  (837 388)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g1_3
 (0 5)  (816 389)  (816 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 392)  (849 392)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (46 8)  (862 392)  (862 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (847 393)  (847 393)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (37 9)  (853 393)  (853 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 394)  (839 394)  routing T_16_24.sp4_h_r_31 <X> T_16_24.lc_trk_g2_7
 (24 10)  (840 394)  (840 394)  routing T_16_24.sp4_h_r_31 <X> T_16_24.lc_trk_g2_7
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (837 395)  (837 395)  routing T_16_24.sp4_h_r_31 <X> T_16_24.lc_trk_g2_7
 (12 12)  (828 396)  (828 396)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (11 13)  (827 397)  (827 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (13 13)  (829 397)  (829 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 399)  (816 399)  routing T_16_24.glb_netwk_2 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 386)  (888 386)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (14 3)  (888 387)  (888 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (15 3)  (889 387)  (889 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (16 3)  (890 387)  (890 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (4 4)  (878 388)  (878 388)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (900 388)  (900 388)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 388)  (905 388)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 388)  (909 388)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.input_2_2
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (46 4)  (920 388)  (920 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (901 389)  (901 389)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 389)  (905 389)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 389)  (906 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (15 6)  (889 390)  (889 390)  routing T_17_24.bot_op_5 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (28 7)  (902 391)  (902 391)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 391)  (905 391)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (43 7)  (917 391)  (917 391)  LC_3 Logic Functioning bit
 (46 7)  (920 391)  (920 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 10)  (891 394)  (891 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (895 394)  (895 394)  routing T_17_24.rgt_op_7 <X> T_17_24.lc_trk_g2_7
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.rgt_op_7 <X> T_17_24.lc_trk_g2_7
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 12)  (895 396)  (895 396)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g3_3
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 398)  (874 398)  routing T_17_24.glb_netwk_4 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (8 0)  (936 384)  (936 384)  routing T_18_24.sp4_v_b_7 <X> T_18_24.sp4_h_r_1
 (9 0)  (937 384)  (937 384)  routing T_18_24.sp4_v_b_7 <X> T_18_24.sp4_h_r_1
 (10 0)  (938 384)  (938 384)  routing T_18_24.sp4_v_b_7 <X> T_18_24.sp4_h_r_1
 (15 0)  (943 384)  (943 384)  routing T_18_24.bot_op_1 <X> T_18_24.lc_trk_g0_1
 (17 0)  (945 384)  (945 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (19 0)  (947 384)  (947 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (949 384)  (949 384)  routing T_18_24.wire_logic_cluster/lc_3/out <X> T_18_24.lc_trk_g0_3
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (6 1)  (934 385)  (934 385)  routing T_18_24.sp4_h_l_37 <X> T_18_24.sp4_h_r_0
 (8 1)  (936 385)  (936 385)  routing T_18_24.sp4_h_l_42 <X> T_18_24.sp4_v_b_1
 (9 1)  (937 385)  (937 385)  routing T_18_24.sp4_h_l_42 <X> T_18_24.sp4_v_b_1
 (10 1)  (938 385)  (938 385)  routing T_18_24.sp4_h_l_42 <X> T_18_24.sp4_v_b_1
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 385)  (952 385)  routing T_18_24.bot_op_2 <X> T_18_24.lc_trk_g0_2
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 386)  (934 386)  routing T_18_24.sp4_h_l_42 <X> T_18_24.sp4_v_t_37
 (15 2)  (943 386)  (943 386)  routing T_18_24.bot_op_5 <X> T_18_24.lc_trk_g0_5
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (8 4)  (936 388)  (936 388)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_h_r_4
 (9 4)  (937 388)  (937 388)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_h_r_4
 (12 4)  (940 388)  (940 388)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_h_r_5
 (21 4)  (949 388)  (949 388)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 388)  (952 388)  routing T_18_24.lft_op_3 <X> T_18_24.lc_trk_g1_3
 (26 4)  (954 388)  (954 388)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 388)  (959 388)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 388)  (963 388)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (40 4)  (968 388)  (968 388)  LC_2 Logic Functioning bit
 (53 4)  (981 388)  (981 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (939 389)  (939 389)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_h_r_5
 (15 5)  (943 389)  (943 389)  routing T_18_24.bot_op_0 <X> T_18_24.lc_trk_g1_0
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 389)  (951 389)  routing T_18_24.sp4_v_b_18 <X> T_18_24.lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.sp4_v_b_18 <X> T_18_24.lc_trk_g1_2
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 389)  (955 389)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 389)  (961 389)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (34 5)  (962 389)  (962 389)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (0 6)  (928 390)  (928 390)  routing T_18_24.glb_netwk_2 <X> T_18_24.glb2local_0
 (1 6)  (929 390)  (929 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 390)  (952 390)  routing T_18_24.bot_op_7 <X> T_18_24.lc_trk_g1_7
 (25 6)  (953 390)  (953 390)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g1_6
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 390)  (958 390)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 390)  (963 390)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (42 6)  (970 390)  (970 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (48 6)  (976 390)  (976 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 391)  (952 391)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g1_6
 (25 7)  (953 391)  (953 391)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g1_6
 (26 7)  (954 391)  (954 391)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (35 7)  (963 391)  (963 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (40 7)  (968 391)  (968 391)  LC_3 Logic Functioning bit
 (46 7)  (974 391)  (974 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (9 8)  (937 392)  (937 392)  routing T_18_24.sp4_v_t_42 <X> T_18_24.sp4_h_r_7
 (21 8)  (949 392)  (949 392)  routing T_18_24.sp4_v_t_14 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp4_v_t_14 <X> T_18_24.lc_trk_g2_3
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 393)  (951 393)  routing T_18_24.sp12_v_t_9 <X> T_18_24.lc_trk_g2_2
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 394)  (961 394)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 395)  (955 395)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 395)  (965 395)  LC_5 Logic Functioning bit
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (46 11)  (974 395)  (974 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (953 396)  (953 396)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (27 12)  (955 396)  (955 396)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (949 397)  (949 397)  routing T_18_24.sp4_r_v_b_43 <X> T_18_24.lc_trk_g3_3
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (25 13)  (953 397)  (953 397)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 397)  (955 397)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (16 14)  (944 398)  (944 398)  routing T_18_24.sp4_v_t_16 <X> T_18_24.lc_trk_g3_5
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 398)  (946 398)  routing T_18_24.sp4_v_t_16 <X> T_18_24.lc_trk_g3_5
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (50 14)  (978 398)  (978 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (954 399)  (954 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 399)  (965 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g0_4
 (17 2)  (999 386)  (999 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (987 388)  (987 388)  routing T_19_24.sp4_v_b_3 <X> T_19_24.sp4_h_r_3
 (6 5)  (988 389)  (988 389)  routing T_19_24.sp4_v_b_3 <X> T_19_24.sp4_h_r_3
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 390)  (1005 390)  routing T_19_24.sp4_v_b_23 <X> T_19_24.lc_trk_g1_7
 (24 6)  (1006 390)  (1006 390)  routing T_19_24.sp4_v_b_23 <X> T_19_24.lc_trk_g1_7
 (0 8)  (982 392)  (982 392)  routing T_19_24.glb_netwk_2 <X> T_19_24.glb2local_1
 (1 8)  (983 392)  (983 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (22 8)  (1004 392)  (1004 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 392)  (1005 392)  routing T_19_24.sp4_v_t_30 <X> T_19_24.lc_trk_g2_3
 (24 8)  (1006 392)  (1006 392)  routing T_19_24.sp4_v_t_30 <X> T_19_24.lc_trk_g2_3
 (25 8)  (1007 392)  (1007 392)  routing T_19_24.rgt_op_2 <X> T_19_24.lc_trk_g2_2
 (26 8)  (1008 392)  (1008 392)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 392)  (1012 392)  routing T_19_24.lc_trk_g0_5 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 392)  (1015 392)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (42 8)  (1024 392)  (1024 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (47 8)  (1029 392)  (1029 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 393)  (1006 393)  routing T_19_24.rgt_op_2 <X> T_19_24.lc_trk_g2_2
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 393)  (1013 393)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 393)  (1014 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 393)  (1015 393)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.input_2_4
 (35 9)  (1017 393)  (1017 393)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.input_2_4
 (40 9)  (1022 393)  (1022 393)  LC_4 Logic Functioning bit
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 397)  (1006 397)  routing T_19_24.tnl_op_2 <X> T_19_24.lc_trk_g3_2
 (25 13)  (1007 397)  (1007 397)  routing T_19_24.tnl_op_2 <X> T_19_24.lc_trk_g3_2
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 398)  (1016 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 398)  (1018 398)  LC_7 Logic Functioning bit
 (38 14)  (1020 398)  (1020 398)  LC_7 Logic Functioning bit
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (990 399)  (990 399)  routing T_19_24.sp4_h_l_47 <X> T_19_24.sp4_v_t_47
 (26 15)  (1008 399)  (1008 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 399)  (1009 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 399)  (1010 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 399)  (1019 399)  LC_7 Logic Functioning bit
 (39 15)  (1021 399)  (1021 399)  LC_7 Logic Functioning bit
 (48 15)  (1030 399)  (1030 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_24

 (5 0)  (1041 384)  (1041 384)  routing T_20_24.sp4_v_b_0 <X> T_20_24.sp4_h_r_0
 (27 0)  (1063 384)  (1063 384)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 384)  (1065 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 384)  (1071 384)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_0
 (44 0)  (1080 384)  (1080 384)  LC_0 Logic Functioning bit
 (6 1)  (1042 385)  (1042 385)  routing T_20_24.sp4_v_b_0 <X> T_20_24.sp4_h_r_0
 (32 1)  (1068 385)  (1068 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 385)  (1071 385)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_0
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1058 386)  (1058 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1061 386)  (1061 386)  routing T_20_24.wire_logic_cluster/lc_6/out <X> T_20_24.lc_trk_g0_6
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 386)  (1071 386)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.input_2_1
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (37 2)  (1073 386)  (1073 386)  LC_1 Logic Functioning bit
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (44 2)  (1080 386)  (1080 386)  LC_1 Logic Functioning bit
 (47 2)  (1083 386)  (1083 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (1057 387)  (1057 387)  routing T_20_24.sp4_r_v_b_31 <X> T_20_24.lc_trk_g0_7
 (22 3)  (1058 387)  (1058 387)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (1068 387)  (1068 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 387)  (1069 387)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.input_2_1
 (34 3)  (1070 387)  (1070 387)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.input_2_1
 (35 3)  (1071 387)  (1071 387)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.input_2_1
 (36 3)  (1072 387)  (1072 387)  LC_1 Logic Functioning bit
 (37 3)  (1073 387)  (1073 387)  LC_1 Logic Functioning bit
 (38 3)  (1074 387)  (1074 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (14 4)  (1050 388)  (1050 388)  routing T_20_24.sp4_v_b_0 <X> T_20_24.lc_trk_g1_0
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 388)  (1072 388)  LC_2 Logic Functioning bit
 (37 4)  (1073 388)  (1073 388)  LC_2 Logic Functioning bit
 (38 4)  (1074 388)  (1074 388)  LC_2 Logic Functioning bit
 (39 4)  (1075 388)  (1075 388)  LC_2 Logic Functioning bit
 (44 4)  (1080 388)  (1080 388)  LC_2 Logic Functioning bit
 (16 5)  (1052 389)  (1052 389)  routing T_20_24.sp4_v_b_0 <X> T_20_24.lc_trk_g1_0
 (17 5)  (1053 389)  (1053 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (36 5)  (1072 389)  (1072 389)  LC_2 Logic Functioning bit
 (37 5)  (1073 389)  (1073 389)  LC_2 Logic Functioning bit
 (38 5)  (1074 389)  (1074 389)  LC_2 Logic Functioning bit
 (39 5)  (1075 389)  (1075 389)  LC_2 Logic Functioning bit
 (0 6)  (1036 390)  (1036 390)  routing T_20_24.glb_netwk_2 <X> T_20_24.glb2local_0
 (1 6)  (1037 390)  (1037 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (1050 390)  (1050 390)  routing T_20_24.lft_op_4 <X> T_20_24.lc_trk_g1_4
 (25 6)  (1061 390)  (1061 390)  routing T_20_24.sp4_h_l_11 <X> T_20_24.lc_trk_g1_6
 (26 6)  (1062 390)  (1062 390)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 390)  (1066 390)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 390)  (1071 390)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_3
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (42 6)  (1078 390)  (1078 390)  LC_3 Logic Functioning bit
 (45 6)  (1081 390)  (1081 390)  LC_3 Logic Functioning bit
 (46 6)  (1082 390)  (1082 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (1051 391)  (1051 391)  routing T_20_24.lft_op_4 <X> T_20_24.lc_trk_g1_4
 (17 7)  (1053 391)  (1053 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 391)  (1059 391)  routing T_20_24.sp4_h_l_11 <X> T_20_24.lc_trk_g1_6
 (24 7)  (1060 391)  (1060 391)  routing T_20_24.sp4_h_l_11 <X> T_20_24.lc_trk_g1_6
 (25 7)  (1061 391)  (1061 391)  routing T_20_24.sp4_h_l_11 <X> T_20_24.lc_trk_g1_6
 (26 7)  (1062 391)  (1062 391)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 391)  (1068 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 391)  (1070 391)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_3
 (35 7)  (1071 391)  (1071 391)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_3
 (26 10)  (1062 394)  (1062 394)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 394)  (1069 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 394)  (1071 394)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_5
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (40 10)  (1076 394)  (1076 394)  LC_5 Logic Functioning bit
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1058 395)  (1058 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 395)  (1061 395)  routing T_20_24.sp4_r_v_b_38 <X> T_20_24.lc_trk_g2_6
 (27 11)  (1063 395)  (1063 395)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 395)  (1068 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 395)  (1070 395)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_5
 (35 11)  (1071 395)  (1071 395)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_5
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (48 11)  (1084 395)  (1084 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 396)  (1063 396)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 396)  (1067 396)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 396)  (1071 396)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_6
 (42 12)  (1078 396)  (1078 396)  LC_6 Logic Functioning bit
 (45 12)  (1081 396)  (1081 396)  LC_6 Logic Functioning bit
 (47 12)  (1083 396)  (1083 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1087 396)  (1087 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 397)  (1067 397)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 397)  (1068 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 397)  (1071 397)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_6
 (41 13)  (1077 397)  (1077 397)  LC_6 Logic Functioning bit
 (15 14)  (1051 398)  (1051 398)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g3_5
 (16 14)  (1052 398)  (1052 398)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g3_5
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (5 15)  (1041 399)  (1041 399)  routing T_20_24.sp4_h_l_44 <X> T_20_24.sp4_v_t_44
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1048 399)  (1048 399)  routing T_20_24.sp4_h_l_46 <X> T_20_24.sp4_v_t_46
 (18 15)  (1054 399)  (1054 399)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g3_5
 (22 15)  (1058 399)  (1058 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 399)  (1059 399)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g3_6
 (24 15)  (1060 399)  (1060 399)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g3_6
 (25 15)  (1061 399)  (1061 399)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g3_6


LogicTile_21_24

 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (38 0)  (1128 384)  (1128 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (45 0)  (1135 384)  (1135 384)  LC_0 Logic Functioning bit
 (48 0)  (1138 384)  (1138 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (1126 385)  (1126 385)  LC_0 Logic Functioning bit
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (38 1)  (1128 385)  (1128 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (49 1)  (1139 385)  (1139 385)  Carry_In_Mux bit 

 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 388)  (1090 388)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 388)  (1091 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 389)  (1090 389)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 389)  (1091 389)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (5 12)  (1095 396)  (1095 396)  routing T_21_24.sp4_h_l_43 <X> T_21_24.sp4_h_r_9
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 396)  (1113 396)  routing T_21_24.sp4_h_r_27 <X> T_21_24.lc_trk_g3_3
 (24 12)  (1114 396)  (1114 396)  routing T_21_24.sp4_h_r_27 <X> T_21_24.lc_trk_g3_3
 (4 13)  (1094 397)  (1094 397)  routing T_21_24.sp4_h_l_43 <X> T_21_24.sp4_h_r_9
 (21 13)  (1111 397)  (1111 397)  routing T_21_24.sp4_h_r_27 <X> T_21_24.lc_trk_g3_3
 (1 14)  (1091 398)  (1091 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 399)  (1090 399)  routing T_21_24.glb_netwk_2 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (14 0)  (1158 384)  (1158 384)  routing T_22_24.wire_logic_cluster/lc_0/out <X> T_22_24.lc_trk_g0_0
 (17 0)  (1161 384)  (1161 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 384)  (1162 384)  routing T_22_24.wire_logic_cluster/lc_1/out <X> T_22_24.lc_trk_g0_1
 (21 0)  (1165 384)  (1165 384)  routing T_22_24.sp4_h_r_19 <X> T_22_24.lc_trk_g0_3
 (22 0)  (1166 384)  (1166 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 384)  (1167 384)  routing T_22_24.sp4_h_r_19 <X> T_22_24.lc_trk_g0_3
 (24 0)  (1168 384)  (1168 384)  routing T_22_24.sp4_h_r_19 <X> T_22_24.lc_trk_g0_3
 (25 0)  (1169 384)  (1169 384)  routing T_22_24.wire_logic_cluster/lc_2/out <X> T_22_24.lc_trk_g0_2
 (28 0)  (1172 384)  (1172 384)  routing T_22_24.lc_trk_g2_1 <X> T_22_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 384)  (1173 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 384)  (1176 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 384)  (1178 384)  routing T_22_24.lc_trk_g1_2 <X> T_22_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 384)  (1184 384)  LC_0 Logic Functioning bit
 (41 0)  (1185 384)  (1185 384)  LC_0 Logic Functioning bit
 (42 0)  (1186 384)  (1186 384)  LC_0 Logic Functioning bit
 (43 0)  (1187 384)  (1187 384)  LC_0 Logic Functioning bit
 (44 0)  (1188 384)  (1188 384)  LC_0 Logic Functioning bit
 (11 1)  (1155 385)  (1155 385)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_h_r_2
 (13 1)  (1157 385)  (1157 385)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_h_r_2
 (17 1)  (1161 385)  (1161 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1165 385)  (1165 385)  routing T_22_24.sp4_h_r_19 <X> T_22_24.lc_trk_g0_3
 (22 1)  (1166 385)  (1166 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (1175 385)  (1175 385)  routing T_22_24.lc_trk_g1_2 <X> T_22_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 385)  (1176 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1184 385)  (1184 385)  LC_0 Logic Functioning bit
 (41 1)  (1185 385)  (1185 385)  LC_0 Logic Functioning bit
 (42 1)  (1186 385)  (1186 385)  LC_0 Logic Functioning bit
 (43 1)  (1187 385)  (1187 385)  LC_0 Logic Functioning bit
 (15 2)  (1159 386)  (1159 386)  routing T_22_24.sp4_h_r_21 <X> T_22_24.lc_trk_g0_5
 (16 2)  (1160 386)  (1160 386)  routing T_22_24.sp4_h_r_21 <X> T_22_24.lc_trk_g0_5
 (17 2)  (1161 386)  (1161 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 386)  (1162 386)  routing T_22_24.sp4_h_r_21 <X> T_22_24.lc_trk_g0_5
 (21 2)  (1165 386)  (1165 386)  routing T_22_24.sp4_h_l_10 <X> T_22_24.lc_trk_g0_7
 (22 2)  (1166 386)  (1166 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1167 386)  (1167 386)  routing T_22_24.sp4_h_l_10 <X> T_22_24.lc_trk_g0_7
 (24 2)  (1168 386)  (1168 386)  routing T_22_24.sp4_h_l_10 <X> T_22_24.lc_trk_g0_7
 (25 2)  (1169 386)  (1169 386)  routing T_22_24.wire_logic_cluster/lc_6/out <X> T_22_24.lc_trk_g0_6
 (28 2)  (1172 386)  (1172 386)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 386)  (1173 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 386)  (1174 386)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 386)  (1176 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 386)  (1177 386)  routing T_22_24.lc_trk_g3_1 <X> T_22_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 386)  (1178 386)  routing T_22_24.lc_trk_g3_1 <X> T_22_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 386)  (1184 386)  LC_1 Logic Functioning bit
 (41 2)  (1185 386)  (1185 386)  LC_1 Logic Functioning bit
 (42 2)  (1186 386)  (1186 386)  LC_1 Logic Functioning bit
 (43 2)  (1187 386)  (1187 386)  LC_1 Logic Functioning bit
 (44 2)  (1188 386)  (1188 386)  LC_1 Logic Functioning bit
 (18 3)  (1162 387)  (1162 387)  routing T_22_24.sp4_h_r_21 <X> T_22_24.lc_trk_g0_5
 (21 3)  (1165 387)  (1165 387)  routing T_22_24.sp4_h_l_10 <X> T_22_24.lc_trk_g0_7
 (22 3)  (1166 387)  (1166 387)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (1174 387)  (1174 387)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 387)  (1176 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (1184 387)  (1184 387)  LC_1 Logic Functioning bit
 (41 3)  (1185 387)  (1185 387)  LC_1 Logic Functioning bit
 (42 3)  (1186 387)  (1186 387)  LC_1 Logic Functioning bit
 (43 3)  (1187 387)  (1187 387)  LC_1 Logic Functioning bit
 (9 4)  (1153 388)  (1153 388)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_h_r_4
 (10 4)  (1154 388)  (1154 388)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_h_r_4
 (15 4)  (1159 388)  (1159 388)  routing T_22_24.sp4_h_l_4 <X> T_22_24.lc_trk_g1_1
 (16 4)  (1160 388)  (1160 388)  routing T_22_24.sp4_h_l_4 <X> T_22_24.lc_trk_g1_1
 (17 4)  (1161 388)  (1161 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 388)  (1162 388)  routing T_22_24.sp4_h_l_4 <X> T_22_24.lc_trk_g1_1
 (29 4)  (1173 388)  (1173 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 388)  (1174 388)  routing T_22_24.lc_trk_g0_7 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 388)  (1176 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 388)  (1177 388)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 388)  (1178 388)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 388)  (1184 388)  LC_2 Logic Functioning bit
 (41 4)  (1185 388)  (1185 388)  LC_2 Logic Functioning bit
 (42 4)  (1186 388)  (1186 388)  LC_2 Logic Functioning bit
 (43 4)  (1187 388)  (1187 388)  LC_2 Logic Functioning bit
 (44 4)  (1188 388)  (1188 388)  LC_2 Logic Functioning bit
 (4 5)  (1148 389)  (1148 389)  routing T_22_24.sp4_h_l_42 <X> T_22_24.sp4_h_r_3
 (6 5)  (1150 389)  (1150 389)  routing T_22_24.sp4_h_l_42 <X> T_22_24.sp4_h_r_3
 (18 5)  (1162 389)  (1162 389)  routing T_22_24.sp4_h_l_4 <X> T_22_24.lc_trk_g1_1
 (22 5)  (1166 389)  (1166 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1169 389)  (1169 389)  routing T_22_24.sp4_r_v_b_26 <X> T_22_24.lc_trk_g1_2
 (30 5)  (1174 389)  (1174 389)  routing T_22_24.lc_trk_g0_7 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 389)  (1175 389)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 389)  (1176 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 389)  (1179 389)  routing T_22_24.lc_trk_g0_2 <X> T_22_24.input_2_2
 (40 5)  (1184 389)  (1184 389)  LC_2 Logic Functioning bit
 (41 5)  (1185 389)  (1185 389)  LC_2 Logic Functioning bit
 (42 5)  (1186 389)  (1186 389)  LC_2 Logic Functioning bit
 (43 5)  (1187 389)  (1187 389)  LC_2 Logic Functioning bit
 (11 6)  (1155 390)  (1155 390)  routing T_22_24.sp4_h_l_37 <X> T_22_24.sp4_v_t_40
 (15 6)  (1159 390)  (1159 390)  routing T_22_24.sp4_h_r_13 <X> T_22_24.lc_trk_g1_5
 (16 6)  (1160 390)  (1160 390)  routing T_22_24.sp4_h_r_13 <X> T_22_24.lc_trk_g1_5
 (17 6)  (1161 390)  (1161 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 390)  (1162 390)  routing T_22_24.sp4_h_r_13 <X> T_22_24.lc_trk_g1_5
 (19 6)  (1163 390)  (1163 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (1165 390)  (1165 390)  routing T_22_24.sp4_h_l_2 <X> T_22_24.lc_trk_g1_7
 (22 6)  (1166 390)  (1166 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 390)  (1167 390)  routing T_22_24.sp4_h_l_2 <X> T_22_24.lc_trk_g1_7
 (24 6)  (1168 390)  (1168 390)  routing T_22_24.sp4_h_l_2 <X> T_22_24.lc_trk_g1_7
 (27 6)  (1171 390)  (1171 390)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 390)  (1173 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 390)  (1174 390)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 390)  (1176 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 390)  (1177 390)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 390)  (1178 390)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 390)  (1184 390)  LC_3 Logic Functioning bit
 (41 6)  (1185 390)  (1185 390)  LC_3 Logic Functioning bit
 (42 6)  (1186 390)  (1186 390)  LC_3 Logic Functioning bit
 (43 6)  (1187 390)  (1187 390)  LC_3 Logic Functioning bit
 (44 6)  (1188 390)  (1188 390)  LC_3 Logic Functioning bit
 (30 7)  (1174 391)  (1174 391)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 391)  (1175 391)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 391)  (1176 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 391)  (1177 391)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.input_2_3
 (35 7)  (1179 391)  (1179 391)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.input_2_3
 (40 7)  (1184 391)  (1184 391)  LC_3 Logic Functioning bit
 (41 7)  (1185 391)  (1185 391)  LC_3 Logic Functioning bit
 (42 7)  (1186 391)  (1186 391)  LC_3 Logic Functioning bit
 (43 7)  (1187 391)  (1187 391)  LC_3 Logic Functioning bit
 (9 8)  (1153 392)  (1153 392)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_h_r_7
 (10 8)  (1154 392)  (1154 392)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_h_r_7
 (12 8)  (1156 392)  (1156 392)  routing T_22_24.sp4_h_l_40 <X> T_22_24.sp4_h_r_8
 (16 8)  (1160 392)  (1160 392)  routing T_22_24.sp12_v_t_6 <X> T_22_24.lc_trk_g2_1
 (17 8)  (1161 392)  (1161 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (1165 392)  (1165 392)  routing T_22_24.wire_logic_cluster/lc_3/out <X> T_22_24.lc_trk_g2_3
 (22 8)  (1166 392)  (1166 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (1173 392)  (1173 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 392)  (1175 392)  routing T_22_24.lc_trk_g3_4 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 392)  (1176 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 392)  (1177 392)  routing T_22_24.lc_trk_g3_4 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 392)  (1178 392)  routing T_22_24.lc_trk_g3_4 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 392)  (1179 392)  routing T_22_24.lc_trk_g2_4 <X> T_22_24.input_2_4
 (40 8)  (1184 392)  (1184 392)  LC_4 Logic Functioning bit
 (41 8)  (1185 392)  (1185 392)  LC_4 Logic Functioning bit
 (42 8)  (1186 392)  (1186 392)  LC_4 Logic Functioning bit
 (43 8)  (1187 392)  (1187 392)  LC_4 Logic Functioning bit
 (44 8)  (1188 392)  (1188 392)  LC_4 Logic Functioning bit
 (4 9)  (1148 393)  (1148 393)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_h_r_6
 (6 9)  (1150 393)  (1150 393)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_h_r_6
 (13 9)  (1157 393)  (1157 393)  routing T_22_24.sp4_h_l_40 <X> T_22_24.sp4_h_r_8
 (30 9)  (1174 393)  (1174 393)  routing T_22_24.lc_trk_g0_3 <X> T_22_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 393)  (1176 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1177 393)  (1177 393)  routing T_22_24.lc_trk_g2_4 <X> T_22_24.input_2_4
 (40 9)  (1184 393)  (1184 393)  LC_4 Logic Functioning bit
 (41 9)  (1185 393)  (1185 393)  LC_4 Logic Functioning bit
 (42 9)  (1186 393)  (1186 393)  LC_4 Logic Functioning bit
 (43 9)  (1187 393)  (1187 393)  LC_4 Logic Functioning bit
 (6 10)  (1150 394)  (1150 394)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_v_t_43
 (14 10)  (1158 394)  (1158 394)  routing T_22_24.wire_logic_cluster/lc_4/out <X> T_22_24.lc_trk_g2_4
 (17 10)  (1161 394)  (1161 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 394)  (1162 394)  routing T_22_24.wire_logic_cluster/lc_5/out <X> T_22_24.lc_trk_g2_5
 (21 10)  (1165 394)  (1165 394)  routing T_22_24.wire_logic_cluster/lc_7/out <X> T_22_24.lc_trk_g2_7
 (22 10)  (1166 394)  (1166 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1171 394)  (1171 394)  routing T_22_24.lc_trk_g1_1 <X> T_22_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 394)  (1173 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 394)  (1175 394)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 394)  (1176 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 394)  (1177 394)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 394)  (1178 394)  routing T_22_24.lc_trk_g3_5 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 394)  (1179 394)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.input_2_5
 (40 10)  (1184 394)  (1184 394)  LC_5 Logic Functioning bit
 (41 10)  (1185 394)  (1185 394)  LC_5 Logic Functioning bit
 (42 10)  (1186 394)  (1186 394)  LC_5 Logic Functioning bit
 (43 10)  (1187 394)  (1187 394)  LC_5 Logic Functioning bit
 (44 10)  (1188 394)  (1188 394)  LC_5 Logic Functioning bit
 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (1161 395)  (1161 395)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1166 395)  (1166 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 395)  (1167 395)  routing T_22_24.sp4_h_r_30 <X> T_22_24.lc_trk_g2_6
 (24 11)  (1168 395)  (1168 395)  routing T_22_24.sp4_h_r_30 <X> T_22_24.lc_trk_g2_6
 (25 11)  (1169 395)  (1169 395)  routing T_22_24.sp4_h_r_30 <X> T_22_24.lc_trk_g2_6
 (32 11)  (1176 395)  (1176 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 395)  (1177 395)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.input_2_5
 (40 11)  (1184 395)  (1184 395)  LC_5 Logic Functioning bit
 (41 11)  (1185 395)  (1185 395)  LC_5 Logic Functioning bit
 (42 11)  (1186 395)  (1186 395)  LC_5 Logic Functioning bit
 (43 11)  (1187 395)  (1187 395)  LC_5 Logic Functioning bit
 (12 12)  (1156 396)  (1156 396)  routing T_22_24.sp4_v_b_5 <X> T_22_24.sp4_h_r_11
 (17 12)  (1161 396)  (1161 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 396)  (1162 396)  routing T_22_24.bnl_op_1 <X> T_22_24.lc_trk_g3_1
 (21 12)  (1165 396)  (1165 396)  routing T_22_24.bnl_op_3 <X> T_22_24.lc_trk_g3_3
 (22 12)  (1166 396)  (1166 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1169 396)  (1169 396)  routing T_22_24.bnl_op_2 <X> T_22_24.lc_trk_g3_2
 (29 12)  (1173 396)  (1173 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 396)  (1174 396)  routing T_22_24.lc_trk_g0_5 <X> T_22_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 396)  (1175 396)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 396)  (1176 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 396)  (1177 396)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 396)  (1178 396)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 396)  (1179 396)  routing T_22_24.lc_trk_g0_6 <X> T_22_24.input_2_6
 (40 12)  (1184 396)  (1184 396)  LC_6 Logic Functioning bit
 (41 12)  (1185 396)  (1185 396)  LC_6 Logic Functioning bit
 (42 12)  (1186 396)  (1186 396)  LC_6 Logic Functioning bit
 (43 12)  (1187 396)  (1187 396)  LC_6 Logic Functioning bit
 (44 12)  (1188 396)  (1188 396)  LC_6 Logic Functioning bit
 (11 13)  (1155 397)  (1155 397)  routing T_22_24.sp4_v_b_5 <X> T_22_24.sp4_h_r_11
 (13 13)  (1157 397)  (1157 397)  routing T_22_24.sp4_v_b_5 <X> T_22_24.sp4_h_r_11
 (18 13)  (1162 397)  (1162 397)  routing T_22_24.bnl_op_1 <X> T_22_24.lc_trk_g3_1
 (21 13)  (1165 397)  (1165 397)  routing T_22_24.bnl_op_3 <X> T_22_24.lc_trk_g3_3
 (22 13)  (1166 397)  (1166 397)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 397)  (1169 397)  routing T_22_24.bnl_op_2 <X> T_22_24.lc_trk_g3_2
 (31 13)  (1175 397)  (1175 397)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 397)  (1176 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 397)  (1179 397)  routing T_22_24.lc_trk_g0_6 <X> T_22_24.input_2_6
 (40 13)  (1184 397)  (1184 397)  LC_6 Logic Functioning bit
 (41 13)  (1185 397)  (1185 397)  LC_6 Logic Functioning bit
 (42 13)  (1186 397)  (1186 397)  LC_6 Logic Functioning bit
 (43 13)  (1187 397)  (1187 397)  LC_6 Logic Functioning bit
 (14 14)  (1158 398)  (1158 398)  routing T_22_24.bnl_op_4 <X> T_22_24.lc_trk_g3_4
 (17 14)  (1161 398)  (1161 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1162 398)  (1162 398)  routing T_22_24.bnl_op_5 <X> T_22_24.lc_trk_g3_5
 (21 14)  (1165 398)  (1165 398)  routing T_22_24.bnl_op_7 <X> T_22_24.lc_trk_g3_7
 (22 14)  (1166 398)  (1166 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1169 398)  (1169 398)  routing T_22_24.bnl_op_6 <X> T_22_24.lc_trk_g3_6
 (27 14)  (1171 398)  (1171 398)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 398)  (1173 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 398)  (1174 398)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 398)  (1175 398)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 398)  (1176 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 398)  (1177 398)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 398)  (1178 398)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 398)  (1179 398)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.input_2_7
 (40 14)  (1184 398)  (1184 398)  LC_7 Logic Functioning bit
 (41 14)  (1185 398)  (1185 398)  LC_7 Logic Functioning bit
 (42 14)  (1186 398)  (1186 398)  LC_7 Logic Functioning bit
 (43 14)  (1187 398)  (1187 398)  LC_7 Logic Functioning bit
 (44 14)  (1188 398)  (1188 398)  LC_7 Logic Functioning bit
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1158 399)  (1158 399)  routing T_22_24.bnl_op_4 <X> T_22_24.lc_trk_g3_4
 (17 15)  (1161 399)  (1161 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (1162 399)  (1162 399)  routing T_22_24.bnl_op_5 <X> T_22_24.lc_trk_g3_5
 (21 15)  (1165 399)  (1165 399)  routing T_22_24.bnl_op_7 <X> T_22_24.lc_trk_g3_7
 (22 15)  (1166 399)  (1166 399)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1169 399)  (1169 399)  routing T_22_24.bnl_op_6 <X> T_22_24.lc_trk_g3_6
 (31 15)  (1175 399)  (1175 399)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 399)  (1176 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 399)  (1177 399)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.input_2_7
 (35 15)  (1179 399)  (1179 399)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.input_2_7
 (40 15)  (1184 399)  (1184 399)  LC_7 Logic Functioning bit
 (41 15)  (1185 399)  (1185 399)  LC_7 Logic Functioning bit
 (42 15)  (1186 399)  (1186 399)  LC_7 Logic Functioning bit
 (43 15)  (1187 399)  (1187 399)  LC_7 Logic Functioning bit


LogicTile_23_24

 (4 0)  (1202 384)  (1202 384)  routing T_23_24.sp4_v_t_37 <X> T_23_24.sp4_v_b_0
 (12 0)  (1210 384)  (1210 384)  routing T_23_24.sp4_h_l_46 <X> T_23_24.sp4_h_r_2
 (21 0)  (1219 384)  (1219 384)  routing T_23_24.wire_logic_cluster/lc_3/out <X> T_23_24.lc_trk_g0_3
 (22 0)  (1220 384)  (1220 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1223 384)  (1223 384)  routing T_23_24.sp4_h_l_7 <X> T_23_24.lc_trk_g0_2
 (13 1)  (1211 385)  (1211 385)  routing T_23_24.sp4_h_l_46 <X> T_23_24.sp4_h_r_2
 (22 1)  (1220 385)  (1220 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 385)  (1221 385)  routing T_23_24.sp4_h_l_7 <X> T_23_24.lc_trk_g0_2
 (24 1)  (1222 385)  (1222 385)  routing T_23_24.sp4_h_l_7 <X> T_23_24.lc_trk_g0_2
 (25 1)  (1223 385)  (1223 385)  routing T_23_24.sp4_h_l_7 <X> T_23_24.lc_trk_g0_2
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 386)  (1199 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1223 386)  (1223 386)  routing T_23_24.sp4_h_l_11 <X> T_23_24.lc_trk_g0_6
 (36 2)  (1234 386)  (1234 386)  LC_1 Logic Functioning bit
 (38 2)  (1236 386)  (1236 386)  LC_1 Logic Functioning bit
 (41 2)  (1239 386)  (1239 386)  LC_1 Logic Functioning bit
 (43 2)  (1241 386)  (1241 386)  LC_1 Logic Functioning bit
 (45 2)  (1243 386)  (1243 386)  LC_1 Logic Functioning bit
 (22 3)  (1220 387)  (1220 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 387)  (1221 387)  routing T_23_24.sp4_h_l_11 <X> T_23_24.lc_trk_g0_6
 (24 3)  (1222 387)  (1222 387)  routing T_23_24.sp4_h_l_11 <X> T_23_24.lc_trk_g0_6
 (25 3)  (1223 387)  (1223 387)  routing T_23_24.sp4_h_l_11 <X> T_23_24.lc_trk_g0_6
 (26 3)  (1224 387)  (1224 387)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 387)  (1225 387)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 387)  (1226 387)  routing T_23_24.lc_trk_g3_2 <X> T_23_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 387)  (1227 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1235 387)  (1235 387)  LC_1 Logic Functioning bit
 (39 3)  (1237 387)  (1237 387)  LC_1 Logic Functioning bit
 (40 3)  (1238 387)  (1238 387)  LC_1 Logic Functioning bit
 (42 3)  (1240 387)  (1240 387)  LC_1 Logic Functioning bit
 (1 4)  (1199 388)  (1199 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1210 388)  (1210 388)  routing T_23_24.sp4_v_b_11 <X> T_23_24.sp4_h_r_5
 (29 4)  (1227 388)  (1227 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 388)  (1229 388)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 388)  (1230 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 388)  (1231 388)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 388)  (1234 388)  LC_2 Logic Functioning bit
 (38 4)  (1236 388)  (1236 388)  LC_2 Logic Functioning bit
 (46 4)  (1244 388)  (1244 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1199 389)  (1199 389)  routing T_23_24.lc_trk_g0_2 <X> T_23_24.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 389)  (1201 389)  routing T_23_24.sp12_h_l_23 <X> T_23_24.sp12_h_r_0
 (11 5)  (1209 389)  (1209 389)  routing T_23_24.sp4_v_b_11 <X> T_23_24.sp4_h_r_5
 (13 5)  (1211 389)  (1211 389)  routing T_23_24.sp4_v_b_11 <X> T_23_24.sp4_h_r_5
 (30 5)  (1228 389)  (1228 389)  routing T_23_24.lc_trk_g0_3 <X> T_23_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 389)  (1234 389)  LC_2 Logic Functioning bit
 (38 5)  (1236 389)  (1236 389)  LC_2 Logic Functioning bit
 (31 6)  (1229 390)  (1229 390)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 390)  (1230 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 390)  (1234 390)  LC_3 Logic Functioning bit
 (37 6)  (1235 390)  (1235 390)  LC_3 Logic Functioning bit
 (38 6)  (1236 390)  (1236 390)  LC_3 Logic Functioning bit
 (39 6)  (1237 390)  (1237 390)  LC_3 Logic Functioning bit
 (45 6)  (1243 390)  (1243 390)  LC_3 Logic Functioning bit
 (8 7)  (1206 391)  (1206 391)  routing T_23_24.sp4_v_b_1 <X> T_23_24.sp4_v_t_41
 (10 7)  (1208 391)  (1208 391)  routing T_23_24.sp4_v_b_1 <X> T_23_24.sp4_v_t_41
 (31 7)  (1229 391)  (1229 391)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 391)  (1234 391)  LC_3 Logic Functioning bit
 (37 7)  (1235 391)  (1235 391)  LC_3 Logic Functioning bit
 (38 7)  (1236 391)  (1236 391)  LC_3 Logic Functioning bit
 (39 7)  (1237 391)  (1237 391)  LC_3 Logic Functioning bit
 (12 8)  (1210 392)  (1210 392)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_r_8
 (11 9)  (1209 393)  (1209 393)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_r_8
 (13 9)  (1211 393)  (1211 393)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_r_8
 (16 10)  (1214 394)  (1214 394)  routing T_23_24.sp12_v_t_10 <X> T_23_24.lc_trk_g2_5
 (17 10)  (1215 394)  (1215 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (7 11)  (1205 395)  (1205 395)  Column buffer control bit: LH_colbuf_cntl_2

 (8 13)  (1206 397)  (1206 397)  routing T_23_24.sp4_v_t_42 <X> T_23_24.sp4_v_b_10
 (10 13)  (1208 397)  (1208 397)  routing T_23_24.sp4_v_t_42 <X> T_23_24.sp4_v_b_10
 (22 13)  (1220 397)  (1220 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1223 397)  (1223 397)  routing T_23_24.sp4_r_v_b_42 <X> T_23_24.lc_trk_g3_2
 (1 14)  (1199 398)  (1199 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 399)  (1198 399)  routing T_23_24.glb_netwk_2 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (4 0)  (1256 384)  (1256 384)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_b_0
 (14 0)  (1266 384)  (1266 384)  routing T_24_24.sp4_v_b_0 <X> T_24_24.lc_trk_g0_0
 (15 0)  (1267 384)  (1267 384)  routing T_24_24.lft_op_1 <X> T_24_24.lc_trk_g0_1
 (17 0)  (1269 384)  (1269 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 384)  (1270 384)  routing T_24_24.lft_op_1 <X> T_24_24.lc_trk_g0_1
 (21 0)  (1273 384)  (1273 384)  routing T_24_24.sp12_h_r_3 <X> T_24_24.lc_trk_g0_3
 (22 0)  (1274 384)  (1274 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1276 384)  (1276 384)  routing T_24_24.sp12_h_r_3 <X> T_24_24.lc_trk_g0_3
 (32 0)  (1284 384)  (1284 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 384)  (1285 384)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 384)  (1286 384)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 384)  (1288 384)  LC_0 Logic Functioning bit
 (38 0)  (1290 384)  (1290 384)  LC_0 Logic Functioning bit
 (5 1)  (1257 385)  (1257 385)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_b_0
 (16 1)  (1268 385)  (1268 385)  routing T_24_24.sp4_v_b_0 <X> T_24_24.lc_trk_g0_0
 (17 1)  (1269 385)  (1269 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (1273 385)  (1273 385)  routing T_24_24.sp12_h_r_3 <X> T_24_24.lc_trk_g0_3
 (29 1)  (1281 385)  (1281 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 385)  (1283 385)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 385)  (1289 385)  LC_0 Logic Functioning bit
 (39 1)  (1291 385)  (1291 385)  LC_0 Logic Functioning bit
 (29 2)  (1281 386)  (1281 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 386)  (1283 386)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 386)  (1286 386)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 386)  (1288 386)  LC_1 Logic Functioning bit
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (31 3)  (1283 387)  (1283 387)  routing T_24_24.lc_trk_g1_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 387)  (1288 387)  LC_1 Logic Functioning bit
 (38 3)  (1290 387)  (1290 387)  LC_1 Logic Functioning bit
 (6 4)  (1258 388)  (1258 388)  routing T_24_24.sp4_v_t_37 <X> T_24_24.sp4_v_b_3
 (9 4)  (1261 388)  (1261 388)  routing T_24_24.sp4_v_t_41 <X> T_24_24.sp4_h_r_4
 (29 4)  (1281 388)  (1281 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 388)  (1283 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 388)  (1285 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 388)  (1286 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 388)  (1288 388)  LC_2 Logic Functioning bit
 (38 4)  (1290 388)  (1290 388)  LC_2 Logic Functioning bit
 (5 5)  (1257 389)  (1257 389)  routing T_24_24.sp4_v_t_37 <X> T_24_24.sp4_v_b_3
 (30 5)  (1282 389)  (1282 389)  routing T_24_24.lc_trk_g0_3 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 389)  (1288 389)  LC_2 Logic Functioning bit
 (38 5)  (1290 389)  (1290 389)  LC_2 Logic Functioning bit
 (11 6)  (1263 390)  (1263 390)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_v_t_40
 (22 6)  (1274 390)  (1274 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (1273 391)  (1273 391)  routing T_24_24.sp4_r_v_b_31 <X> T_24_24.lc_trk_g1_7
 (4 8)  (1256 392)  (1256 392)  routing T_24_24.sp4_v_t_47 <X> T_24_24.sp4_v_b_6
 (6 8)  (1258 392)  (1258 392)  routing T_24_24.sp4_v_t_47 <X> T_24_24.sp4_v_b_6
 (22 8)  (1274 392)  (1274 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 392)  (1275 392)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g2_3
 (24 8)  (1276 392)  (1276 392)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g2_3
 (29 8)  (1281 392)  (1281 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 392)  (1283 392)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 392)  (1284 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 392)  (1285 392)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 392)  (1286 392)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 392)  (1288 392)  LC_4 Logic Functioning bit
 (38 8)  (1290 392)  (1290 392)  LC_4 Logic Functioning bit
 (11 9)  (1263 393)  (1263 393)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_h_r_8
 (13 9)  (1265 393)  (1265 393)  routing T_24_24.sp4_h_l_37 <X> T_24_24.sp4_h_r_8
 (21 9)  (1273 393)  (1273 393)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g2_3
 (22 9)  (1274 393)  (1274 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1277 393)  (1277 393)  routing T_24_24.sp4_r_v_b_34 <X> T_24_24.lc_trk_g2_2
 (36 9)  (1288 393)  (1288 393)  LC_4 Logic Functioning bit
 (38 9)  (1290 393)  (1290 393)  LC_4 Logic Functioning bit
 (53 9)  (1305 393)  (1305 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (1257 394)  (1257 394)  routing T_24_24.sp4_v_t_43 <X> T_24_24.sp4_h_l_43
 (6 11)  (1258 395)  (1258 395)  routing T_24_24.sp4_v_t_43 <X> T_24_24.sp4_h_l_43
 (7 11)  (1259 395)  (1259 395)  Column buffer control bit: LH_colbuf_cntl_2

 (25 12)  (1277 396)  (1277 396)  routing T_24_24.sp4_h_r_42 <X> T_24_24.lc_trk_g3_2
 (28 12)  (1280 396)  (1280 396)  routing T_24_24.lc_trk_g2_3 <X> T_24_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 396)  (1281 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 396)  (1283 396)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 396)  (1284 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 396)  (1285 396)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 396)  (1286 396)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 396)  (1288 396)  LC_6 Logic Functioning bit
 (38 12)  (1290 396)  (1290 396)  LC_6 Logic Functioning bit
 (53 12)  (1305 396)  (1305 396)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (1260 397)  (1260 397)  routing T_24_24.sp4_v_t_42 <X> T_24_24.sp4_v_b_10
 (10 13)  (1262 397)  (1262 397)  routing T_24_24.sp4_v_t_42 <X> T_24_24.sp4_v_b_10
 (22 13)  (1274 397)  (1274 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 397)  (1275 397)  routing T_24_24.sp4_h_r_42 <X> T_24_24.lc_trk_g3_2
 (24 13)  (1276 397)  (1276 397)  routing T_24_24.sp4_h_r_42 <X> T_24_24.lc_trk_g3_2
 (25 13)  (1277 397)  (1277 397)  routing T_24_24.sp4_h_r_42 <X> T_24_24.lc_trk_g3_2
 (30 13)  (1282 397)  (1282 397)  routing T_24_24.lc_trk_g2_3 <X> T_24_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 397)  (1288 397)  LC_6 Logic Functioning bit
 (38 13)  (1290 397)  (1290 397)  LC_6 Logic Functioning bit
 (29 14)  (1281 398)  (1281 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 398)  (1284 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 398)  (1285 398)  routing T_24_24.lc_trk_g2_2 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 398)  (1288 398)  LC_7 Logic Functioning bit
 (38 14)  (1290 398)  (1290 398)  LC_7 Logic Functioning bit
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1266 399)  (1266 399)  routing T_24_24.sp4_h_l_17 <X> T_24_24.lc_trk_g3_4
 (15 15)  (1267 399)  (1267 399)  routing T_24_24.sp4_h_l_17 <X> T_24_24.lc_trk_g3_4
 (16 15)  (1268 399)  (1268 399)  routing T_24_24.sp4_h_l_17 <X> T_24_24.lc_trk_g3_4
 (17 15)  (1269 399)  (1269 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (31 15)  (1283 399)  (1283 399)  routing T_24_24.lc_trk_g2_2 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 399)  (1288 399)  LC_7 Logic Functioning bit
 (38 15)  (1290 399)  (1290 399)  LC_7 Logic Functioning bit
 (51 15)  (1303 399)  (1303 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_24

 (4 0)  (1310 384)  (1310 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (6 0)  (1312 384)  (1312 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (1334 384)  (1334 384)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_7
 (29 0)  (1335 384)  (1335 384)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_5 wire_bram/ram/WDATA_7
 (30 0)  (1336 384)  (1336 384)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_7
 (3 1)  (1309 385)  (1309 385)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_b_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (1311 386)  (1311 386)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_h_l_37
 (12 2)  (1318 386)  (1318 386)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (22 2)  (1328 386)  (1328 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 386)  (1329 386)  routing T_25_24.sp12_h_l_12 <X> T_25_24.lc_trk_g0_7
 (27 2)  (1333 386)  (1333 386)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_6
 (28 2)  (1334 386)  (1334 386)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_6
 (29 2)  (1335 386)  (1335 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_6
 (30 2)  (1336 386)  (1336 386)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_6
 (6 3)  (1312 387)  (1312 387)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_h_l_37
 (11 3)  (1317 387)  (1317 387)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (13 3)  (1319 387)  (1319 387)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_39
 (0 4)  (1306 388)  (1306 388)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (11 4)  (1317 388)  (1317 388)  routing T_25_24.sp4_v_t_39 <X> T_25_24.sp4_v_b_5
 (15 4)  (1321 388)  (1321 388)  routing T_25_24.sp4_h_r_17 <X> T_25_24.lc_trk_g1_1
 (16 4)  (1322 388)  (1322 388)  routing T_25_24.sp4_h_r_17 <X> T_25_24.lc_trk_g1_1
 (17 4)  (1323 388)  (1323 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 388)  (1324 388)  routing T_25_24.sp4_h_r_17 <X> T_25_24.lc_trk_g1_1
 (27 4)  (1333 388)  (1333 388)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_5
 (28 4)  (1334 388)  (1334 388)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_5
 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (12 5)  (1318 389)  (1318 389)  routing T_25_24.sp4_v_t_39 <X> T_25_24.sp4_v_b_5
 (18 5)  (1324 389)  (1324 389)  routing T_25_24.sp4_h_r_17 <X> T_25_24.lc_trk_g1_1
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (8 6)  (1314 390)  (1314 390)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_h_l_41
 (9 6)  (1315 390)  (1315 390)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_h_l_41
 (27 6)  (1333 390)  (1333 390)  routing T_25_24.lc_trk_g1_1 <X> T_25_24.wire_bram/ram/WDATA_4
 (29 6)  (1335 390)  (1335 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_1 wire_bram/ram/WDATA_4
 (16 7)  (1322 391)  (1322 391)  routing T_25_24.sp12_h_r_12 <X> T_25_24.lc_trk_g1_4
 (17 7)  (1323 391)  (1323 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (11 8)  (1317 392)  (1317 392)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_v_b_8
 (13 8)  (1319 392)  (1319 392)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_v_b_8
 (21 8)  (1327 392)  (1327 392)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g2_3
 (22 8)  (1328 392)  (1328 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 392)  (1329 392)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g2_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 393)  (1327 393)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g2_3
 (22 9)  (1328 393)  (1328 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 393)  (1329 393)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g2_2
 (24 9)  (1330 393)  (1330 393)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g2_2
 (25 9)  (1331 393)  (1331 393)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g2_2
 (26 9)  (1332 393)  (1332 393)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.input0_4
 (28 9)  (1334 393)  (1334 393)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.input0_4
 (29 9)  (1335 393)  (1335 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (5 10)  (1311 394)  (1311 394)  routing T_25_24.sp4_v_t_43 <X> T_25_24.sp4_h_l_43
 (8 10)  (1314 394)  (1314 394)  routing T_25_24.sp4_v_t_36 <X> T_25_24.sp4_h_l_42
 (9 10)  (1315 394)  (1315 394)  routing T_25_24.sp4_v_t_36 <X> T_25_24.sp4_h_l_42
 (10 10)  (1316 394)  (1316 394)  routing T_25_24.sp4_v_t_36 <X> T_25_24.sp4_h_l_42
 (12 10)  (1318 394)  (1318 394)  routing T_25_24.sp4_v_t_39 <X> T_25_24.sp4_h_l_45
 (15 10)  (1321 394)  (1321 394)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (16 10)  (1322 394)  (1322 394)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (17 10)  (1323 394)  (1323 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1331 394)  (1331 394)  routing T_25_24.bnl_op_6 <X> T_25_24.lc_trk_g2_6
 (26 10)  (1332 394)  (1332 394)  routing T_25_24.lc_trk_g1_4 <X> T_25_24.input0_5
 (27 10)  (1333 394)  (1333 394)  routing T_25_24.lc_trk_g3_1 <X> T_25_24.wire_bram/ram/WDATA_2
 (28 10)  (1334 394)  (1334 394)  routing T_25_24.lc_trk_g3_1 <X> T_25_24.wire_bram/ram/WDATA_2
 (29 10)  (1335 394)  (1335 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_2
 (38 10)  (1344 394)  (1344 394)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (6 11)  (1312 395)  (1312 395)  routing T_25_24.sp4_v_t_43 <X> T_25_24.sp4_h_l_43
 (11 11)  (1317 395)  (1317 395)  routing T_25_24.sp4_v_t_39 <X> T_25_24.sp4_h_l_45
 (13 11)  (1319 395)  (1319 395)  routing T_25_24.sp4_v_t_39 <X> T_25_24.sp4_h_l_45
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp12_v_b_12 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (1324 395)  (1324 395)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (22 11)  (1328 395)  (1328 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1331 395)  (1331 395)  routing T_25_24.bnl_op_6 <X> T_25_24.lc_trk_g2_6
 (27 11)  (1333 395)  (1333 395)  routing T_25_24.lc_trk_g1_4 <X> T_25_24.input0_5
 (29 11)  (1335 395)  (1335 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (14 12)  (1320 396)  (1320 396)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g3_0
 (16 12)  (1322 396)  (1322 396)  routing T_25_24.sp4_v_b_25 <X> T_25_24.lc_trk_g3_1
 (17 12)  (1323 396)  (1323 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 396)  (1324 396)  routing T_25_24.sp4_v_b_25 <X> T_25_24.lc_trk_g3_1
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp12_v_t_16 <X> T_25_24.lc_trk_g3_3
 (26 12)  (1332 396)  (1332 396)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (38 12)  (1344 396)  (1344 396)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (15 13)  (1321 397)  (1321 397)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g3_0
 (16 13)  (1322 397)  (1322 397)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1323 397)  (1323 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1327 397)  (1327 397)  routing T_25_24.sp12_v_t_16 <X> T_25_24.lc_trk_g3_3
 (26 13)  (1332 397)  (1332 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (27 13)  (1333 397)  (1333 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (28 13)  (1334 397)  (1334 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (29 13)  (1335 397)  (1335 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 398)  (1314 398)  routing T_25_24.sp4_v_t_47 <X> T_25_24.sp4_h_l_47
 (9 14)  (1315 398)  (1315 398)  routing T_25_24.sp4_v_t_47 <X> T_25_24.sp4_h_l_47
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1327 398)  (1327 398)  routing T_25_24.sp4_h_l_26 <X> T_25_24.lc_trk_g3_7
 (22 14)  (1328 398)  (1328 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 398)  (1329 398)  routing T_25_24.sp4_h_l_26 <X> T_25_24.lc_trk_g3_7
 (24 14)  (1330 398)  (1330 398)  routing T_25_24.sp4_h_l_26 <X> T_25_24.lc_trk_g3_7
 (26 14)  (1332 398)  (1332 398)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.input0_7
 (28 14)  (1334 398)  (1334 398)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.wire_bram/ram/WDATA_0
 (29 14)  (1335 398)  (1335 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (1336 398)  (1336 398)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.wire_bram/ram/WDATA_0
 (41 14)  (1347 398)  (1347 398)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (5 15)  (1311 399)  (1311 399)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_t_44
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (1324 399)  (1324 399)  routing T_25_24.sp4_r_v_b_45 <X> T_25_24.lc_trk_g3_5
 (26 15)  (1332 399)  (1332 399)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.input0_7
 (29 15)  (1335 399)  (1335 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (30 15)  (1336 399)  (1336 399)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.wire_bram/ram/WDATA_0


LogicTile_26_24

 (11 2)  (1359 386)  (1359 386)  routing T_26_24.sp4_h_l_44 <X> T_26_24.sp4_v_t_39
 (10 3)  (1358 387)  (1358 387)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_t_36
 (8 4)  (1356 388)  (1356 388)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_h_r_4
 (9 4)  (1357 388)  (1357 388)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_h_r_4
 (7 11)  (1355 395)  (1355 395)  Column buffer control bit: LH_colbuf_cntl_2

 (6 14)  (1354 398)  (1354 398)  routing T_26_24.sp4_h_l_41 <X> T_26_24.sp4_v_t_44
 (11 14)  (1359 398)  (1359 398)  routing T_26_24.sp4_h_l_43 <X> T_26_24.sp4_v_t_46
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24

 (4 6)  (1406 390)  (1406 390)  routing T_27_24.sp4_v_b_3 <X> T_27_24.sp4_v_t_38


LogicTile_28_24

 (14 4)  (1470 388)  (1470 388)  routing T_28_24.sp4_h_r_8 <X> T_28_24.lc_trk_g1_0
 (27 4)  (1483 388)  (1483 388)  routing T_28_24.lc_trk_g1_2 <X> T_28_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 388)  (1485 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 388)  (1488 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 388)  (1490 388)  routing T_28_24.lc_trk_g1_0 <X> T_28_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 388)  (1492 388)  LC_2 Logic Functioning bit
 (38 4)  (1494 388)  (1494 388)  LC_2 Logic Functioning bit
 (15 5)  (1471 389)  (1471 389)  routing T_28_24.sp4_h_r_8 <X> T_28_24.lc_trk_g1_0
 (16 5)  (1472 389)  (1472 389)  routing T_28_24.sp4_h_r_8 <X> T_28_24.lc_trk_g1_0
 (17 5)  (1473 389)  (1473 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1478 389)  (1478 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1479 389)  (1479 389)  routing T_28_24.sp4_v_b_18 <X> T_28_24.lc_trk_g1_2
 (24 5)  (1480 389)  (1480 389)  routing T_28_24.sp4_v_b_18 <X> T_28_24.lc_trk_g1_2
 (30 5)  (1486 389)  (1486 389)  routing T_28_24.lc_trk_g1_2 <X> T_28_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 389)  (1492 389)  LC_2 Logic Functioning bit
 (38 5)  (1494 389)  (1494 389)  LC_2 Logic Functioning bit
 (48 5)  (1504 389)  (1504 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 9)  (1467 393)  (1467 393)  routing T_28_24.sp4_h_l_45 <X> T_28_24.sp4_h_r_8


LogicTile_29_24



LogicTile_30_24

 (8 4)  (1572 388)  (1572 388)  routing T_30_24.sp4_h_l_41 <X> T_30_24.sp4_h_r_4


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 397)  (1730 397)  routing T_33_24.span4_horz_28 <X> T_33_24.lc_trk_g1_4
 (5 13)  (1731 397)  (1731 397)  routing T_33_24.span4_horz_28 <X> T_33_24.lc_trk_g1_4
 (6 13)  (1732 397)  (1732 397)  routing T_33_24.span4_horz_28 <X> T_33_24.lc_trk_g1_4
 (7 13)  (1733 397)  (1733 397)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (5 14)  (1731 398)  (1731 398)  routing T_33_24.span4_vert_b_7 <X> T_33_24.lc_trk_g1_7
 (7 14)  (1733 398)  (1733 398)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit
 (8 15)  (1734 399)  (1734 399)  routing T_33_24.span4_vert_b_7 <X> T_33_24.lc_trk_g1_7


LogicTile_4_23

 (4 14)  (184 382)  (184 382)  routing T_4_23.sp4_v_b_9 <X> T_4_23.sp4_v_t_44


LogicTile_5_23

 (3 14)  (237 382)  (237 382)  routing T_5_23.sp12_v_b_1 <X> T_5_23.sp12_v_t_22


LogicTile_7_23

 (19 13)  (361 381)  (361 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_23

 (15 0)  (411 368)  (411 368)  routing T_8_23.sp4_v_t_4 <X> T_8_23.lc_trk_g0_1
 (16 0)  (412 368)  (412 368)  routing T_8_23.sp4_v_t_4 <X> T_8_23.lc_trk_g0_1
 (17 0)  (413 368)  (413 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 368)  (419 368)  routing T_8_23.sp12_h_l_16 <X> T_8_23.lc_trk_g0_3
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 369)  (417 369)  routing T_8_23.sp12_h_l_16 <X> T_8_23.lc_trk_g0_3
 (22 1)  (418 369)  (418 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 369)  (419 369)  routing T_8_23.sp4_h_r_2 <X> T_8_23.lc_trk_g0_2
 (24 1)  (420 369)  (420 369)  routing T_8_23.sp4_h_r_2 <X> T_8_23.lc_trk_g0_2
 (25 1)  (421 369)  (421 369)  routing T_8_23.sp4_h_r_2 <X> T_8_23.lc_trk_g0_2
 (27 1)  (423 369)  (423 369)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.input0_0
 (29 1)  (425 369)  (425 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (412 370)  (412 370)  routing T_8_23.sp12_h_l_10 <X> T_8_23.lc_trk_g0_5
 (17 2)  (413 370)  (413 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_10 lc_trk_g0_5
 (22 2)  (418 370)  (418 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (419 370)  (419 370)  routing T_8_23.sp12_h_l_20 <X> T_8_23.lc_trk_g0_7
 (26 2)  (422 370)  (422 370)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.input0_1
 (21 3)  (417 371)  (417 371)  routing T_8_23.sp12_h_l_20 <X> T_8_23.lc_trk_g0_7
 (26 3)  (422 371)  (422 371)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.input0_1
 (29 3)  (425 371)  (425 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (15 4)  (411 372)  (411 372)  routing T_8_23.sp12_h_r_1 <X> T_8_23.lc_trk_g1_1
 (17 4)  (413 372)  (413 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (414 372)  (414 372)  routing T_8_23.sp12_h_r_1 <X> T_8_23.lc_trk_g1_1
 (21 4)  (417 372)  (417 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (22 4)  (418 372)  (418 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 372)  (419 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (24 4)  (420 372)  (420 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (27 4)  (423 372)  (423 372)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (29 4)  (425 372)  (425 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_13
 (30 4)  (426 372)  (426 372)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (37 4)  (433 372)  (433 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (18 5)  (414 373)  (414 373)  routing T_8_23.sp12_h_r_1 <X> T_8_23.lc_trk_g1_1
 (21 5)  (417 373)  (417 373)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (26 5)  (422 373)  (422 373)  routing T_8_23.lc_trk_g0_2 <X> T_8_23.input0_2
 (29 5)  (425 373)  (425 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (30 5)  (426 373)  (426 373)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (14 6)  (410 374)  (410 374)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (16 6)  (412 374)  (412 374)  routing T_8_23.sp12_h_r_21 <X> T_8_23.lc_trk_g1_5
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (25 6)  (421 374)  (421 374)  routing T_8_23.sp4_h_l_11 <X> T_8_23.lc_trk_g1_6
 (26 6)  (422 374)  (422 374)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input0_3
 (15 7)  (411 375)  (411 375)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (16 7)  (412 375)  (412 375)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (17 7)  (413 375)  (413 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (414 375)  (414 375)  routing T_8_23.sp12_h_r_21 <X> T_8_23.lc_trk_g1_5
 (22 7)  (418 375)  (418 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 375)  (419 375)  routing T_8_23.sp4_h_l_11 <X> T_8_23.lc_trk_g1_6
 (24 7)  (420 375)  (420 375)  routing T_8_23.sp4_h_l_11 <X> T_8_23.lc_trk_g1_6
 (25 7)  (421 375)  (421 375)  routing T_8_23.sp4_h_l_11 <X> T_8_23.lc_trk_g1_6
 (28 7)  (424 375)  (424 375)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input0_3
 (29 7)  (425 375)  (425 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (6 8)  (402 376)  (402 376)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_v_b_6
 (27 9)  (423 377)  (423 377)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_4
 (28 9)  (424 377)  (424 377)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_4
 (29 9)  (425 377)  (425 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (16 10)  (412 378)  (412 378)  routing T_8_23.sp12_v_b_13 <X> T_8_23.lc_trk_g2_5
 (17 10)  (413 378)  (413 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (26 10)  (422 378)  (422 378)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_5
 (27 11)  (423 379)  (423 379)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_5
 (29 11)  (425 379)  (425 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (15 12)  (411 380)  (411 380)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g3_1
 (16 12)  (412 380)  (412 380)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g3_1
 (17 12)  (413 380)  (413 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (425 380)  (425 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_9
 (30 12)  (426 380)  (426 380)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.wire_bram/ram/WDATA_9
 (35 12)  (431 380)  (431 380)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.input2_6
 (18 13)  (414 381)  (414 381)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g3_1
 (26 13)  (422 381)  (422 381)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.input0_6
 (27 13)  (423 381)  (423 381)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.input0_6
 (29 13)  (425 381)  (425 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 381)  (428 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (430 381)  (430 381)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.input2_6
 (41 13)  (437 381)  (437 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 382)  (411 382)  routing T_8_23.sp4_v_b_45 <X> T_8_23.lc_trk_g3_5
 (16 14)  (412 382)  (412 382)  routing T_8_23.sp4_v_b_45 <X> T_8_23.lc_trk_g3_5
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (29 15)  (425 383)  (425 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 383)  (428 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 383)  (431 383)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.input2_7


LogicTile_9_23

 (3 2)  (441 370)  (441 370)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_h_l_23
 (3 3)  (441 371)  (441 371)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_h_l_23


LogicTile_10_23

 (3 0)  (495 368)  (495 368)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_v_b_0
 (3 1)  (495 369)  (495 369)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_v_b_0
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (27 3)  (519 371)  (519 371)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (48 3)  (540 371)  (540 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 10)  (495 378)  (495 378)  routing T_10_23.sp12_h_r_1 <X> T_10_23.sp12_h_l_22
 (3 11)  (495 379)  (495 379)  routing T_10_23.sp12_h_r_1 <X> T_10_23.sp12_h_l_22
 (15 12)  (507 380)  (507 380)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1
 (16 12)  (508 380)  (508 380)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (16 13)  (508 381)  (508 381)  routing T_10_23.sp12_v_b_8 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (510 381)  (510 381)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1


LogicTile_11_23

 (15 0)  (561 368)  (561 368)  routing T_11_23.sp4_h_r_9 <X> T_11_23.lc_trk_g0_1
 (16 0)  (562 368)  (562 368)  routing T_11_23.sp4_h_r_9 <X> T_11_23.lc_trk_g0_1
 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.sp4_h_r_9 <X> T_11_23.lc_trk_g0_1
 (3 2)  (549 370)  (549 370)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_h_l_23
 (9 2)  (555 370)  (555 370)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_h_l_36
 (10 2)  (556 370)  (556 370)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_h_l_36
 (3 3)  (549 371)  (549 371)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_h_l_23
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (27 9)  (573 377)  (573 377)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 377)  (577 377)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (46 9)  (592 377)  (592 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (551 378)  (551 378)  routing T_11_23.sp4_v_b_6 <X> T_11_23.sp4_h_l_43
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (48 13)  (594 381)  (594 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (558 382)  (558 382)  routing T_11_23.sp4_h_r_8 <X> T_11_23.sp4_h_l_46
 (25 14)  (571 382)  (571 382)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g3_6
 (13 15)  (559 383)  (559 383)  routing T_11_23.sp4_h_r_8 <X> T_11_23.sp4_h_l_46
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 383)  (569 383)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g3_6
 (25 15)  (571 383)  (571 383)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g3_6


LogicTile_12_23

 (3 0)  (603 368)  (603 368)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (3 1)  (603 369)  (603 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (8 2)  (608 370)  (608 370)  routing T_12_23.sp4_h_r_1 <X> T_12_23.sp4_h_l_36
 (11 3)  (611 371)  (611 371)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_39
 (8 5)  (608 373)  (608 373)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_4
 (10 5)  (610 373)  (610 373)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_4


LogicTile_13_23

 (14 2)  (668 370)  (668 370)  routing T_13_23.sp4_h_l_1 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.sp4_h_l_1 <X> T_13_23.lc_trk_g0_4
 (16 3)  (670 371)  (670 371)  routing T_13_23.sp4_h_l_1 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_r_0
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp12_h_r_11 <X> T_13_23.lc_trk_g1_3
 (3 8)  (657 376)  (657 376)  routing T_13_23.sp12_h_r_1 <X> T_13_23.sp12_v_b_1
 (3 9)  (657 377)  (657 377)  routing T_13_23.sp12_h_r_1 <X> T_13_23.sp12_v_b_1
 (27 14)  (681 382)  (681 382)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (48 14)  (702 382)  (702 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 383)  (690 383)  LC_7 Logic Functioning bit
 (38 15)  (692 383)  (692 383)  LC_7 Logic Functioning bit


LogicTile_14_23

 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_l_23 <X> T_14_23.sp12_v_b_0
 (9 3)  (717 371)  (717 371)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_v_t_36
 (10 3)  (718 371)  (718 371)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_v_t_36
 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0


LogicTile_15_23

 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (31 7)  (793 375)  (793 375)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (38 7)  (800 375)  (800 375)  LC_3 Logic Functioning bit
 (48 7)  (810 375)  (810 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 12)  (783 380)  (783 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (5 14)  (767 382)  (767 382)  routing T_15_23.sp4_v_b_9 <X> T_15_23.sp4_h_l_44
 (9 14)  (771 382)  (771 382)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_h_l_47
 (10 14)  (772 382)  (772 382)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_h_l_47


LogicTile_16_23

 (14 0)  (830 368)  (830 368)  routing T_16_23.bnr_op_0 <X> T_16_23.lc_trk_g0_0
 (21 0)  (837 368)  (837 368)  routing T_16_23.bnr_op_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (14 1)  (830 369)  (830 369)  routing T_16_23.bnr_op_0 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (837 369)  (837 369)  routing T_16_23.bnr_op_3 <X> T_16_23.lc_trk_g0_3
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.bot_op_2 <X> T_16_23.lc_trk_g0_2
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.input_2_0
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (826 370)  (826 370)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_l_36
 (12 2)  (828 370)  (828 370)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_h_l_39
 (14 2)  (830 370)  (830 370)  routing T_16_23.bnr_op_4 <X> T_16_23.lc_trk_g0_4
 (13 3)  (829 371)  (829 371)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_h_l_39
 (14 3)  (830 371)  (830 371)  routing T_16_23.bnr_op_4 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (14 4)  (830 372)  (830 372)  routing T_16_23.bnr_op_0 <X> T_16_23.lc_trk_g1_0
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.bnr_op_1 <X> T_16_23.lc_trk_g1_1
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.bot_op_3 <X> T_16_23.lc_trk_g1_3
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 372)  (851 372)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_2
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (14 5)  (830 373)  (830 373)  routing T_16_23.bnr_op_0 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (834 373)  (834 373)  routing T_16_23.bnr_op_1 <X> T_16_23.lc_trk_g1_1
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 373)  (849 373)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_2
 (34 5)  (850 373)  (850 373)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_2
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.bnr_op_5 <X> T_16_23.lc_trk_g1_5
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (50 6)  (866 374)  (866 374)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (834 375)  (834 375)  routing T_16_23.bnr_op_5 <X> T_16_23.lc_trk_g1_5
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.bot_op_6 <X> T_16_23.lc_trk_g1_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (46 7)  (862 375)  (862 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (867 375)  (867 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 376)  (830 376)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g2_0
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.input_2_4
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 377)  (849 377)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.input_2_4
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (53 9)  (869 377)  (869 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (837 378)  (837 378)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 378)  (851 378)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (35 11)  (851 379)  (851 379)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (14 12)  (830 380)  (830 380)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g3_0
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (834 381)  (834 381)  routing T_16_23.sp4_r_v_b_41 <X> T_16_23.lc_trk_g3_1
 (14 14)  (830 382)  (830 382)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g3_4
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g3_5
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 382)  (851 382)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 8)  (877 376)  (877 376)  routing T_17_23.sp12_h_r_1 <X> T_17_23.sp12_v_b_1
 (3 9)  (877 377)  (877 377)  routing T_17_23.sp12_h_r_1 <X> T_17_23.sp12_v_b_1
 (8 9)  (882 377)  (882 377)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_v_b_7
 (10 9)  (884 377)  (884 377)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_v_b_7
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 378)  (892 378)  routing T_17_23.wire_logic_cluster/lc_5/out <X> T_17_23.lc_trk_g2_5
 (26 10)  (900 378)  (900 378)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 378)  (907 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 378)  (911 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (45 10)  (919 378)  (919 378)  LC_5 Logic Functioning bit
 (52 10)  (926 378)  (926 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 379)  (905 379)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 379)  (914 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (9 12)  (883 380)  (883 380)  routing T_17_23.sp4_v_t_47 <X> T_17_23.sp4_h_r_10
 (0 14)  (874 382)  (874 382)  routing T_17_23.glb_netwk_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 382)  (898 382)  routing T_17_23.tnr_op_7 <X> T_17_23.lc_trk_g3_7


LogicTile_18_23

 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 368)  (946 368)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g0_1
 (21 0)  (949 368)  (949 368)  routing T_18_23.wire_logic_cluster/lc_3/out <X> T_18_23.lc_trk_g0_3
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 368)  (953 368)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g0_2
 (26 0)  (954 368)  (954 368)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (42 0)  (970 368)  (970 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (46 0)  (974 368)  (974 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (943 369)  (943 369)  routing T_18_23.sp4_v_t_5 <X> T_18_23.lc_trk_g0_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp4_v_t_5 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g0_2
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 369)  (961 369)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.input_2_0
 (38 1)  (966 369)  (966 369)  LC_0 Logic Functioning bit
 (43 1)  (971 369)  (971 369)  LC_0 Logic Functioning bit
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 370)  (946 370)  routing T_18_23.bnr_op_5 <X> T_18_23.lc_trk_g0_5
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 370)  (958 370)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (18 3)  (946 371)  (946 371)  routing T_18_23.bnr_op_5 <X> T_18_23.lc_trk_g0_5
 (19 3)  (947 371)  (947 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (25 3)  (953 371)  (953 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (46 3)  (974 371)  (974 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (980 371)  (980 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (949 372)  (949 372)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (954 372)  (954 372)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 372)  (963 372)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.input_2_2
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (21 5)  (949 373)  (949 373)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g1_3
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 373)  (961 373)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.input_2_2
 (38 5)  (966 373)  (966 373)  LC_2 Logic Functioning bit
 (40 5)  (968 373)  (968 373)  LC_2 Logic Functioning bit
 (51 5)  (979 373)  (979 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (943 374)  (943 374)  routing T_18_23.bot_op_5 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (953 374)  (953 374)  routing T_18_23.sp4_v_t_3 <X> T_18_23.lc_trk_g1_6
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 374)  (965 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (15 7)  (943 375)  (943 375)  routing T_18_23.bot_op_4 <X> T_18_23.lc_trk_g1_4
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (19 7)  (947 375)  (947 375)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_v_t_3 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_v_t_3 <X> T_18_23.lc_trk_g1_6
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 375)  (960 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 375)  (963 375)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.input_2_3
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (51 7)  (979 375)  (979 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (942 376)  (942 376)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g2_0
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 376)  (952 376)  routing T_18_23.tnl_op_3 <X> T_18_23.lc_trk_g2_3
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 376)  (958 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (51 8)  (979 376)  (979 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (980 376)  (980 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (949 377)  (949 377)  routing T_18_23.tnl_op_3 <X> T_18_23.lc_trk_g2_3
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 377)  (960 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (14 10)  (942 378)  (942 378)  routing T_18_23.sp12_v_t_3 <X> T_18_23.lc_trk_g2_4
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g2_5
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 378)  (955 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 378)  (958 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (38 10)  (966 378)  (966 378)  LC_5 Logic Functioning bit
 (45 10)  (973 378)  (973 378)  LC_5 Logic Functioning bit
 (14 11)  (942 379)  (942 379)  routing T_18_23.sp12_v_t_3 <X> T_18_23.lc_trk_g2_4
 (15 11)  (943 379)  (943 379)  routing T_18_23.sp12_v_t_3 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 379)  (969 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (46 11)  (974 379)  (974 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (980 379)  (980 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (953 380)  (953 380)  routing T_18_23.wire_logic_cluster/lc_2/out <X> T_18_23.lc_trk_g3_2
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 380)  (956 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 381)  (958 381)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (46 13)  (974 381)  (974 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 382)  (942 382)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g3_4
 (25 14)  (953 382)  (953 382)  routing T_18_23.wire_logic_cluster/lc_6/out <X> T_18_23.lc_trk_g3_6
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit
 (46 15)  (974 383)  (974 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_23

 (15 0)  (997 368)  (997 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 369)  (1006 369)  routing T_19_23.bot_op_2 <X> T_19_23.lc_trk_g0_2
 (15 2)  (997 370)  (997 370)  routing T_19_23.bot_op_5 <X> T_19_23.lc_trk_g0_5
 (17 2)  (999 370)  (999 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (38 2)  (1020 370)  (1020 370)  LC_1 Logic Functioning bit
 (47 2)  (1029 370)  (1029 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (985 371)  (985 371)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_l_23
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 371)  (1009 371)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 371)  (1010 371)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 371)  (1013 371)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (15 4)  (997 372)  (997 372)  routing T_19_23.sp4_v_b_17 <X> T_19_23.lc_trk_g1_1
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_v_b_17 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.bot_op_3 <X> T_19_23.lc_trk_g1_3
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 372)  (1013 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.input_2_2
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (40 4)  (1022 372)  (1022 372)  LC_2 Logic Functioning bit
 (41 4)  (1023 372)  (1023 372)  LC_2 Logic Functioning bit
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1008 373)  (1008 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 373)  (1009 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 373)  (1010 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 373)  (1013 373)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (0 6)  (982 374)  (982 374)  routing T_19_23.glb_netwk_2 <X> T_19_23.glb2local_0
 (1 6)  (983 374)  (983 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (997 374)  (997 374)  routing T_19_23.lft_op_5 <X> T_19_23.lc_trk_g1_5
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.lft_op_5 <X> T_19_23.lc_trk_g1_5
 (25 6)  (1007 374)  (1007 374)  routing T_19_23.sp4_v_b_6 <X> T_19_23.lc_trk_g1_6
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (46 6)  (1028 374)  (1028 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1032 374)  (1032 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1005 375)  (1005 375)  routing T_19_23.sp4_v_b_6 <X> T_19_23.lc_trk_g1_6
 (31 7)  (1013 375)  (1013 375)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (37 7)  (1019 375)  (1019 375)  LC_3 Logic Functioning bit
 (5 8)  (987 376)  (987 376)  routing T_19_23.sp4_v_b_0 <X> T_19_23.sp4_h_r_6
 (21 8)  (1003 376)  (1003 376)  routing T_19_23.rgt_op_3 <X> T_19_23.lc_trk_g2_3
 (22 8)  (1004 376)  (1004 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 376)  (1006 376)  routing T_19_23.rgt_op_3 <X> T_19_23.lc_trk_g2_3
 (25 8)  (1007 376)  (1007 376)  routing T_19_23.rgt_op_2 <X> T_19_23.lc_trk_g2_2
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 376)  (1013 376)  routing T_19_23.lc_trk_g0_5 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (43 8)  (1025 376)  (1025 376)  LC_4 Logic Functioning bit
 (47 8)  (1029 376)  (1029 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (986 377)  (986 377)  routing T_19_23.sp4_v_b_0 <X> T_19_23.sp4_h_r_6
 (6 9)  (988 377)  (988 377)  routing T_19_23.sp4_v_b_0 <X> T_19_23.sp4_h_r_6
 (22 9)  (1004 377)  (1004 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 377)  (1006 377)  routing T_19_23.rgt_op_2 <X> T_19_23.lc_trk_g2_2
 (27 9)  (1009 377)  (1009 377)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (4 10)  (986 378)  (986 378)  routing T_19_23.sp4_v_b_6 <X> T_19_23.sp4_v_t_43
 (10 10)  (992 378)  (992 378)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_l_42
 (14 10)  (996 378)  (996 378)  routing T_19_23.rgt_op_4 <X> T_19_23.lc_trk_g2_4
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (47 10)  (1029 378)  (1029 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (997 379)  (997 379)  routing T_19_23.rgt_op_4 <X> T_19_23.lc_trk_g2_4
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 379)  (1004 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 379)  (1005 379)  routing T_19_23.sp12_v_t_21 <X> T_19_23.lc_trk_g2_6
 (25 11)  (1007 379)  (1007 379)  routing T_19_23.sp12_v_t_21 <X> T_19_23.lc_trk_g2_6
 (26 11)  (1008 379)  (1008 379)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 379)  (1009 379)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 379)  (1010 379)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 379)  (1013 379)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 379)  (1014 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (14 12)  (996 380)  (996 380)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.sp4_h_r_43 <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 380)  (1005 380)  routing T_19_23.sp4_h_r_43 <X> T_19_23.lc_trk_g3_3
 (24 12)  (1006 380)  (1006 380)  routing T_19_23.sp4_h_r_43 <X> T_19_23.lc_trk_g3_3
 (25 12)  (1007 380)  (1007 380)  routing T_19_23.wire_logic_cluster/lc_2/out <X> T_19_23.lc_trk_g3_2
 (26 12)  (1008 380)  (1008 380)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 380)  (1010 380)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 380)  (1016 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (15 13)  (997 381)  (997 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (16 13)  (998 381)  (998 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1003 381)  (1003 381)  routing T_19_23.sp4_h_r_43 <X> T_19_23.lc_trk_g3_3
 (22 13)  (1004 381)  (1004 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 381)  (1008 381)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 381)  (1010 381)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 381)  (1013 381)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 382)  (1015 382)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (50 14)  (1032 382)  (1032 382)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1008 383)  (1008 383)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 383)  (1010 383)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 383)  (1013 383)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_7/in_3


LogicTile_20_23

 (4 0)  (1040 368)  (1040 368)  routing T_20_23.sp4_h_l_43 <X> T_20_23.sp4_v_b_0
 (6 0)  (1042 368)  (1042 368)  routing T_20_23.sp4_h_l_43 <X> T_20_23.sp4_v_b_0
 (5 1)  (1041 369)  (1041 369)  routing T_20_23.sp4_h_l_43 <X> T_20_23.sp4_v_b_0
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.lft_op_7 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 370)  (1060 370)  routing T_20_23.lft_op_7 <X> T_20_23.lc_trk_g0_7
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (3 3)  (1039 371)  (1039 371)  routing T_20_23.sp12_v_b_0 <X> T_20_23.sp12_h_l_23
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 372)  (1070 372)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 372)  (1074 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (46 4)  (1082 372)  (1082 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 373)  (1068 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1069 373)  (1069 373)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.input_2_2
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (38 5)  (1074 373)  (1074 373)  LC_2 Logic Functioning bit
 (41 5)  (1077 373)  (1077 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (3 6)  (1039 374)  (1039 374)  routing T_20_23.sp12_v_b_0 <X> T_20_23.sp12_v_t_23
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.sp4_h_l_9 <X> T_20_23.lc_trk_g1_4
 (16 6)  (1052 374)  (1052 374)  routing T_20_23.sp4_v_b_5 <X> T_20_23.lc_trk_g1_5
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.sp4_v_b_5 <X> T_20_23.lc_trk_g1_5
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.wire_logic_cluster/lc_7/out <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1062 374)  (1062 374)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (47 6)  (1083 374)  (1083 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1050 375)  (1050 375)  routing T_20_23.sp4_h_l_9 <X> T_20_23.lc_trk_g1_4
 (15 7)  (1051 375)  (1051 375)  routing T_20_23.sp4_h_l_9 <X> T_20_23.lc_trk_g1_4
 (16 7)  (1052 375)  (1052 375)  routing T_20_23.sp4_h_l_9 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (38 7)  (1074 375)  (1074 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (43 7)  (1079 375)  (1079 375)  LC_3 Logic Functioning bit
 (8 8)  (1044 376)  (1044 376)  routing T_20_23.sp4_v_b_1 <X> T_20_23.sp4_h_r_7
 (9 8)  (1045 376)  (1045 376)  routing T_20_23.sp4_v_b_1 <X> T_20_23.sp4_h_r_7
 (10 8)  (1046 376)  (1046 376)  routing T_20_23.sp4_v_b_1 <X> T_20_23.sp4_h_r_7
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (48 8)  (1084 376)  (1084 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (1048 377)  (1048 377)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_v_b_8
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (38 9)  (1074 377)  (1074 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (3 10)  (1039 378)  (1039 378)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (26 10)  (1062 378)  (1062 378)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 378)  (1071 378)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_5
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (3 11)  (1039 379)  (1039 379)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 379)  (1061 379)  routing T_20_23.sp4_r_v_b_38 <X> T_20_23.lc_trk_g2_6
 (26 11)  (1062 379)  (1062 379)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 379)  (1068 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1069 379)  (1069 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_5
 (34 11)  (1070 379)  (1070 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_5
 (35 11)  (1071 379)  (1071 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_5
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (37 11)  (1073 379)  (1073 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (4 12)  (1040 380)  (1040 380)  routing T_20_23.sp4_v_t_44 <X> T_20_23.sp4_v_b_9
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 380)  (1064 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (48 12)  (1084 380)  (1084 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 381)  (1061 381)  routing T_20_23.sp4_r_v_b_42 <X> T_20_23.lc_trk_g3_2
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 382)  (1050 382)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g3_4
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g3_5
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g3_6
 (26 14)  (1062 382)  (1062 382)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (1067 382)  (1067 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (39 14)  (1075 382)  (1075 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (47 14)  (1083 382)  (1083 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1036 383)  (1036 383)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 383)  (1037 383)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (1047 383)  (1047 383)  routing T_20_23.sp4_h_r_11 <X> T_20_23.sp4_h_l_46
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 383)  (1067 383)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1069 383)  (1069 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (34 15)  (1070 383)  (1070 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit
 (39 15)  (1075 383)  (1075 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit


LogicTile_21_23

 (25 0)  (1115 368)  (1115 368)  routing T_21_23.sp4_h_l_7 <X> T_21_23.lc_trk_g0_2
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 368)  (1134 368)  LC_0 Logic Functioning bit
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 369)  (1113 369)  routing T_21_23.sp4_h_l_7 <X> T_21_23.lc_trk_g0_2
 (24 1)  (1114 369)  (1114 369)  routing T_21_23.sp4_h_l_7 <X> T_21_23.lc_trk_g0_2
 (25 1)  (1115 369)  (1115 369)  routing T_21_23.sp4_h_l_7 <X> T_21_23.lc_trk_g0_2
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 369)  (1123 369)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.input_2_0
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 370)  (1093 370)  routing T_21_23.sp12_h_r_0 <X> T_21_23.sp12_h_l_23
 (14 2)  (1104 370)  (1104 370)  routing T_21_23.lft_op_4 <X> T_21_23.lc_trk_g0_4
 (25 2)  (1115 370)  (1115 370)  routing T_21_23.lft_op_6 <X> T_21_23.lc_trk_g0_6
 (28 2)  (1118 370)  (1118 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 370)  (1120 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (41 2)  (1131 370)  (1131 370)  LC_1 Logic Functioning bit
 (42 2)  (1132 370)  (1132 370)  LC_1 Logic Functioning bit
 (44 2)  (1134 370)  (1134 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (51 2)  (1141 370)  (1141 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (1093 371)  (1093 371)  routing T_21_23.sp12_h_r_0 <X> T_21_23.sp12_h_l_23
 (15 3)  (1105 371)  (1105 371)  routing T_21_23.lft_op_4 <X> T_21_23.lc_trk_g0_4
 (17 3)  (1107 371)  (1107 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1112 371)  (1112 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 371)  (1114 371)  routing T_21_23.lft_op_6 <X> T_21_23.lc_trk_g0_6
 (30 3)  (1120 371)  (1120 371)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 371)  (1122 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 371)  (1123 371)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.input_2_1
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (42 3)  (1132 371)  (1132 371)  LC_1 Logic Functioning bit
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 372)  (1104 372)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g1_0
 (21 4)  (1111 372)  (1111 372)  routing T_21_23.lft_op_3 <X> T_21_23.lc_trk_g1_3
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 372)  (1114 372)  routing T_21_23.lft_op_3 <X> T_21_23.lc_trk_g1_3
 (25 4)  (1115 372)  (1115 372)  routing T_21_23.lft_op_2 <X> T_21_23.lc_trk_g1_2
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 372)  (1125 372)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_2
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (41 4)  (1131 372)  (1131 372)  LC_2 Logic Functioning bit
 (42 4)  (1132 372)  (1132 372)  LC_2 Logic Functioning bit
 (44 4)  (1134 372)  (1134 372)  LC_2 Logic Functioning bit
 (45 4)  (1135 372)  (1135 372)  LC_2 Logic Functioning bit
 (51 4)  (1141 372)  (1141 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 373)  (1096 373)  routing T_21_23.sp4_h_l_38 <X> T_21_23.sp4_h_r_3
 (8 5)  (1098 373)  (1098 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (9 5)  (1099 373)  (1099 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_r_5 <X> T_21_23.sp4_v_b_5
 (14 5)  (1104 373)  (1104 373)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g1_0
 (16 5)  (1106 373)  (1106 373)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g1_0
 (17 5)  (1107 373)  (1107 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1112 373)  (1112 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 373)  (1114 373)  routing T_21_23.lft_op_2 <X> T_21_23.lc_trk_g1_2
 (30 5)  (1120 373)  (1120 373)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 373)  (1122 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1123 373)  (1123 373)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_2
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (39 5)  (1129 373)  (1129 373)  LC_2 Logic Functioning bit
 (41 5)  (1131 373)  (1131 373)  LC_2 Logic Functioning bit
 (42 5)  (1132 373)  (1132 373)  LC_2 Logic Functioning bit
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 374)  (1108 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (21 6)  (1111 374)  (1111 374)  routing T_21_23.lft_op_7 <X> T_21_23.lc_trk_g1_7
 (22 6)  (1112 374)  (1112 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 374)  (1114 374)  routing T_21_23.lft_op_7 <X> T_21_23.lc_trk_g1_7
 (27 6)  (1117 374)  (1117 374)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (39 6)  (1129 374)  (1129 374)  LC_3 Logic Functioning bit
 (41 6)  (1131 374)  (1131 374)  LC_3 Logic Functioning bit
 (42 6)  (1132 374)  (1132 374)  LC_3 Logic Functioning bit
 (44 6)  (1134 374)  (1134 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (46 6)  (1136 374)  (1136 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1138 374)  (1138 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (1095 375)  (1095 375)  routing T_21_23.sp4_h_l_38 <X> T_21_23.sp4_v_t_38
 (12 7)  (1102 375)  (1102 375)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_t_40
 (30 7)  (1120 375)  (1120 375)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 375)  (1122 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 375)  (1123 375)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.input_2_3
 (35 7)  (1125 375)  (1125 375)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.input_2_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (41 7)  (1131 375)  (1131 375)  LC_3 Logic Functioning bit
 (42 7)  (1132 375)  (1132 375)  LC_3 Logic Functioning bit
 (2 8)  (1092 376)  (1092 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (1104 376)  (1104 376)  routing T_21_23.rgt_op_0 <X> T_21_23.lc_trk_g2_0
 (15 8)  (1105 376)  (1105 376)  routing T_21_23.rgt_op_1 <X> T_21_23.lc_trk_g2_1
 (17 8)  (1107 376)  (1107 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 376)  (1108 376)  routing T_21_23.rgt_op_1 <X> T_21_23.lc_trk_g2_1
 (21 8)  (1111 376)  (1111 376)  routing T_21_23.rgt_op_3 <X> T_21_23.lc_trk_g2_3
 (22 8)  (1112 376)  (1112 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1114 376)  (1114 376)  routing T_21_23.rgt_op_3 <X> T_21_23.lc_trk_g2_3
 (27 8)  (1117 376)  (1117 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 376)  (1120 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 376)  (1125 376)  routing T_21_23.lc_trk_g0_4 <X> T_21_23.input_2_4
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (39 8)  (1129 376)  (1129 376)  LC_4 Logic Functioning bit
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (42 8)  (1132 376)  (1132 376)  LC_4 Logic Functioning bit
 (44 8)  (1134 376)  (1134 376)  LC_4 Logic Functioning bit
 (45 8)  (1135 376)  (1135 376)  LC_4 Logic Functioning bit
 (47 8)  (1137 376)  (1137 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (1142 376)  (1142 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (1105 377)  (1105 377)  routing T_21_23.rgt_op_0 <X> T_21_23.lc_trk_g2_0
 (17 9)  (1107 377)  (1107 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (1122 377)  (1122 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (39 9)  (1129 377)  (1129 377)  LC_4 Logic Functioning bit
 (41 9)  (1131 377)  (1131 377)  LC_4 Logic Functioning bit
 (42 9)  (1132 377)  (1132 377)  LC_4 Logic Functioning bit
 (12 10)  (1102 378)  (1102 378)  routing T_21_23.sp4_v_b_8 <X> T_21_23.sp4_h_l_45
 (14 10)  (1104 378)  (1104 378)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g2_4
 (21 10)  (1111 378)  (1111 378)  routing T_21_23.rgt_op_7 <X> T_21_23.lc_trk_g2_7
 (22 10)  (1112 378)  (1112 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1114 378)  (1114 378)  routing T_21_23.rgt_op_7 <X> T_21_23.lc_trk_g2_7
 (25 10)  (1115 378)  (1115 378)  routing T_21_23.sp4_v_b_38 <X> T_21_23.lc_trk_g2_6
 (29 10)  (1119 378)  (1119 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 378)  (1120 378)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 378)  (1122 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 378)  (1126 378)  LC_5 Logic Functioning bit
 (39 10)  (1129 378)  (1129 378)  LC_5 Logic Functioning bit
 (41 10)  (1131 378)  (1131 378)  LC_5 Logic Functioning bit
 (42 10)  (1132 378)  (1132 378)  LC_5 Logic Functioning bit
 (44 10)  (1134 378)  (1134 378)  LC_5 Logic Functioning bit
 (45 10)  (1135 378)  (1135 378)  LC_5 Logic Functioning bit
 (47 10)  (1137 378)  (1137 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (1098 379)  (1098 379)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_v_t_42
 (9 11)  (1099 379)  (1099 379)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_v_t_42
 (15 11)  (1105 379)  (1105 379)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g2_4
 (16 11)  (1106 379)  (1106 379)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g2_4
 (17 11)  (1107 379)  (1107 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1112 379)  (1112 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 379)  (1113 379)  routing T_21_23.sp4_v_b_38 <X> T_21_23.lc_trk_g2_6
 (25 11)  (1115 379)  (1115 379)  routing T_21_23.sp4_v_b_38 <X> T_21_23.lc_trk_g2_6
 (30 11)  (1120 379)  (1120 379)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 379)  (1122 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 379)  (1123 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.input_2_5
 (34 11)  (1124 379)  (1124 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.input_2_5
 (35 11)  (1125 379)  (1125 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.input_2_5
 (36 11)  (1126 379)  (1126 379)  LC_5 Logic Functioning bit
 (39 11)  (1129 379)  (1129 379)  LC_5 Logic Functioning bit
 (41 11)  (1131 379)  (1131 379)  LC_5 Logic Functioning bit
 (42 11)  (1132 379)  (1132 379)  LC_5 Logic Functioning bit
 (52 11)  (1142 379)  (1142 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (1115 380)  (1115 380)  routing T_21_23.rgt_op_2 <X> T_21_23.lc_trk_g3_2
 (27 12)  (1117 380)  (1117 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 380)  (1118 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 380)  (1120 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 380)  (1125 380)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.input_2_6
 (36 12)  (1126 380)  (1126 380)  LC_6 Logic Functioning bit
 (39 12)  (1129 380)  (1129 380)  LC_6 Logic Functioning bit
 (41 12)  (1131 380)  (1131 380)  LC_6 Logic Functioning bit
 (42 12)  (1132 380)  (1132 380)  LC_6 Logic Functioning bit
 (44 12)  (1134 380)  (1134 380)  LC_6 Logic Functioning bit
 (45 12)  (1135 380)  (1135 380)  LC_6 Logic Functioning bit
 (48 12)  (1138 380)  (1138 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (4 13)  (1094 381)  (1094 381)  routing T_21_23.sp4_h_l_36 <X> T_21_23.sp4_h_r_9
 (6 13)  (1096 381)  (1096 381)  routing T_21_23.sp4_h_l_36 <X> T_21_23.sp4_h_r_9
 (8 13)  (1098 381)  (1098 381)  routing T_21_23.sp4_h_r_10 <X> T_21_23.sp4_v_b_10
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1114 381)  (1114 381)  routing T_21_23.rgt_op_2 <X> T_21_23.lc_trk_g3_2
 (30 13)  (1120 381)  (1120 381)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 381)  (1122 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1124 381)  (1124 381)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.input_2_6
 (35 13)  (1125 381)  (1125 381)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.input_2_6
 (36 13)  (1126 381)  (1126 381)  LC_6 Logic Functioning bit
 (39 13)  (1129 381)  (1129 381)  LC_6 Logic Functioning bit
 (41 13)  (1131 381)  (1131 381)  LC_6 Logic Functioning bit
 (42 13)  (1132 381)  (1132 381)  LC_6 Logic Functioning bit
 (48 13)  (1138 381)  (1138 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 382)  (1104 382)  routing T_21_23.rgt_op_4 <X> T_21_23.lc_trk_g3_4
 (25 14)  (1115 382)  (1115 382)  routing T_21_23.rgt_op_6 <X> T_21_23.lc_trk_g3_6
 (27 14)  (1117 382)  (1117 382)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 382)  (1119 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 382)  (1120 382)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 382)  (1125 382)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_7
 (36 14)  (1126 382)  (1126 382)  LC_7 Logic Functioning bit
 (39 14)  (1129 382)  (1129 382)  LC_7 Logic Functioning bit
 (41 14)  (1131 382)  (1131 382)  LC_7 Logic Functioning bit
 (42 14)  (1132 382)  (1132 382)  LC_7 Logic Functioning bit
 (44 14)  (1134 382)  (1134 382)  LC_7 Logic Functioning bit
 (45 14)  (1135 382)  (1135 382)  LC_7 Logic Functioning bit
 (48 14)  (1138 382)  (1138 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (1142 382)  (1142 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 383)  (1090 383)  routing T_21_23.glb_netwk_2 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (15 15)  (1105 383)  (1105 383)  routing T_21_23.rgt_op_4 <X> T_21_23.lc_trk_g3_4
 (17 15)  (1107 383)  (1107 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1112 383)  (1112 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1114 383)  (1114 383)  routing T_21_23.rgt_op_6 <X> T_21_23.lc_trk_g3_6
 (32 15)  (1122 383)  (1122 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 383)  (1123 383)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_7
 (35 15)  (1125 383)  (1125 383)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_7
 (36 15)  (1126 383)  (1126 383)  LC_7 Logic Functioning bit
 (39 15)  (1129 383)  (1129 383)  LC_7 Logic Functioning bit
 (41 15)  (1131 383)  (1131 383)  LC_7 Logic Functioning bit
 (42 15)  (1132 383)  (1132 383)  LC_7 Logic Functioning bit


LogicTile_22_23

 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1167 368)  (1167 368)  routing T_22_23.sp12_h_r_11 <X> T_22_23.lc_trk_g0_3
 (25 0)  (1169 368)  (1169 368)  routing T_22_23.sp4_v_b_2 <X> T_22_23.lc_trk_g0_2
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 368)  (1178 368)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 368)  (1180 368)  LC_0 Logic Functioning bit
 (37 0)  (1181 368)  (1181 368)  LC_0 Logic Functioning bit
 (38 0)  (1182 368)  (1182 368)  LC_0 Logic Functioning bit
 (39 0)  (1183 368)  (1183 368)  LC_0 Logic Functioning bit
 (45 0)  (1189 368)  (1189 368)  LC_0 Logic Functioning bit
 (11 1)  (1155 369)  (1155 369)  routing T_22_23.sp4_h_l_39 <X> T_22_23.sp4_h_r_2
 (15 1)  (1159 369)  (1159 369)  routing T_22_23.sp4_v_t_5 <X> T_22_23.lc_trk_g0_0
 (16 1)  (1160 369)  (1160 369)  routing T_22_23.sp4_v_t_5 <X> T_22_23.lc_trk_g0_0
 (17 1)  (1161 369)  (1161 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1166 369)  (1166 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 369)  (1167 369)  routing T_22_23.sp4_v_b_2 <X> T_22_23.lc_trk_g0_2
 (36 1)  (1180 369)  (1180 369)  LC_0 Logic Functioning bit
 (37 1)  (1181 369)  (1181 369)  LC_0 Logic Functioning bit
 (38 1)  (1182 369)  (1182 369)  LC_0 Logic Functioning bit
 (39 1)  (1183 369)  (1183 369)  LC_0 Logic Functioning bit
 (47 1)  (1191 369)  (1191 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1144 370)  (1144 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 370)  (1145 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 370)  (1146 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 370)  (1152 370)  routing T_22_23.sp4_v_t_36 <X> T_22_23.sp4_h_l_36
 (9 2)  (1153 370)  (1153 370)  routing T_22_23.sp4_v_t_36 <X> T_22_23.sp4_h_l_36
 (32 2)  (1176 370)  (1176 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 370)  (1178 370)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 370)  (1180 370)  LC_1 Logic Functioning bit
 (37 2)  (1181 370)  (1181 370)  LC_1 Logic Functioning bit
 (38 2)  (1182 370)  (1182 370)  LC_1 Logic Functioning bit
 (39 2)  (1183 370)  (1183 370)  LC_1 Logic Functioning bit
 (45 2)  (1189 370)  (1189 370)  LC_1 Logic Functioning bit
 (31 3)  (1175 371)  (1175 371)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 371)  (1180 371)  LC_1 Logic Functioning bit
 (37 3)  (1181 371)  (1181 371)  LC_1 Logic Functioning bit
 (38 3)  (1182 371)  (1182 371)  LC_1 Logic Functioning bit
 (39 3)  (1183 371)  (1183 371)  LC_1 Logic Functioning bit
 (1 4)  (1145 372)  (1145 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (1166 372)  (1166 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 372)  (1167 372)  routing T_22_23.sp12_h_l_16 <X> T_22_23.lc_trk_g1_3
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 372)  (1178 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (37 4)  (1181 372)  (1181 372)  LC_2 Logic Functioning bit
 (38 4)  (1182 372)  (1182 372)  LC_2 Logic Functioning bit
 (39 4)  (1183 372)  (1183 372)  LC_2 Logic Functioning bit
 (45 4)  (1189 372)  (1189 372)  LC_2 Logic Functioning bit
 (1 5)  (1145 373)  (1145 373)  routing T_22_23.lc_trk_g0_2 <X> T_22_23.wire_logic_cluster/lc_7/cen
 (14 5)  (1158 373)  (1158 373)  routing T_22_23.sp12_h_r_16 <X> T_22_23.lc_trk_g1_0
 (16 5)  (1160 373)  (1160 373)  routing T_22_23.sp12_h_r_16 <X> T_22_23.lc_trk_g1_0
 (17 5)  (1161 373)  (1161 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1165 373)  (1165 373)  routing T_22_23.sp12_h_l_16 <X> T_22_23.lc_trk_g1_3
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (37 5)  (1181 373)  (1181 373)  LC_2 Logic Functioning bit
 (38 5)  (1182 373)  (1182 373)  LC_2 Logic Functioning bit
 (39 5)  (1183 373)  (1183 373)  LC_2 Logic Functioning bit
 (6 6)  (1150 374)  (1150 374)  routing T_22_23.sp4_h_l_47 <X> T_22_23.sp4_v_t_38
 (14 6)  (1158 374)  (1158 374)  routing T_22_23.sp12_h_l_3 <X> T_22_23.lc_trk_g1_4
 (36 6)  (1180 374)  (1180 374)  LC_3 Logic Functioning bit
 (38 6)  (1182 374)  (1182 374)  LC_3 Logic Functioning bit
 (41 6)  (1185 374)  (1185 374)  LC_3 Logic Functioning bit
 (43 6)  (1187 374)  (1187 374)  LC_3 Logic Functioning bit
 (45 6)  (1189 374)  (1189 374)  LC_3 Logic Functioning bit
 (14 7)  (1158 375)  (1158 375)  routing T_22_23.sp12_h_l_3 <X> T_22_23.lc_trk_g1_4
 (15 7)  (1159 375)  (1159 375)  routing T_22_23.sp12_h_l_3 <X> T_22_23.lc_trk_g1_4
 (17 7)  (1161 375)  (1161 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (1170 375)  (1170 375)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 375)  (1173 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 375)  (1181 375)  LC_3 Logic Functioning bit
 (39 7)  (1183 375)  (1183 375)  LC_3 Logic Functioning bit
 (40 7)  (1184 375)  (1184 375)  LC_3 Logic Functioning bit
 (42 7)  (1186 375)  (1186 375)  LC_3 Logic Functioning bit
 (8 8)  (1152 376)  (1152 376)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_h_r_7
 (10 8)  (1154 376)  (1154 376)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_h_r_7
 (36 8)  (1180 376)  (1180 376)  LC_4 Logic Functioning bit
 (38 8)  (1182 376)  (1182 376)  LC_4 Logic Functioning bit
 (41 8)  (1185 376)  (1185 376)  LC_4 Logic Functioning bit
 (43 8)  (1187 376)  (1187 376)  LC_4 Logic Functioning bit
 (45 8)  (1189 376)  (1189 376)  LC_4 Logic Functioning bit
 (16 9)  (1160 377)  (1160 377)  routing T_22_23.sp12_v_b_8 <X> T_22_23.lc_trk_g2_0
 (17 9)  (1161 377)  (1161 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (28 9)  (1172 377)  (1172 377)  routing T_22_23.lc_trk_g2_0 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 377)  (1181 377)  LC_4 Logic Functioning bit
 (39 9)  (1183 377)  (1183 377)  LC_4 Logic Functioning bit
 (40 9)  (1184 377)  (1184 377)  LC_4 Logic Functioning bit
 (42 9)  (1186 377)  (1186 377)  LC_4 Logic Functioning bit
 (10 10)  (1154 378)  (1154 378)  routing T_22_23.sp4_v_b_2 <X> T_22_23.sp4_h_l_42
 (8 11)  (1152 379)  (1152 379)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_t_42
 (31 12)  (1175 380)  (1175 380)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 380)  (1176 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 380)  (1178 380)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 380)  (1180 380)  LC_6 Logic Functioning bit
 (37 12)  (1181 380)  (1181 380)  LC_6 Logic Functioning bit
 (38 12)  (1182 380)  (1182 380)  LC_6 Logic Functioning bit
 (39 12)  (1183 380)  (1183 380)  LC_6 Logic Functioning bit
 (45 12)  (1189 380)  (1189 380)  LC_6 Logic Functioning bit
 (14 13)  (1158 381)  (1158 381)  routing T_22_23.sp12_v_b_16 <X> T_22_23.lc_trk_g3_0
 (16 13)  (1160 381)  (1160 381)  routing T_22_23.sp12_v_b_16 <X> T_22_23.lc_trk_g3_0
 (17 13)  (1161 381)  (1161 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (36 13)  (1180 381)  (1180 381)  LC_6 Logic Functioning bit
 (37 13)  (1181 381)  (1181 381)  LC_6 Logic Functioning bit
 (38 13)  (1182 381)  (1182 381)  LC_6 Logic Functioning bit
 (39 13)  (1183 381)  (1183 381)  LC_6 Logic Functioning bit
 (1 14)  (1145 382)  (1145 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (38 14)  (1182 382)  (1182 382)  LC_7 Logic Functioning bit
 (41 14)  (1185 382)  (1185 382)  LC_7 Logic Functioning bit
 (43 14)  (1187 382)  (1187 382)  LC_7 Logic Functioning bit
 (45 14)  (1189 382)  (1189 382)  LC_7 Logic Functioning bit
 (0 15)  (1144 383)  (1144 383)  routing T_22_23.glb_netwk_2 <X> T_22_23.wire_logic_cluster/lc_7/s_r
 (36 15)  (1180 383)  (1180 383)  LC_7 Logic Functioning bit
 (38 15)  (1182 383)  (1182 383)  LC_7 Logic Functioning bit
 (41 15)  (1185 383)  (1185 383)  LC_7 Logic Functioning bit
 (43 15)  (1187 383)  (1187 383)  LC_7 Logic Functioning bit


LogicTile_23_23

 (0 2)  (1198 370)  (1198 370)  routing T_23_23.glb_netwk_6 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 370)  (1199 370)  routing T_23_23.glb_netwk_6 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 370)  (1200 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (1213 372)  (1213 372)  routing T_23_23.sp4_h_l_4 <X> T_23_23.lc_trk_g1_1
 (16 4)  (1214 372)  (1214 372)  routing T_23_23.sp4_h_l_4 <X> T_23_23.lc_trk_g1_1
 (17 4)  (1215 372)  (1215 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 372)  (1216 372)  routing T_23_23.sp4_h_l_4 <X> T_23_23.lc_trk_g1_1
 (8 5)  (1206 373)  (1206 373)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_4
 (10 5)  (1208 373)  (1208 373)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_4
 (18 5)  (1216 373)  (1216 373)  routing T_23_23.sp4_h_l_4 <X> T_23_23.lc_trk_g1_1
 (6 8)  (1204 376)  (1204 376)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (11 8)  (1209 376)  (1209 376)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_v_b_8
 (5 9)  (1203 377)  (1203 377)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (32 10)  (1230 378)  (1230 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 378)  (1232 378)  routing T_23_23.lc_trk_g1_1 <X> T_23_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 378)  (1234 378)  LC_5 Logic Functioning bit
 (37 10)  (1235 378)  (1235 378)  LC_5 Logic Functioning bit
 (38 10)  (1236 378)  (1236 378)  LC_5 Logic Functioning bit
 (39 10)  (1237 378)  (1237 378)  LC_5 Logic Functioning bit
 (45 10)  (1243 378)  (1243 378)  LC_5 Logic Functioning bit
 (51 10)  (1249 378)  (1249 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1250 378)  (1250 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (1234 379)  (1234 379)  LC_5 Logic Functioning bit
 (37 11)  (1235 379)  (1235 379)  LC_5 Logic Functioning bit
 (38 11)  (1236 379)  (1236 379)  LC_5 Logic Functioning bit
 (39 11)  (1237 379)  (1237 379)  LC_5 Logic Functioning bit
 (25 12)  (1223 380)  (1223 380)  routing T_23_23.sp4_v_b_26 <X> T_23_23.lc_trk_g3_2
 (27 12)  (1225 380)  (1225 380)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 380)  (1226 380)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 380)  (1227 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 380)  (1229 380)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 380)  (1230 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 380)  (1231 380)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 380)  (1232 380)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 380)  (1234 380)  LC_6 Logic Functioning bit
 (38 12)  (1236 380)  (1236 380)  LC_6 Logic Functioning bit
 (22 13)  (1220 381)  (1220 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1221 381)  (1221 381)  routing T_23_23.sp4_v_b_26 <X> T_23_23.lc_trk_g3_2
 (30 13)  (1228 381)  (1228 381)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 381)  (1229 381)  routing T_23_23.lc_trk_g3_6 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 381)  (1234 381)  LC_6 Logic Functioning bit
 (38 13)  (1236 381)  (1236 381)  LC_6 Logic Functioning bit
 (48 13)  (1246 381)  (1246 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (1209 382)  (1209 382)  routing T_23_23.sp4_h_l_43 <X> T_23_23.sp4_v_t_46
 (22 15)  (1220 383)  (1220 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1221 383)  (1221 383)  routing T_23_23.sp12_v_b_14 <X> T_23_23.lc_trk_g3_6


LogicTile_24_23

 (22 0)  (1274 368)  (1274 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (17 1)  (1269 369)  (1269 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (12 2)  (1264 370)  (1264 370)  routing T_24_23.sp4_v_t_45 <X> T_24_23.sp4_h_l_39
 (16 2)  (1268 370)  (1268 370)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (17 2)  (1269 370)  (1269 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 370)  (1270 370)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (29 2)  (1281 370)  (1281 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 370)  (1282 370)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 370)  (1283 370)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 370)  (1284 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 370)  (1286 370)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 370)  (1288 370)  LC_1 Logic Functioning bit
 (38 2)  (1290 370)  (1290 370)  LC_1 Logic Functioning bit
 (53 2)  (1305 370)  (1305 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (11 3)  (1263 371)  (1263 371)  routing T_24_23.sp4_v_t_45 <X> T_24_23.sp4_h_l_39
 (13 3)  (1265 371)  (1265 371)  routing T_24_23.sp4_v_t_45 <X> T_24_23.sp4_h_l_39
 (14 3)  (1266 371)  (1266 371)  routing T_24_23.sp4_r_v_b_28 <X> T_24_23.lc_trk_g0_4
 (17 3)  (1269 371)  (1269 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1270 371)  (1270 371)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (36 3)  (1288 371)  (1288 371)  LC_1 Logic Functioning bit
 (38 3)  (1290 371)  (1290 371)  LC_1 Logic Functioning bit
 (12 4)  (1264 372)  (1264 372)  routing T_24_23.sp4_h_l_39 <X> T_24_23.sp4_h_r_5
 (13 5)  (1265 373)  (1265 373)  routing T_24_23.sp4_h_l_39 <X> T_24_23.sp4_h_r_5
 (16 6)  (1268 374)  (1268 374)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g1_5
 (17 6)  (1269 374)  (1269 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 374)  (1270 374)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g1_5
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 374)  (1283 374)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 374)  (1286 374)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 374)  (1288 374)  LC_3 Logic Functioning bit
 (38 6)  (1290 374)  (1290 374)  LC_3 Logic Functioning bit
 (53 6)  (1305 374)  (1305 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (1270 375)  (1270 375)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g1_5
 (36 7)  (1288 375)  (1288 375)  LC_3 Logic Functioning bit
 (38 7)  (1290 375)  (1290 375)  LC_3 Logic Functioning bit
 (4 8)  (1256 376)  (1256 376)  routing T_24_23.sp4_v_t_43 <X> T_24_23.sp4_v_b_6
 (26 8)  (1278 376)  (1278 376)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 376)  (1283 376)  routing T_24_23.lc_trk_g0_5 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 376)  (1288 376)  LC_4 Logic Functioning bit
 (38 8)  (1290 376)  (1290 376)  LC_4 Logic Functioning bit
 (13 9)  (1265 377)  (1265 377)  routing T_24_23.sp4_v_t_38 <X> T_24_23.sp4_h_r_8
 (22 9)  (1274 377)  (1274 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1277 377)  (1277 377)  routing T_24_23.sp4_r_v_b_34 <X> T_24_23.lc_trk_g2_2
 (27 9)  (1279 377)  (1279 377)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 377)  (1280 377)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 377)  (1281 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 377)  (1289 377)  LC_4 Logic Functioning bit
 (39 9)  (1291 377)  (1291 377)  LC_4 Logic Functioning bit
 (52 9)  (1304 377)  (1304 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (28 10)  (1280 378)  (1280 378)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 378)  (1281 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 378)  (1282 378)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 378)  (1283 378)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 378)  (1284 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 378)  (1286 378)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 378)  (1288 378)  LC_5 Logic Functioning bit
 (38 10)  (1290 378)  (1290 378)  LC_5 Logic Functioning bit
 (8 11)  (1260 379)  (1260 379)  routing T_24_23.sp4_v_b_4 <X> T_24_23.sp4_v_t_42
 (10 11)  (1262 379)  (1262 379)  routing T_24_23.sp4_v_b_4 <X> T_24_23.sp4_v_t_42
 (22 11)  (1274 379)  (1274 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 379)  (1277 379)  routing T_24_23.sp4_r_v_b_38 <X> T_24_23.lc_trk_g2_6
 (30 11)  (1282 379)  (1282 379)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 379)  (1288 379)  LC_5 Logic Functioning bit
 (38 11)  (1290 379)  (1290 379)  LC_5 Logic Functioning bit
 (52 11)  (1304 379)  (1304 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (1256 380)  (1256 380)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_b_9
 (5 12)  (1257 380)  (1257 380)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_h_r_9
 (10 12)  (1262 380)  (1262 380)  routing T_24_23.sp4_v_t_40 <X> T_24_23.sp4_h_r_10
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 380)  (1282 380)  routing T_24_23.lc_trk_g0_5 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 380)  (1288 380)  LC_6 Logic Functioning bit
 (38 12)  (1290 380)  (1290 380)  LC_6 Logic Functioning bit
 (5 13)  (1257 381)  (1257 381)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_b_9
 (31 13)  (1283 381)  (1283 381)  routing T_24_23.lc_trk_g0_3 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 381)  (1288 381)  LC_6 Logic Functioning bit
 (38 13)  (1290 381)  (1290 381)  LC_6 Logic Functioning bit
 (17 14)  (1269 382)  (1269 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (1280 382)  (1280 382)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 382)  (1281 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 382)  (1283 382)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 382)  (1284 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 382)  (1286 382)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 382)  (1288 382)  LC_7 Logic Functioning bit
 (38 14)  (1290 382)  (1290 382)  LC_7 Logic Functioning bit
 (18 15)  (1270 383)  (1270 383)  routing T_24_23.sp4_r_v_b_45 <X> T_24_23.lc_trk_g3_5
 (19 15)  (1271 383)  (1271 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (1282 383)  (1282 383)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 383)  (1288 383)  LC_7 Logic Functioning bit
 (38 15)  (1290 383)  (1290 383)  LC_7 Logic Functioning bit
 (52 15)  (1304 383)  (1304 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_25_23

 (11 0)  (1317 368)  (1317 368)  routing T_25_23.sp4_v_t_46 <X> T_25_23.sp4_v_b_2
 (14 0)  (1320 368)  (1320 368)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (27 0)  (1333 368)  (1333 368)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_15
 (28 0)  (1334 368)  (1334 368)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_15
 (29 0)  (1335 368)  (1335 368)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_15
 (30 0)  (1336 368)  (1336 368)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_15
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 369)  (1315 369)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_v_b_1
 (12 1)  (1318 369)  (1318 369)  routing T_25_23.sp4_v_t_46 <X> T_25_23.sp4_v_b_2
 (14 1)  (1320 369)  (1320 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (15 1)  (1321 369)  (1321 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (16 1)  (1322 369)  (1322 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (17 1)  (1323 369)  (1323 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 370)  (1327 370)  routing T_25_23.sp4_h_r_23 <X> T_25_23.lc_trk_g0_7
 (22 2)  (1328 370)  (1328 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (1329 370)  (1329 370)  routing T_25_23.sp4_h_r_23 <X> T_25_23.lc_trk_g0_7
 (24 2)  (1330 370)  (1330 370)  routing T_25_23.sp4_h_r_23 <X> T_25_23.lc_trk_g0_7
 (29 2)  (1335 370)  (1335 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_0 wire_bram/ram/WDATA_14
 (16 3)  (1322 371)  (1322 371)  routing T_25_23.sp12_h_r_12 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1327 371)  (1327 371)  routing T_25_23.sp4_h_r_23 <X> T_25_23.lc_trk_g0_7
 (22 3)  (1328 371)  (1328 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1329 371)  (1329 371)  routing T_25_23.sp12_h_r_14 <X> T_25_23.lc_trk_g0_6
 (27 4)  (1333 372)  (1333 372)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_13
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 372)  (1336 372)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_13
 (10 5)  (1316 373)  (1316 373)  routing T_25_23.sp4_h_r_11 <X> T_25_23.sp4_v_b_4
 (12 5)  (1318 373)  (1318 373)  routing T_25_23.sp4_h_r_5 <X> T_25_23.sp4_v_b_5
 (14 6)  (1320 374)  (1320 374)  routing T_25_23.sp4_h_l_9 <X> T_25_23.lc_trk_g1_4
 (15 6)  (1321 374)  (1321 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (16 6)  (1322 374)  (1322 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 374)  (1324 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (28 6)  (1334 374)  (1334 374)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.wire_bram/ram/WDATA_12
 (29 6)  (1335 374)  (1335 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_2 wire_bram/ram/WDATA_12
 (11 7)  (1317 375)  (1317 375)  routing T_25_23.sp4_h_r_5 <X> T_25_23.sp4_h_l_40
 (14 7)  (1320 375)  (1320 375)  routing T_25_23.sp4_h_l_9 <X> T_25_23.lc_trk_g1_4
 (15 7)  (1321 375)  (1321 375)  routing T_25_23.sp4_h_l_9 <X> T_25_23.lc_trk_g1_4
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp4_h_l_9 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1324 375)  (1324 375)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 375)  (1329 375)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g1_6
 (25 7)  (1331 375)  (1331 375)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g1_6
 (30 7)  (1336 375)  (1336 375)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.wire_bram/ram/WDATA_12
 (25 8)  (1331 376)  (1331 376)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (26 8)  (1332 376)  (1332 376)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.input0_4
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (22 9)  (1328 377)  (1328 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 377)  (1329 377)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (24 9)  (1330 377)  (1330 377)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (29 9)  (1335 377)  (1335 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (11 10)  (1317 378)  (1317 378)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_t_45
 (27 10)  (1333 378)  (1333 378)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_10
 (28 10)  (1334 378)  (1334 378)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_10
 (29 10)  (1335 378)  (1335 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_10
 (26 11)  (1332 379)  (1332 379)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_5
 (27 11)  (1333 379)  (1333 379)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_5
 (28 11)  (1334 379)  (1334 379)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_5
 (29 11)  (1335 379)  (1335 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.tnl_op_1 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (1331 380)  (1331 380)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g3_2
 (26 12)  (1332 380)  (1332 380)  routing T_25_23.lc_trk_g0_6 <X> T_25_23.input0_6
 (27 12)  (1333 380)  (1333 380)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.wire_bram/ram/WDATA_9
 (28 12)  (1334 380)  (1334 380)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (14 13)  (1320 381)  (1320 381)  routing T_25_23.tnl_op_0 <X> T_25_23.lc_trk_g3_0
 (15 13)  (1321 381)  (1321 381)  routing T_25_23.tnl_op_0 <X> T_25_23.lc_trk_g3_0
 (17 13)  (1323 381)  (1323 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1324 381)  (1324 381)  routing T_25_23.tnl_op_1 <X> T_25_23.lc_trk_g3_1
 (22 13)  (1328 381)  (1328 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 381)  (1329 381)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g3_2
 (24 13)  (1330 381)  (1330 381)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g3_2
 (25 13)  (1331 381)  (1331 381)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g3_2
 (26 13)  (1332 381)  (1332 381)  routing T_25_23.lc_trk_g0_6 <X> T_25_23.input0_6
 (29 13)  (1335 381)  (1335 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (8 14)  (1314 382)  (1314 382)  routing T_25_23.sp4_v_t_47 <X> T_25_23.sp4_h_l_47
 (9 14)  (1315 382)  (1315 382)  routing T_25_23.sp4_v_t_47 <X> T_25_23.sp4_h_l_47
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 382)  (1332 382)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_7
 (27 14)  (1333 382)  (1333 382)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/WDATA_8
 (29 14)  (1335 382)  (1335 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_5 wire_bram/ram/WDATA_8
 (30 14)  (1336 382)  (1336 382)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/WDATA_8
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (5 15)  (1311 383)  (1311 383)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_t_44
 (15 15)  (1321 383)  (1321 383)  routing T_25_23.sp4_v_b_44 <X> T_25_23.lc_trk_g3_4
 (16 15)  (1322 383)  (1322 383)  routing T_25_23.sp4_v_b_44 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (18 15)  (1324 383)  (1324 383)  routing T_25_23.sp4_r_v_b_45 <X> T_25_23.lc_trk_g3_5
 (26 15)  (1332 383)  (1332 383)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_7
 (27 15)  (1333 383)  (1333 383)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_7
 (29 15)  (1335 383)  (1335 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (8 6)  (1356 374)  (1356 374)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_l_41
 (9 6)  (1357 374)  (1357 374)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_l_41
 (10 6)  (1358 374)  (1358 374)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_l_41
 (17 6)  (1365 374)  (1365 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1375 374)  (1375 374)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1376 374)  (1376 374)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 374)  (1377 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 374)  (1378 374)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 374)  (1379 374)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 374)  (1380 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 374)  (1382 374)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 374)  (1384 374)  LC_3 Logic Functioning bit
 (38 6)  (1386 374)  (1386 374)  LC_3 Logic Functioning bit
 (46 6)  (1394 374)  (1394 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (1366 375)  (1366 375)  routing T_26_23.sp4_r_v_b_29 <X> T_26_23.lc_trk_g1_5
 (30 7)  (1378 375)  (1378 375)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (1384 375)  (1384 375)  LC_3 Logic Functioning bit
 (38 7)  (1386 375)  (1386 375)  LC_3 Logic Functioning bit
 (11 10)  (1359 378)  (1359 378)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_v_t_45
 (13 10)  (1361 378)  (1361 378)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_v_t_45
 (10 11)  (1358 379)  (1358 379)  routing T_26_23.sp4_h_l_39 <X> T_26_23.sp4_v_t_42
 (3 12)  (1351 380)  (1351 380)  routing T_26_23.sp12_v_b_1 <X> T_26_23.sp12_h_r_1
 (3 13)  (1351 381)  (1351 381)  routing T_26_23.sp12_v_b_1 <X> T_26_23.sp12_h_r_1
 (22 14)  (1370 382)  (1370 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1371 382)  (1371 382)  routing T_26_23.sp4_v_b_47 <X> T_26_23.lc_trk_g3_7
 (24 14)  (1372 382)  (1372 382)  routing T_26_23.sp4_v_b_47 <X> T_26_23.lc_trk_g3_7


LogicTile_27_23

 (8 14)  (1410 382)  (1410 382)  routing T_27_23.sp4_v_t_41 <X> T_27_23.sp4_h_l_47
 (9 14)  (1411 382)  (1411 382)  routing T_27_23.sp4_v_t_41 <X> T_27_23.sp4_h_l_47
 (10 14)  (1412 382)  (1412 382)  routing T_27_23.sp4_v_t_41 <X> T_27_23.sp4_h_l_47


LogicTile_28_23

 (3 3)  (1459 371)  (1459 371)  routing T_28_23.sp12_v_b_0 <X> T_28_23.sp12_h_l_23


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23
 (11 7)  (1521 375)  (1521 375)  routing T_29_23.sp4_h_r_9 <X> T_29_23.sp4_h_l_40
 (13 7)  (1523 375)  (1523 375)  routing T_29_23.sp4_h_r_9 <X> T_29_23.sp4_h_l_40


LogicTile_32_23

 (3 3)  (1675 371)  (1675 371)  routing T_32_23.sp12_v_b_0 <X> T_32_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (6 4)  (1732 372)  (1732 372)  routing T_33_23.span12_horz_13 <X> T_33_23.lc_trk_g0_5
 (7 4)  (1733 372)  (1733 372)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 378)  (1731 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (7 10)  (1733 378)  (1733 378)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 378)  (1734 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_5 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (0 11)  (1726 379)  (1726 379)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (4 14)  (13 366)  (13 366)  routing T_0_22.span4_horz_14 <X> T_0_22.lc_trk_g1_6
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit
 (4 15)  (13 367)  (13 367)  routing T_0_22.span4_horz_14 <X> T_0_22.lc_trk_g1_6
 (6 15)  (11 367)  (11 367)  routing T_0_22.span4_horz_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_14 lc_trk_g1_6


LogicTile_3_22

 (4 7)  (130 359)  (130 359)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_h_l_38


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 354)  (410 354)  routing T_8_22.sp4_v_b_4 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_v_b_4 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (22 4)  (418 356)  (418 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 356)  (419 356)  routing T_8_22.sp4_v_b_19 <X> T_8_22.lc_trk_g1_3
 (24 4)  (420 356)  (420 356)  routing T_8_22.sp4_v_b_19 <X> T_8_22.lc_trk_g1_3
 (28 4)  (424 356)  (424 356)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_bram/ram/WDATA_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (40 5)  (436 357)  (436 357)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (9 7)  (405 359)  (405 359)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_v_t_41
 (16 8)  (412 360)  (412 360)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (414 360)  (414 360)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (21 8)  (417 360)  (417 360)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g2_3
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 360)  (419 360)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g2_3
 (24 8)  (420 360)  (420 360)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g2_3
 (18 9)  (414 361)  (414 361)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (11 10)  (407 362)  (407 362)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_v_t_45
 (13 10)  (409 362)  (409 362)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_v_t_45
 (28 12)  (424 364)  (424 364)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (41 12)  (437 364)  (437 364)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (30 13)  (426 365)  (426 365)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_1
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WE


LogicTile_9_22

 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 352)  (456 352)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g0_1
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (44 0)  (482 352)  (482 352)  LC_0 Logic Functioning bit
 (45 0)  (483 352)  (483 352)  LC_0 Logic Functioning bit
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (49 1)  (487 353)  (487 353)  Carry_In_Mux bit 

 (53 1)  (491 353)  (491 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 354)  (468 354)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (45 2)  (483 354)  (483 354)  LC_1 Logic Functioning bit
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 355)  (468 355)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (42 3)  (480 355)  (480 355)  LC_1 Logic Functioning bit
 (51 3)  (489 355)  (489 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 358)  (461 358)  routing T_9_22.sp4_v_b_23 <X> T_9_22.lc_trk_g1_7
 (24 6)  (462 358)  (462 358)  routing T_9_22.sp4_v_b_23 <X> T_9_22.lc_trk_g1_7
 (14 12)  (452 364)  (452 364)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g3_0
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (438 366)  (438 366)  routing T_9_22.glb_netwk_4 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 366)  (439 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_10_22

 (13 15)  (505 367)  (505 367)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_l_46


LogicTile_11_22

 (4 6)  (550 358)  (550 358)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38
 (19 6)  (565 358)  (565 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (5 7)  (551 359)  (551 359)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38


LogicTile_12_22

 (12 1)  (612 353)  (612 353)  routing T_12_22.sp4_h_r_2 <X> T_12_22.sp4_v_b_2
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (47 2)  (647 354)  (647 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (41 3)  (641 355)  (641 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (16 6)  (616 358)  (616 358)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g1_5
 (18 7)  (618 359)  (618 359)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g1_5
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g3_1
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 367)  (600 367)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 367)  (601 367)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (19 15)  (619 367)  (619 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_22

 (3 0)  (657 352)  (657 352)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (3 1)  (657 353)  (657 353)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (19 14)  (673 366)  (673 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_22

 (3 0)  (765 352)  (765 352)  routing T_15_22.sp12_h_r_0 <X> T_15_22.sp12_v_b_0
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g0_3
 (3 1)  (765 353)  (765 353)  routing T_15_22.sp12_h_r_0 <X> T_15_22.sp12_v_b_0
 (21 1)  (783 353)  (783 353)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g0_3
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 354)  (776 354)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (783 356)  (783 356)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 356)  (785 356)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g1_3
 (21 5)  (783 357)  (783 357)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g1_3
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (47 8)  (809 360)  (809 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (25 9)  (787 361)  (787 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 361)  (796 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.input_2_4
 (35 9)  (797 361)  (797 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.input_2_4
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (44 9)  (806 361)  (806 361)  LC_4 Logic Functioning bit
 (52 9)  (814 361)  (814 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 366)  (783 366)  routing T_15_22.rgt_op_7 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.rgt_op_7 <X> T_15_22.lc_trk_g3_7
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (0 15)  (762 367)  (762 367)  routing T_15_22.glb_netwk_2 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit
 (46 15)  (808 367)  (808 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_22

 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (860 352)  (860 352)  LC_0 Logic Functioning bit
 (14 1)  (830 353)  (830 353)  routing T_16_22.top_op_0 <X> T_16_22.lc_trk_g0_0
 (15 1)  (831 353)  (831 353)  routing T_16_22.top_op_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (50 1)  (866 353)  (866 353)  Carry_In_Mux bit 

 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 354)  (851 354)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_1
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (44 2)  (860 354)  (860 354)  LC_1 Logic Functioning bit
 (14 3)  (830 355)  (830 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (15 3)  (831 355)  (831 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 355)  (849 355)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (46 3)  (862 355)  (862 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (44 4)  (860 356)  (860 356)  LC_2 Logic Functioning bit
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (15 6)  (831 358)  (831 358)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 358)  (851 358)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (44 6)  (860 358)  (860 358)  LC_3 Logic Functioning bit
 (18 7)  (834 359)  (834 359)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g1_5
 (21 7)  (837 359)  (837 359)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 359)  (849 359)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.input_2_4
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (44 8)  (860 360)  (860 360)  LC_4 Logic Functioning bit
 (53 8)  (869 360)  (869 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (13 9)  (829 361)  (829 361)  routing T_16_22.sp4_v_t_38 <X> T_16_22.sp4_h_r_8
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (39 9)  (855 361)  (855 361)  LC_4 Logic Functioning bit
 (14 10)  (830 362)  (830 362)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (16 10)  (832 362)  (832 362)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (21 10)  (837 362)  (837 362)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g2_7
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g2_7
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 362)  (851 362)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (44 10)  (860 362)  (860 362)  LC_5 Logic Functioning bit
 (15 11)  (831 363)  (831 363)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (834 363)  (834 363)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (34 11)  (850 363)  (850 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (15 12)  (831 364)  (831 364)  routing T_16_22.rgt_op_1 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.rgt_op_1 <X> T_16_22.lc_trk_g3_1
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 364)  (846 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_6
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (39 12)  (855 364)  (855 364)  LC_6 Logic Functioning bit
 (44 12)  (860 364)  (860 364)  LC_6 Logic Functioning bit
 (21 13)  (837 365)  (837 365)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 365)  (850 365)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (39 13)  (855 365)  (855 365)  LC_6 Logic Functioning bit
 (3 14)  (819 366)  (819 366)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_v_t_22
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 366)  (843 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 366)  (844 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (36 14)  (852 366)  (852 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (42 14)  (858 366)  (858 366)  LC_7 Logic Functioning bit
 (14 15)  (830 367)  (830 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 367)  (849 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (35 15)  (851 367)  (851 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (36 15)  (852 367)  (852 367)  LC_7 Logic Functioning bit
 (38 15)  (854 367)  (854 367)  LC_7 Logic Functioning bit
 (40 15)  (856 367)  (856 367)  LC_7 Logic Functioning bit
 (41 15)  (857 367)  (857 367)  LC_7 Logic Functioning bit
 (42 15)  (858 367)  (858 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (12 0)  (886 352)  (886 352)  routing T_17_22.sp4_v_b_2 <X> T_17_22.sp4_h_r_2
 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 352)  (892 352)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g0_1
 (21 0)  (895 352)  (895 352)  routing T_17_22.sp4_v_b_11 <X> T_17_22.lc_trk_g0_3
 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 352)  (897 352)  routing T_17_22.sp4_v_b_11 <X> T_17_22.lc_trk_g0_3
 (25 0)  (899 352)  (899 352)  routing T_17_22.sp4_v_b_2 <X> T_17_22.lc_trk_g0_2
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.input_2_0
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (11 1)  (885 353)  (885 353)  routing T_17_22.sp4_v_b_2 <X> T_17_22.sp4_h_r_2
 (15 1)  (889 353)  (889 353)  routing T_17_22.sp4_v_t_5 <X> T_17_22.lc_trk_g0_0
 (16 1)  (890 353)  (890 353)  routing T_17_22.sp4_v_t_5 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (895 353)  (895 353)  routing T_17_22.sp4_v_b_11 <X> T_17_22.lc_trk_g0_3
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_v_b_2 <X> T_17_22.lc_trk_g0_2
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 354)  (886 354)  routing T_17_22.sp4_v_b_2 <X> T_17_22.sp4_h_l_39
 (14 2)  (888 354)  (888 354)  routing T_17_22.sp12_h_l_3 <X> T_17_22.lc_trk_g0_4
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (50 2)  (924 354)  (924 354)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 355)  (888 355)  routing T_17_22.sp12_h_l_3 <X> T_17_22.lc_trk_g0_4
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp12_h_l_3 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (14 4)  (888 356)  (888 356)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g1_0
 (21 4)  (895 356)  (895 356)  routing T_17_22.wire_logic_cluster/lc_3/out <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (19 5)  (893 357)  (893 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (10 6)  (884 358)  (884 358)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_l_41
 (15 6)  (889 358)  (889 358)  routing T_17_22.lft_op_5 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 358)  (892 358)  routing T_17_22.lft_op_5 <X> T_17_22.lc_trk_g1_5
 (21 6)  (895 358)  (895 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 358)  (909 358)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_3
 (40 6)  (914 358)  (914 358)  LC_3 Logic Functioning bit
 (42 6)  (916 358)  (916 358)  LC_3 Logic Functioning bit
 (26 7)  (900 359)  (900 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 359)  (902 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (907 359)  (907 359)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_3
 (35 7)  (909 359)  (909 359)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_3
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.tnl_op_3 <X> T_17_22.lc_trk_g2_3
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (42 8)  (916 360)  (916 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (50 8)  (924 360)  (924 360)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (895 361)  (895 361)  routing T_17_22.tnl_op_3 <X> T_17_22.lc_trk_g2_3
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (899 362)  (899 362)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 362)  (904 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 362)  (914 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (21 11)  (895 363)  (895 363)  routing T_17_22.sp4_r_v_b_39 <X> T_17_22.lc_trk_g2_7
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (5 12)  (879 364)  (879 364)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_h_r_9
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (6 13)  (880 365)  (880 365)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_h_r_9
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (14 14)  (888 366)  (888 366)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g3_4
 (21 14)  (895 366)  (895 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_22

 (14 0)  (942 352)  (942 352)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g0_0
 (19 0)  (947 352)  (947 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (15 1)  (943 353)  (943 353)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 354)  (951 354)  routing T_18_22.sp4_v_b_23 <X> T_18_22.lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.sp4_v_b_23 <X> T_18_22.lc_trk_g0_7
 (15 3)  (943 355)  (943 355)  routing T_18_22.bot_op_4 <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 4)  (949 356)  (949 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_v_b_0 <X> T_18_22.sp12_v_t_23
 (9 6)  (937 358)  (937 358)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_h_l_41
 (16 6)  (944 358)  (944 358)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g1_5
 (21 6)  (949 358)  (949 358)  routing T_18_22.sp4_v_b_7 <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (951 358)  (951 358)  routing T_18_22.sp4_v_b_7 <X> T_18_22.lc_trk_g1_7
 (14 7)  (942 359)  (942 359)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g1_4
 (15 7)  (943 359)  (943 359)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (946 359)  (946 359)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g1_5
 (0 8)  (928 360)  (928 360)  routing T_18_22.glb_netwk_2 <X> T_18_22.glb2local_1
 (1 8)  (929 360)  (929 360)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (15 10)  (943 362)  (943 362)  routing T_18_22.rgt_op_5 <X> T_18_22.lc_trk_g2_5
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 362)  (946 362)  routing T_18_22.rgt_op_5 <X> T_18_22.lc_trk_g2_5
 (21 10)  (949 362)  (949 362)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g2_7
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (40 10)  (968 362)  (968 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (26 11)  (954 363)  (954 363)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (954 364)  (954 364)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 364)  (958 364)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 364)  (963 364)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_6
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (51 12)  (979 364)  (979 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 365)  (962 365)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_6
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (51 13)  (979 365)  (979 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (980 365)  (980 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (2 14)  (930 366)  (930 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (25 14)  (953 366)  (953 366)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (46 14)  (974 366)  (974 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 367)  (951 367)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/in_3


LogicTile_19_22

 (25 0)  (1007 352)  (1007 352)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g0_2
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 354)  (996 354)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (21 2)  (1003 354)  (1003 354)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g0_7
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 354)  (1015 354)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 354)  (1017 354)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_1
 (53 2)  (1035 354)  (1035 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (997 355)  (997 355)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (1010 355)  (1010 355)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 355)  (1014 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1017 355)  (1017 355)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_1
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (5 4)  (987 356)  (987 356)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_h_r_3
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 356)  (1016 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 356)  (1022 356)  LC_2 Logic Functioning bit
 (42 4)  (1024 356)  (1024 356)  LC_2 Logic Functioning bit
 (4 5)  (986 357)  (986 357)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_h_r_3
 (6 5)  (988 357)  (988 357)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_h_r_3
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g1_2
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 357)  (1010 357)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 357)  (1014 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 357)  (1015 357)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.input_2_2
 (34 5)  (1016 357)  (1016 357)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.input_2_2
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (15 6)  (997 358)  (997 358)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g1_5
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g1_5
 (25 6)  (1007 358)  (1007 358)  routing T_19_22.bnr_op_6 <X> T_19_22.lc_trk_g1_6
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 358)  (1015 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (43 6)  (1025 358)  (1025 358)  LC_3 Logic Functioning bit
 (50 6)  (1032 358)  (1032 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 359)  (1007 359)  routing T_19_22.bnr_op_6 <X> T_19_22.lc_trk_g1_6
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (15 8)  (997 360)  (997 360)  routing T_19_22.tnl_op_1 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (1000 361)  (1000 361)  routing T_19_22.tnl_op_1 <X> T_19_22.lc_trk_g2_1
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (996 362)  (996 362)  routing T_19_22.bnl_op_4 <X> T_19_22.lc_trk_g2_4
 (15 10)  (997 362)  (997 362)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g2_5
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 362)  (1006 362)  routing T_19_22.tnl_op_7 <X> T_19_22.lc_trk_g2_7
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 362)  (1010 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 362)  (1017 362)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_5
 (43 10)  (1025 362)  (1025 362)  LC_5 Logic Functioning bit
 (14 11)  (996 363)  (996 363)  routing T_19_22.bnl_op_4 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (1003 363)  (1003 363)  routing T_19_22.tnl_op_7 <X> T_19_22.lc_trk_g2_7
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 363)  (1006 363)  routing T_19_22.tnl_op_6 <X> T_19_22.lc_trk_g2_6
 (25 11)  (1007 363)  (1007 363)  routing T_19_22.tnl_op_6 <X> T_19_22.lc_trk_g2_6
 (28 11)  (1010 363)  (1010 363)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 363)  (1013 363)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 363)  (1014 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 363)  (1015 363)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_5
 (35 11)  (1017 363)  (1017 363)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_5
 (15 12)  (997 364)  (997 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (0 14)  (982 366)  (982 366)  routing T_19_22.glb_netwk_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 366)  (997 366)  routing T_19_22.tnl_op_5 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1006 366)  (1006 366)  routing T_19_22.tnl_op_7 <X> T_19_22.lc_trk_g3_7
 (26 14)  (1008 366)  (1008 366)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_7
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (43 14)  (1025 366)  (1025 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (3 15)  (985 367)  (985 367)  routing T_19_22.sp12_h_l_22 <X> T_19_22.sp12_v_t_22
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.tnl_op_5 <X> T_19_22.lc_trk_g3_5
 (21 15)  (1003 367)  (1003 367)  routing T_19_22.tnl_op_7 <X> T_19_22.lc_trk_g3_7
 (22 15)  (1004 367)  (1004 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 367)  (1006 367)  routing T_19_22.tnl_op_6 <X> T_19_22.lc_trk_g3_6
 (25 15)  (1007 367)  (1007 367)  routing T_19_22.tnl_op_6 <X> T_19_22.lc_trk_g3_6
 (26 15)  (1008 367)  (1008 367)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 367)  (1009 367)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 367)  (1017 367)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_7
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 356)  (1071 356)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.input_2_2
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (46 4)  (1082 356)  (1082 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 357)  (1070 357)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.input_2_2
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (47 5)  (1083 357)  (1083 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (1051 358)  (1051 358)  routing T_20_22.sp4_v_b_21 <X> T_20_22.lc_trk_g1_5
 (16 6)  (1052 358)  (1052 358)  routing T_20_22.sp4_v_b_21 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 359)  (1059 359)  routing T_20_22.sp4_v_b_22 <X> T_20_22.lc_trk_g1_6
 (24 7)  (1060 359)  (1060 359)  routing T_20_22.sp4_v_b_22 <X> T_20_22.lc_trk_g1_6
 (3 8)  (1039 360)  (1039 360)  routing T_20_22.sp12_h_r_1 <X> T_20_22.sp12_v_b_1
 (3 9)  (1039 361)  (1039 361)  routing T_20_22.sp12_h_r_1 <X> T_20_22.sp12_v_b_1
 (25 12)  (1061 364)  (1061 364)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g3_2
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1036 367)  (1036 367)  routing T_20_22.glb_netwk_2 <X> T_20_22.wire_logic_cluster/lc_7/s_r


LogicTile_21_22

 (14 0)  (1104 352)  (1104 352)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g0_0
 (21 0)  (1111 352)  (1111 352)  routing T_21_22.wire_logic_cluster/lc_3/out <X> T_21_22.lc_trk_g0_3
 (22 0)  (1112 352)  (1112 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 352)  (1123 352)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 352)  (1130 352)  LC_0 Logic Functioning bit
 (41 0)  (1131 352)  (1131 352)  LC_0 Logic Functioning bit
 (42 0)  (1132 352)  (1132 352)  LC_0 Logic Functioning bit
 (43 0)  (1133 352)  (1133 352)  LC_0 Logic Functioning bit
 (44 0)  (1134 352)  (1134 352)  LC_0 Logic Functioning bit
 (8 1)  (1098 353)  (1098 353)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_b_1
 (9 1)  (1099 353)  (1099 353)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_b_1
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 353)  (1112 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 353)  (1114 353)  routing T_21_22.top_op_2 <X> T_21_22.lc_trk_g0_2
 (25 1)  (1115 353)  (1115 353)  routing T_21_22.top_op_2 <X> T_21_22.lc_trk_g0_2
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1130 353)  (1130 353)  LC_0 Logic Functioning bit
 (41 1)  (1131 353)  (1131 353)  LC_0 Logic Functioning bit
 (42 1)  (1132 353)  (1132 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (50 1)  (1140 353)  (1140 353)  Carry_In_Mux bit 

 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 354)  (1104 354)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g0_4
 (26 2)  (1116 354)  (1116 354)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 354)  (1117 354)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 354)  (1126 354)  LC_1 Logic Functioning bit
 (38 2)  (1128 354)  (1128 354)  LC_1 Logic Functioning bit
 (39 2)  (1129 354)  (1129 354)  LC_1 Logic Functioning bit
 (41 2)  (1131 354)  (1131 354)  LC_1 Logic Functioning bit
 (42 2)  (1132 354)  (1132 354)  LC_1 Logic Functioning bit
 (43 2)  (1133 354)  (1133 354)  LC_1 Logic Functioning bit
 (44 2)  (1134 354)  (1134 354)  LC_1 Logic Functioning bit
 (51 2)  (1141 354)  (1141 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1142 354)  (1142 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (1143 354)  (1143 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1116 355)  (1116 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 355)  (1117 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 355)  (1118 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 355)  (1122 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1125 355)  (1125 355)  routing T_21_22.lc_trk_g0_3 <X> T_21_22.input_2_1
 (36 3)  (1126 355)  (1126 355)  LC_1 Logic Functioning bit
 (41 3)  (1131 355)  (1131 355)  LC_1 Logic Functioning bit
 (15 4)  (1105 356)  (1105 356)  routing T_21_22.top_op_1 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (37 4)  (1127 356)  (1127 356)  LC_2 Logic Functioning bit
 (40 4)  (1130 356)  (1130 356)  LC_2 Logic Functioning bit
 (43 4)  (1133 356)  (1133 356)  LC_2 Logic Functioning bit
 (52 4)  (1142 356)  (1142 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1143 356)  (1143 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (1108 357)  (1108 357)  routing T_21_22.top_op_1 <X> T_21_22.lc_trk_g1_1
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 357)  (1125 357)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.input_2_2
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (39 5)  (1129 357)  (1129 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (43 5)  (1133 357)  (1133 357)  LC_2 Logic Functioning bit
 (6 6)  (1096 358)  (1096 358)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_v_t_38
 (31 6)  (1121 358)  (1121 358)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 358)  (1130 358)  LC_3 Logic Functioning bit
 (41 6)  (1131 358)  (1131 358)  LC_3 Logic Functioning bit
 (42 6)  (1132 358)  (1132 358)  LC_3 Logic Functioning bit
 (43 6)  (1133 358)  (1133 358)  LC_3 Logic Functioning bit
 (14 7)  (1104 359)  (1104 359)  routing T_21_22.sp4_h_r_4 <X> T_21_22.lc_trk_g1_4
 (15 7)  (1105 359)  (1105 359)  routing T_21_22.sp4_h_r_4 <X> T_21_22.lc_trk_g1_4
 (16 7)  (1106 359)  (1106 359)  routing T_21_22.sp4_h_r_4 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (40 7)  (1130 359)  (1130 359)  LC_3 Logic Functioning bit
 (41 7)  (1131 359)  (1131 359)  LC_3 Logic Functioning bit
 (42 7)  (1132 359)  (1132 359)  LC_3 Logic Functioning bit
 (43 7)  (1133 359)  (1133 359)  LC_3 Logic Functioning bit
 (15 8)  (1105 360)  (1105 360)  routing T_21_22.sp4_h_r_33 <X> T_21_22.lc_trk_g2_1
 (16 8)  (1106 360)  (1106 360)  routing T_21_22.sp4_h_r_33 <X> T_21_22.lc_trk_g2_1
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 360)  (1108 360)  routing T_21_22.sp4_h_r_33 <X> T_21_22.lc_trk_g2_1
 (25 8)  (1115 360)  (1115 360)  routing T_21_22.rgt_op_2 <X> T_21_22.lc_trk_g2_2
 (31 8)  (1121 360)  (1121 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (37 8)  (1127 360)  (1127 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 361)  (1114 361)  routing T_21_22.rgt_op_2 <X> T_21_22.lc_trk_g2_2
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (38 9)  (1128 361)  (1128 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1113 362)  (1113 362)  routing T_21_22.sp4_h_r_31 <X> T_21_22.lc_trk_g2_7
 (24 10)  (1114 362)  (1114 362)  routing T_21_22.sp4_h_r_31 <X> T_21_22.lc_trk_g2_7
 (10 11)  (1100 363)  (1100 363)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_v_t_42
 (21 11)  (1111 363)  (1111 363)  routing T_21_22.sp4_h_r_31 <X> T_21_22.lc_trk_g2_7
 (8 12)  (1098 364)  (1098 364)  routing T_21_22.sp4_v_b_10 <X> T_21_22.sp4_h_r_10
 (9 12)  (1099 364)  (1099 364)  routing T_21_22.sp4_v_b_10 <X> T_21_22.sp4_h_r_10
 (5 13)  (1095 365)  (1095 365)  routing T_21_22.sp4_h_r_9 <X> T_21_22.sp4_v_b_9
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6


LogicTile_22_22

 (21 0)  (1165 352)  (1165 352)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g0_3
 (22 0)  (1166 352)  (1166 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1167 352)  (1167 352)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g0_3
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (1179 352)  (1179 352)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.input_2_0
 (44 0)  (1188 352)  (1188 352)  LC_0 Logic Functioning bit
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g0_3 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1177 353)  (1177 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.input_2_0
 (34 1)  (1178 353)  (1178 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.input_2_0
 (35 1)  (1179 353)  (1179 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.input_2_0
 (49 1)  (1193 353)  (1193 353)  Carry_In_Mux bit 

 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1163 354)  (1163 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (1165 354)  (1165 354)  routing T_22_22.sp4_h_l_2 <X> T_22_22.lc_trk_g0_7
 (22 2)  (1166 354)  (1166 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1167 354)  (1167 354)  routing T_22_22.sp4_h_l_2 <X> T_22_22.lc_trk_g0_7
 (24 2)  (1168 354)  (1168 354)  routing T_22_22.sp4_h_l_2 <X> T_22_22.lc_trk_g0_7
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (38 2)  (1182 354)  (1182 354)  LC_1 Logic Functioning bit
 (39 2)  (1183 354)  (1183 354)  LC_1 Logic Functioning bit
 (3 3)  (1147 355)  (1147 355)  routing T_22_22.sp12_v_b_0 <X> T_22_22.sp12_h_l_23
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (38 3)  (1182 355)  (1182 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (51 3)  (1195 355)  (1195 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (31 4)  (1175 356)  (1175 356)  routing T_22_22.lc_trk_g0_7 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (37 4)  (1181 356)  (1181 356)  LC_2 Logic Functioning bit
 (38 4)  (1182 356)  (1182 356)  LC_2 Logic Functioning bit
 (39 4)  (1183 356)  (1183 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (31 5)  (1175 357)  (1175 357)  routing T_22_22.lc_trk_g0_7 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (38 5)  (1182 357)  (1182 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (3 6)  (1147 358)  (1147 358)  routing T_22_22.sp12_h_r_0 <X> T_22_22.sp12_v_t_23
 (3 7)  (1147 359)  (1147 359)  routing T_22_22.sp12_h_r_0 <X> T_22_22.sp12_v_t_23
 (19 7)  (1163 359)  (1163 359)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (3 10)  (1147 362)  (1147 362)  routing T_22_22.sp12_h_r_1 <X> T_22_22.sp12_h_l_22
 (3 11)  (1147 363)  (1147 363)  routing T_22_22.sp12_h_r_1 <X> T_22_22.sp12_h_l_22
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_23_22

 (15 0)  (1213 352)  (1213 352)  routing T_23_22.sp4_v_b_17 <X> T_23_22.lc_trk_g0_1
 (16 0)  (1214 352)  (1214 352)  routing T_23_22.sp4_v_b_17 <X> T_23_22.lc_trk_g0_1
 (17 0)  (1215 352)  (1215 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (1225 352)  (1225 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 352)  (1226 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 352)  (1228 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 352)  (1231 352)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 352)  (1232 352)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 352)  (1234 352)  LC_0 Logic Functioning bit
 (37 0)  (1235 352)  (1235 352)  LC_0 Logic Functioning bit
 (38 0)  (1236 352)  (1236 352)  LC_0 Logic Functioning bit
 (41 0)  (1239 352)  (1239 352)  LC_0 Logic Functioning bit
 (43 0)  (1241 352)  (1241 352)  LC_0 Logic Functioning bit
 (45 0)  (1243 352)  (1243 352)  LC_0 Logic Functioning bit
 (47 0)  (1245 352)  (1245 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1224 353)  (1224 353)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 353)  (1226 353)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 353)  (1227 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 353)  (1228 353)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 353)  (1229 353)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 353)  (1230 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 353)  (1231 353)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.input_2_0
 (34 1)  (1232 353)  (1232 353)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.input_2_0
 (36 1)  (1234 353)  (1234 353)  LC_0 Logic Functioning bit
 (41 1)  (1239 353)  (1239 353)  LC_0 Logic Functioning bit
 (43 1)  (1241 353)  (1241 353)  LC_0 Logic Functioning bit
 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 354)  (1209 354)  routing T_23_22.sp4_h_l_44 <X> T_23_22.sp4_v_t_39
 (28 2)  (1226 354)  (1226 354)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 354)  (1231 354)  routing T_23_22.lc_trk_g2_0 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 354)  (1234 354)  LC_1 Logic Functioning bit
 (37 2)  (1235 354)  (1235 354)  LC_1 Logic Functioning bit
 (38 2)  (1236 354)  (1236 354)  LC_1 Logic Functioning bit
 (39 2)  (1237 354)  (1237 354)  LC_1 Logic Functioning bit
 (45 2)  (1243 354)  (1243 354)  LC_1 Logic Functioning bit
 (52 2)  (1250 354)  (1250 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (1206 355)  (1206 355)  routing T_23_22.sp4_h_r_7 <X> T_23_22.sp4_v_t_36
 (9 3)  (1207 355)  (1207 355)  routing T_23_22.sp4_h_r_7 <X> T_23_22.sp4_v_t_36
 (10 3)  (1208 355)  (1208 355)  routing T_23_22.sp4_h_r_7 <X> T_23_22.sp4_v_t_36
 (26 3)  (1224 355)  (1224 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 355)  (1225 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 355)  (1226 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 355)  (1227 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 355)  (1228 355)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 355)  (1230 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1234 355)  (1234 355)  LC_1 Logic Functioning bit
 (37 3)  (1235 355)  (1235 355)  LC_1 Logic Functioning bit
 (38 3)  (1236 355)  (1236 355)  LC_1 Logic Functioning bit
 (42 3)  (1240 355)  (1240 355)  LC_1 Logic Functioning bit
 (27 4)  (1225 356)  (1225 356)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 356)  (1226 356)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 356)  (1227 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 356)  (1229 356)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 356)  (1231 356)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 356)  (1232 356)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 356)  (1233 356)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.input_2_2
 (36 4)  (1234 356)  (1234 356)  LC_2 Logic Functioning bit
 (37 4)  (1235 356)  (1235 356)  LC_2 Logic Functioning bit
 (42 4)  (1240 356)  (1240 356)  LC_2 Logic Functioning bit
 (43 4)  (1241 356)  (1241 356)  LC_2 Logic Functioning bit
 (45 4)  (1243 356)  (1243 356)  LC_2 Logic Functioning bit
 (6 5)  (1204 357)  (1204 357)  routing T_23_22.sp4_h_l_38 <X> T_23_22.sp4_h_r_3
 (26 5)  (1224 357)  (1224 357)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 357)  (1226 357)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 357)  (1227 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 357)  (1228 357)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 357)  (1230 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1232 357)  (1232 357)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.input_2_2
 (35 5)  (1233 357)  (1233 357)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.input_2_2
 (36 5)  (1234 357)  (1234 357)  LC_2 Logic Functioning bit
 (37 5)  (1235 357)  (1235 357)  LC_2 Logic Functioning bit
 (38 5)  (1236 357)  (1236 357)  LC_2 Logic Functioning bit
 (42 5)  (1240 357)  (1240 357)  LC_2 Logic Functioning bit
 (51 5)  (1249 357)  (1249 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (1219 358)  (1219 358)  routing T_23_22.sp4_h_l_10 <X> T_23_22.lc_trk_g1_7
 (22 6)  (1220 358)  (1220 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1221 358)  (1221 358)  routing T_23_22.sp4_h_l_10 <X> T_23_22.lc_trk_g1_7
 (24 6)  (1222 358)  (1222 358)  routing T_23_22.sp4_h_l_10 <X> T_23_22.lc_trk_g1_7
 (21 7)  (1219 359)  (1219 359)  routing T_23_22.sp4_h_l_10 <X> T_23_22.lc_trk_g1_7
 (14 8)  (1212 360)  (1212 360)  routing T_23_22.rgt_op_0 <X> T_23_22.lc_trk_g2_0
 (25 8)  (1223 360)  (1223 360)  routing T_23_22.sp4_h_r_34 <X> T_23_22.lc_trk_g2_2
 (15 9)  (1213 361)  (1213 361)  routing T_23_22.rgt_op_0 <X> T_23_22.lc_trk_g2_0
 (17 9)  (1215 361)  (1215 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1220 361)  (1220 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1221 361)  (1221 361)  routing T_23_22.sp4_h_r_34 <X> T_23_22.lc_trk_g2_2
 (24 9)  (1222 361)  (1222 361)  routing T_23_22.sp4_h_r_34 <X> T_23_22.lc_trk_g2_2
 (8 10)  (1206 362)  (1206 362)  routing T_23_22.sp4_v_t_42 <X> T_23_22.sp4_h_l_42
 (9 10)  (1207 362)  (1207 362)  routing T_23_22.sp4_v_t_42 <X> T_23_22.sp4_h_l_42
 (17 12)  (1215 364)  (1215 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (1220 365)  (1220 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 365)  (1221 365)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g3_2
 (24 13)  (1222 365)  (1222 365)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g3_2
 (1 14)  (1199 366)  (1199 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1223 366)  (1223 366)  routing T_23_22.rgt_op_6 <X> T_23_22.lc_trk_g3_6
 (0 15)  (1198 367)  (1198 367)  routing T_23_22.glb_netwk_2 <X> T_23_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (1215 367)  (1215 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1222 367)  (1222 367)  routing T_23_22.rgt_op_6 <X> T_23_22.lc_trk_g3_6


LogicTile_24_22

 (8 0)  (1260 352)  (1260 352)  routing T_24_22.sp4_v_b_1 <X> T_24_22.sp4_h_r_1
 (9 0)  (1261 352)  (1261 352)  routing T_24_22.sp4_v_b_1 <X> T_24_22.sp4_h_r_1
 (14 0)  (1266 352)  (1266 352)  routing T_24_22.lft_op_0 <X> T_24_22.lc_trk_g0_0
 (15 0)  (1267 352)  (1267 352)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g0_1
 (17 0)  (1269 352)  (1269 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 352)  (1270 352)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g0_1
 (25 0)  (1277 352)  (1277 352)  routing T_24_22.lft_op_2 <X> T_24_22.lc_trk_g0_2
 (29 0)  (1281 352)  (1281 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 352)  (1284 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 352)  (1288 352)  LC_0 Logic Functioning bit
 (37 0)  (1289 352)  (1289 352)  LC_0 Logic Functioning bit
 (38 0)  (1290 352)  (1290 352)  LC_0 Logic Functioning bit
 (39 0)  (1291 352)  (1291 352)  LC_0 Logic Functioning bit
 (44 0)  (1296 352)  (1296 352)  LC_0 Logic Functioning bit
 (4 1)  (1256 353)  (1256 353)  routing T_24_22.sp4_v_t_42 <X> T_24_22.sp4_h_r_0
 (13 1)  (1265 353)  (1265 353)  routing T_24_22.sp4_v_t_44 <X> T_24_22.sp4_h_r_2
 (15 1)  (1267 353)  (1267 353)  routing T_24_22.lft_op_0 <X> T_24_22.lc_trk_g0_0
 (17 1)  (1269 353)  (1269 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1274 353)  (1274 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 353)  (1276 353)  routing T_24_22.lft_op_2 <X> T_24_22.lc_trk_g0_2
 (40 1)  (1292 353)  (1292 353)  LC_0 Logic Functioning bit
 (41 1)  (1293 353)  (1293 353)  LC_0 Logic Functioning bit
 (42 1)  (1294 353)  (1294 353)  LC_0 Logic Functioning bit
 (43 1)  (1295 353)  (1295 353)  LC_0 Logic Functioning bit
 (49 1)  (1301 353)  (1301 353)  Carry_In_Mux bit 

 (29 2)  (1281 354)  (1281 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 354)  (1284 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 354)  (1288 354)  LC_1 Logic Functioning bit
 (37 2)  (1289 354)  (1289 354)  LC_1 Logic Functioning bit
 (38 2)  (1290 354)  (1290 354)  LC_1 Logic Functioning bit
 (39 2)  (1291 354)  (1291 354)  LC_1 Logic Functioning bit
 (44 2)  (1296 354)  (1296 354)  LC_1 Logic Functioning bit
 (22 3)  (1274 355)  (1274 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1275 355)  (1275 355)  routing T_24_22.sp12_h_r_14 <X> T_24_22.lc_trk_g0_6
 (30 3)  (1282 355)  (1282 355)  routing T_24_22.lc_trk_g0_2 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1292 355)  (1292 355)  LC_1 Logic Functioning bit
 (41 3)  (1293 355)  (1293 355)  LC_1 Logic Functioning bit
 (42 3)  (1294 355)  (1294 355)  LC_1 Logic Functioning bit
 (43 3)  (1295 355)  (1295 355)  LC_1 Logic Functioning bit
 (47 3)  (1299 355)  (1299 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (1254 356)  (1254 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1266 356)  (1266 356)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (27 4)  (1279 356)  (1279 356)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 356)  (1281 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 356)  (1282 356)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 356)  (1288 356)  LC_2 Logic Functioning bit
 (37 4)  (1289 356)  (1289 356)  LC_2 Logic Functioning bit
 (38 4)  (1290 356)  (1290 356)  LC_2 Logic Functioning bit
 (39 4)  (1291 356)  (1291 356)  LC_2 Logic Functioning bit
 (44 4)  (1296 356)  (1296 356)  LC_2 Logic Functioning bit
 (46 4)  (1298 356)  (1298 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1266 357)  (1266 357)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (15 5)  (1267 357)  (1267 357)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (17 5)  (1269 357)  (1269 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (40 5)  (1292 357)  (1292 357)  LC_2 Logic Functioning bit
 (41 5)  (1293 357)  (1293 357)  LC_2 Logic Functioning bit
 (42 5)  (1294 357)  (1294 357)  LC_2 Logic Functioning bit
 (43 5)  (1295 357)  (1295 357)  LC_2 Logic Functioning bit
 (14 6)  (1266 358)  (1266 358)  routing T_24_22.sp12_h_l_3 <X> T_24_22.lc_trk_g1_4
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 358)  (1282 358)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (37 6)  (1289 358)  (1289 358)  LC_3 Logic Functioning bit
 (38 6)  (1290 358)  (1290 358)  LC_3 Logic Functioning bit
 (39 6)  (1291 358)  (1291 358)  LC_3 Logic Functioning bit
 (44 6)  (1296 358)  (1296 358)  LC_3 Logic Functioning bit
 (46 6)  (1298 358)  (1298 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1266 359)  (1266 359)  routing T_24_22.sp12_h_l_3 <X> T_24_22.lc_trk_g1_4
 (15 7)  (1267 359)  (1267 359)  routing T_24_22.sp12_h_l_3 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (1274 359)  (1274 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1275 359)  (1275 359)  routing T_24_22.sp4_h_r_6 <X> T_24_22.lc_trk_g1_6
 (24 7)  (1276 359)  (1276 359)  routing T_24_22.sp4_h_r_6 <X> T_24_22.lc_trk_g1_6
 (25 7)  (1277 359)  (1277 359)  routing T_24_22.sp4_h_r_6 <X> T_24_22.lc_trk_g1_6
 (30 7)  (1282 359)  (1282 359)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (1292 359)  (1292 359)  LC_3 Logic Functioning bit
 (41 7)  (1293 359)  (1293 359)  LC_3 Logic Functioning bit
 (42 7)  (1294 359)  (1294 359)  LC_3 Logic Functioning bit
 (43 7)  (1295 359)  (1295 359)  LC_3 Logic Functioning bit
 (17 8)  (1269 360)  (1269 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (1279 360)  (1279 360)  routing T_24_22.lc_trk_g1_0 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (37 8)  (1289 360)  (1289 360)  LC_4 Logic Functioning bit
 (38 8)  (1290 360)  (1290 360)  LC_4 Logic Functioning bit
 (39 8)  (1291 360)  (1291 360)  LC_4 Logic Functioning bit
 (44 8)  (1296 360)  (1296 360)  LC_4 Logic Functioning bit
 (40 9)  (1292 361)  (1292 361)  LC_4 Logic Functioning bit
 (41 9)  (1293 361)  (1293 361)  LC_4 Logic Functioning bit
 (42 9)  (1294 361)  (1294 361)  LC_4 Logic Functioning bit
 (43 9)  (1295 361)  (1295 361)  LC_4 Logic Functioning bit
 (46 9)  (1298 361)  (1298 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (32 10)  (1284 362)  (1284 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 362)  (1287 362)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.input_2_5
 (36 10)  (1288 362)  (1288 362)  LC_5 Logic Functioning bit
 (39 10)  (1291 362)  (1291 362)  LC_5 Logic Functioning bit
 (41 10)  (1293 362)  (1293 362)  LC_5 Logic Functioning bit
 (42 10)  (1294 362)  (1294 362)  LC_5 Logic Functioning bit
 (44 10)  (1296 362)  (1296 362)  LC_5 Logic Functioning bit
 (32 11)  (1284 363)  (1284 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1286 363)  (1286 363)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.input_2_5
 (35 11)  (1287 363)  (1287 363)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.input_2_5
 (37 11)  (1289 363)  (1289 363)  LC_5 Logic Functioning bit
 (38 11)  (1290 363)  (1290 363)  LC_5 Logic Functioning bit
 (40 11)  (1292 363)  (1292 363)  LC_5 Logic Functioning bit
 (43 11)  (1295 363)  (1295 363)  LC_5 Logic Functioning bit
 (46 11)  (1298 363)  (1298 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (1257 364)  (1257 364)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_r_9
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 364)  (1288 364)  LC_6 Logic Functioning bit
 (39 12)  (1291 364)  (1291 364)  LC_6 Logic Functioning bit
 (41 12)  (1293 364)  (1293 364)  LC_6 Logic Functioning bit
 (42 12)  (1294 364)  (1294 364)  LC_6 Logic Functioning bit
 (44 12)  (1296 364)  (1296 364)  LC_6 Logic Functioning bit
 (4 13)  (1256 365)  (1256 365)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_r_9
 (6 13)  (1258 365)  (1258 365)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_r_9
 (13 13)  (1265 365)  (1265 365)  routing T_24_22.sp4_v_t_43 <X> T_24_22.sp4_h_r_11
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (1289 365)  (1289 365)  LC_6 Logic Functioning bit
 (38 13)  (1290 365)  (1290 365)  LC_6 Logic Functioning bit
 (40 13)  (1292 365)  (1292 365)  LC_6 Logic Functioning bit
 (43 13)  (1295 365)  (1295 365)  LC_6 Logic Functioning bit
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 366)  (1289 366)  LC_7 Logic Functioning bit
 (39 14)  (1291 366)  (1291 366)  LC_7 Logic Functioning bit
 (41 14)  (1293 366)  (1293 366)  LC_7 Logic Functioning bit
 (43 14)  (1295 366)  (1295 366)  LC_7 Logic Functioning bit
 (28 15)  (1280 367)  (1280 367)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 367)  (1281 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 367)  (1288 367)  LC_7 Logic Functioning bit
 (38 15)  (1290 367)  (1290 367)  LC_7 Logic Functioning bit
 (40 15)  (1292 367)  (1292 367)  LC_7 Logic Functioning bit
 (42 15)  (1294 367)  (1294 367)  LC_7 Logic Functioning bit
 (48 15)  (1300 367)  (1300 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_22

 (27 0)  (1333 352)  (1333 352)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_7
 (28 0)  (1334 352)  (1334 352)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_7
 (29 0)  (1335 352)  (1335 352)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_7
 (30 0)  (1336 352)  (1336 352)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_7
 (38 1)  (1344 353)  (1344 353)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 354)  (1309 354)  routing T_25_22.sp12_h_r_0 <X> T_25_22.sp12_h_l_23
 (12 2)  (1318 354)  (1318 354)  routing T_25_22.sp4_v_t_39 <X> T_25_22.sp4_h_l_39
 (15 2)  (1321 354)  (1321 354)  routing T_25_22.sp4_h_r_5 <X> T_25_22.lc_trk_g0_5
 (16 2)  (1322 354)  (1322 354)  routing T_25_22.sp4_h_r_5 <X> T_25_22.lc_trk_g0_5
 (17 2)  (1323 354)  (1323 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (1327 354)  (1327 354)  routing T_25_22.sp4_h_l_2 <X> T_25_22.lc_trk_g0_7
 (22 2)  (1328 354)  (1328 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1329 354)  (1329 354)  routing T_25_22.sp4_h_l_2 <X> T_25_22.lc_trk_g0_7
 (24 2)  (1330 354)  (1330 354)  routing T_25_22.sp4_h_l_2 <X> T_25_22.lc_trk_g0_7
 (25 2)  (1331 354)  (1331 354)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (28 2)  (1334 354)  (1334 354)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WDATA_6
 (29 2)  (1335 354)  (1335 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_6
 (37 2)  (1343 354)  (1343 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (3 3)  (1309 355)  (1309 355)  routing T_25_22.sp12_h_r_0 <X> T_25_22.sp12_h_l_23
 (8 3)  (1314 355)  (1314 355)  routing T_25_22.sp4_v_b_10 <X> T_25_22.sp4_v_t_36
 (10 3)  (1316 355)  (1316 355)  routing T_25_22.sp4_v_b_10 <X> T_25_22.sp4_v_t_36
 (11 3)  (1317 355)  (1317 355)  routing T_25_22.sp4_v_t_39 <X> T_25_22.sp4_h_l_39
 (18 3)  (1324 355)  (1324 355)  routing T_25_22.sp4_h_r_5 <X> T_25_22.lc_trk_g0_5
 (22 3)  (1328 355)  (1328 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 355)  (1329 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (24 3)  (1330 355)  (1330 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (25 3)  (1331 355)  (1331 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (30 3)  (1336 355)  (1336 355)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WDATA_6
 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (29 4)  (1335 356)  (1335 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 356)  (1336 356)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_5
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (13 5)  (1319 357)  (1319 357)  routing T_25_22.sp4_v_t_37 <X> T_25_22.sp4_h_r_5
 (30 5)  (1336 357)  (1336 357)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_5
 (38 5)  (1344 357)  (1344 357)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (8 6)  (1314 358)  (1314 358)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_h_l_41
 (9 6)  (1315 358)  (1315 358)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_h_l_41
 (15 6)  (1321 358)  (1321 358)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g1_5
 (16 6)  (1322 358)  (1322 358)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g1_5
 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 358)  (1324 358)  routing T_25_22.sp4_h_r_13 <X> T_25_22.lc_trk_g1_5
 (27 6)  (1333 358)  (1333 358)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WDATA_4
 (29 6)  (1335 358)  (1335 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 358)  (1336 358)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WDATA_4
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 7)  (1321 359)  (1321 359)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g1_4
 (16 7)  (1322 359)  (1322 359)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g1_4
 (17 7)  (1323 359)  (1323 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (36 7)  (1342 359)  (1342 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_bram/ram/RDATA_4 sp4_h_r_6
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g1_4 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g1_4 <X> T_25_22.wire_bram/ram/WDATA_3
 (37 8)  (1343 360)  (1343 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (8 9)  (1314 361)  (1314 361)  routing T_25_22.sp4_h_r_7 <X> T_25_22.sp4_v_b_7
 (22 9)  (1328 361)  (1328 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 361)  (1329 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (24 9)  (1330 361)  (1330 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (29 10)  (1335 362)  (1335 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_2
 (30 10)  (1336 362)  (1336 362)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.wire_bram/ram/WDATA_2
 (22 11)  (1328 363)  (1328 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 363)  (1329 363)  routing T_25_22.sp4_v_b_46 <X> T_25_22.lc_trk_g2_6
 (24 11)  (1330 363)  (1330 363)  routing T_25_22.sp4_v_b_46 <X> T_25_22.lc_trk_g2_6
 (30 11)  (1336 363)  (1336 363)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.wire_bram/ram/WDATA_2
 (40 11)  (1346 363)  (1346 363)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_2 sp12_v_t_9
 (22 12)  (1328 364)  (1328 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 364)  (1329 364)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (24 12)  (1330 364)  (1330 364)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (29 12)  (1335 364)  (1335 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 364)  (1336 364)  routing T_25_22.lc_trk_g0_5 <X> T_25_22.wire_bram/ram/WDATA_1
 (38 12)  (1344 364)  (1344 364)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (21 13)  (1327 365)  (1327 365)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 366)  (1311 366)  routing T_25_22.sp4_h_r_6 <X> T_25_22.sp4_h_l_44
 (15 14)  (1321 366)  (1321 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (16 14)  (1322 366)  (1322 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 366)  (1324 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (28 14)  (1334 366)  (1334 366)  routing T_25_22.lc_trk_g2_6 <X> T_25_22.wire_bram/ram/WDATA_0
 (29 14)  (1335 366)  (1335 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (1336 366)  (1336 366)  routing T_25_22.lc_trk_g2_6 <X> T_25_22.wire_bram/ram/WDATA_0
 (37 14)  (1343 366)  (1343 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (4 15)  (1310 367)  (1310 367)  routing T_25_22.sp4_h_r_6 <X> T_25_22.sp4_h_l_44
 (15 15)  (1321 367)  (1321 367)  routing T_25_22.sp4_v_t_33 <X> T_25_22.lc_trk_g3_4
 (16 15)  (1322 367)  (1322 367)  routing T_25_22.sp4_v_t_33 <X> T_25_22.lc_trk_g3_4
 (17 15)  (1323 367)  (1323 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1324 367)  (1324 367)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (30 15)  (1336 367)  (1336 367)  routing T_25_22.lc_trk_g2_6 <X> T_25_22.wire_bram/ram/WDATA_0


LogicTile_26_22

 (3 0)  (1351 352)  (1351 352)  routing T_26_22.sp12_h_r_0 <X> T_26_22.sp12_v_b_0
 (25 0)  (1373 352)  (1373 352)  routing T_26_22.wire_logic_cluster/lc_2/out <X> T_26_22.lc_trk_g0_2
 (26 0)  (1374 352)  (1374 352)  routing T_26_22.lc_trk_g2_4 <X> T_26_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 352)  (1375 352)  routing T_26_22.lc_trk_g1_0 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 352)  (1377 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 352)  (1379 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 352)  (1380 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 352)  (1381 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 352)  (1382 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1383 352)  (1383 352)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.input_2_0
 (36 0)  (1384 352)  (1384 352)  LC_0 Logic Functioning bit
 (37 0)  (1385 352)  (1385 352)  LC_0 Logic Functioning bit
 (38 0)  (1386 352)  (1386 352)  LC_0 Logic Functioning bit
 (41 0)  (1389 352)  (1389 352)  LC_0 Logic Functioning bit
 (43 0)  (1391 352)  (1391 352)  LC_0 Logic Functioning bit
 (45 0)  (1393 352)  (1393 352)  LC_0 Logic Functioning bit
 (47 0)  (1395 352)  (1395 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1351 353)  (1351 353)  routing T_26_22.sp12_h_r_0 <X> T_26_22.sp12_v_b_0
 (15 1)  (1363 353)  (1363 353)  routing T_26_22.sp4_v_t_5 <X> T_26_22.lc_trk_g0_0
 (16 1)  (1364 353)  (1364 353)  routing T_26_22.sp4_v_t_5 <X> T_26_22.lc_trk_g0_0
 (17 1)  (1365 353)  (1365 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1370 353)  (1370 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (1376 353)  (1376 353)  routing T_26_22.lc_trk_g2_4 <X> T_26_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 353)  (1377 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1380 353)  (1380 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1381 353)  (1381 353)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.input_2_0
 (34 1)  (1382 353)  (1382 353)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.input_2_0
 (35 1)  (1383 353)  (1383 353)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.input_2_0
 (37 1)  (1385 353)  (1385 353)  LC_0 Logic Functioning bit
 (40 1)  (1388 353)  (1388 353)  LC_0 Logic Functioning bit
 (42 1)  (1390 353)  (1390 353)  LC_0 Logic Functioning bit
 (0 2)  (1348 354)  (1348 354)  routing T_26_22.glb_netwk_6 <X> T_26_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 354)  (1349 354)  routing T_26_22.glb_netwk_6 <X> T_26_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 354)  (1350 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1362 354)  (1362 354)  routing T_26_22.wire_logic_cluster/lc_4/out <X> T_26_22.lc_trk_g0_4
 (21 2)  (1369 354)  (1369 354)  routing T_26_22.sp4_h_l_2 <X> T_26_22.lc_trk_g0_7
 (22 2)  (1370 354)  (1370 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1371 354)  (1371 354)  routing T_26_22.sp4_h_l_2 <X> T_26_22.lc_trk_g0_7
 (24 2)  (1372 354)  (1372 354)  routing T_26_22.sp4_h_l_2 <X> T_26_22.lc_trk_g0_7
 (26 2)  (1374 354)  (1374 354)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1375 354)  (1375 354)  routing T_26_22.lc_trk_g1_1 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 354)  (1377 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 354)  (1380 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 354)  (1381 354)  routing T_26_22.lc_trk_g2_0 <X> T_26_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1385 354)  (1385 354)  LC_1 Logic Functioning bit
 (39 2)  (1387 354)  (1387 354)  LC_1 Logic Functioning bit
 (43 2)  (1391 354)  (1391 354)  LC_1 Logic Functioning bit
 (45 2)  (1393 354)  (1393 354)  LC_1 Logic Functioning bit
 (46 2)  (1394 354)  (1394 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (1399 354)  (1399 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (1365 355)  (1365 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1375 355)  (1375 355)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 355)  (1376 355)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 355)  (1377 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1380 355)  (1380 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1382 355)  (1382 355)  routing T_26_22.lc_trk_g1_0 <X> T_26_22.input_2_1
 (37 3)  (1385 355)  (1385 355)  LC_1 Logic Functioning bit
 (41 3)  (1389 355)  (1389 355)  LC_1 Logic Functioning bit
 (43 3)  (1391 355)  (1391 355)  LC_1 Logic Functioning bit
 (17 4)  (1365 356)  (1365 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1366 356)  (1366 356)  routing T_26_22.wire_logic_cluster/lc_1/out <X> T_26_22.lc_trk_g1_1
 (21 4)  (1369 356)  (1369 356)  routing T_26_22.wire_logic_cluster/lc_3/out <X> T_26_22.lc_trk_g1_3
 (22 4)  (1370 356)  (1370 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1376 356)  (1376 356)  routing T_26_22.lc_trk_g2_7 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 356)  (1377 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 356)  (1378 356)  routing T_26_22.lc_trk_g2_7 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 356)  (1379 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 356)  (1380 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 356)  (1381 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 356)  (1382 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (45 4)  (1393 356)  (1393 356)  LC_2 Logic Functioning bit
 (15 5)  (1363 357)  (1363 357)  routing T_26_22.sp4_v_t_5 <X> T_26_22.lc_trk_g1_0
 (16 5)  (1364 357)  (1364 357)  routing T_26_22.sp4_v_t_5 <X> T_26_22.lc_trk_g1_0
 (17 5)  (1365 357)  (1365 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1374 357)  (1374 357)  routing T_26_22.lc_trk_g0_2 <X> T_26_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 357)  (1377 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 357)  (1378 357)  routing T_26_22.lc_trk_g2_7 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 357)  (1380 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1384 357)  (1384 357)  LC_2 Logic Functioning bit
 (37 5)  (1385 357)  (1385 357)  LC_2 Logic Functioning bit
 (40 5)  (1388 357)  (1388 357)  LC_2 Logic Functioning bit
 (41 5)  (1389 357)  (1389 357)  LC_2 Logic Functioning bit
 (42 5)  (1390 357)  (1390 357)  LC_2 Logic Functioning bit
 (43 5)  (1391 357)  (1391 357)  LC_2 Logic Functioning bit
 (51 5)  (1399 357)  (1399 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (1374 358)  (1374 358)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1375 358)  (1375 358)  routing T_26_22.lc_trk_g1_3 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 358)  (1377 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 358)  (1380 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 358)  (1381 358)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 358)  (1382 358)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (1385 358)  (1385 358)  LC_3 Logic Functioning bit
 (39 6)  (1387 358)  (1387 358)  LC_3 Logic Functioning bit
 (43 6)  (1391 358)  (1391 358)  LC_3 Logic Functioning bit
 (45 6)  (1393 358)  (1393 358)  LC_3 Logic Functioning bit
 (27 7)  (1375 359)  (1375 359)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 359)  (1376 359)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 359)  (1377 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1378 359)  (1378 359)  routing T_26_22.lc_trk_g1_3 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (1380 359)  (1380 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1382 359)  (1382 359)  routing T_26_22.lc_trk_g1_0 <X> T_26_22.input_2_3
 (37 7)  (1385 359)  (1385 359)  LC_3 Logic Functioning bit
 (41 7)  (1389 359)  (1389 359)  LC_3 Logic Functioning bit
 (43 7)  (1391 359)  (1391 359)  LC_3 Logic Functioning bit
 (51 7)  (1399 359)  (1399 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1363 360)  (1363 360)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g2_1
 (16 8)  (1364 360)  (1364 360)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g2_1
 (17 8)  (1365 360)  (1365 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1366 360)  (1366 360)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g2_1
 (22 8)  (1370 360)  (1370 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1371 360)  (1371 360)  routing T_26_22.sp12_v_b_19 <X> T_26_22.lc_trk_g2_3
 (25 8)  (1373 360)  (1373 360)  routing T_26_22.sp4_h_r_34 <X> T_26_22.lc_trk_g2_2
 (26 8)  (1374 360)  (1374 360)  routing T_26_22.lc_trk_g0_4 <X> T_26_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1376 360)  (1376 360)  routing T_26_22.lc_trk_g2_1 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 360)  (1377 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1379 360)  (1379 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 360)  (1380 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 360)  (1381 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1382 360)  (1382 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (45 8)  (1393 360)  (1393 360)  LC_4 Logic Functioning bit
 (47 8)  (1395 360)  (1395 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (1363 361)  (1363 361)  routing T_26_22.sp4_v_t_29 <X> T_26_22.lc_trk_g2_0
 (16 9)  (1364 361)  (1364 361)  routing T_26_22.sp4_v_t_29 <X> T_26_22.lc_trk_g2_0
 (17 9)  (1365 361)  (1365 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1369 361)  (1369 361)  routing T_26_22.sp12_v_b_19 <X> T_26_22.lc_trk_g2_3
 (22 9)  (1370 361)  (1370 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1371 361)  (1371 361)  routing T_26_22.sp4_h_r_34 <X> T_26_22.lc_trk_g2_2
 (24 9)  (1372 361)  (1372 361)  routing T_26_22.sp4_h_r_34 <X> T_26_22.lc_trk_g2_2
 (29 9)  (1377 361)  (1377 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1380 361)  (1380 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1384 361)  (1384 361)  LC_4 Logic Functioning bit
 (37 9)  (1385 361)  (1385 361)  LC_4 Logic Functioning bit
 (40 9)  (1388 361)  (1388 361)  LC_4 Logic Functioning bit
 (41 9)  (1389 361)  (1389 361)  LC_4 Logic Functioning bit
 (42 9)  (1390 361)  (1390 361)  LC_4 Logic Functioning bit
 (43 9)  (1391 361)  (1391 361)  LC_4 Logic Functioning bit
 (53 9)  (1401 361)  (1401 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (1360 362)  (1360 362)  routing T_26_22.sp4_v_b_8 <X> T_26_22.sp4_h_l_45
 (13 10)  (1361 362)  (1361 362)  routing T_26_22.sp4_v_b_8 <X> T_26_22.sp4_v_t_45
 (14 10)  (1362 362)  (1362 362)  routing T_26_22.sp4_h_r_44 <X> T_26_22.lc_trk_g2_4
 (21 10)  (1369 362)  (1369 362)  routing T_26_22.sp4_v_t_26 <X> T_26_22.lc_trk_g2_7
 (22 10)  (1370 362)  (1370 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1371 362)  (1371 362)  routing T_26_22.sp4_v_t_26 <X> T_26_22.lc_trk_g2_7
 (25 10)  (1373 362)  (1373 362)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g2_6
 (26 10)  (1374 362)  (1374 362)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1377 362)  (1377 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 362)  (1379 362)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 362)  (1380 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 362)  (1381 362)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 362)  (1383 362)  routing T_26_22.lc_trk_g0_7 <X> T_26_22.input_2_5
 (36 10)  (1384 362)  (1384 362)  LC_5 Logic Functioning bit
 (37 10)  (1385 362)  (1385 362)  LC_5 Logic Functioning bit
 (38 10)  (1386 362)  (1386 362)  LC_5 Logic Functioning bit
 (39 10)  (1387 362)  (1387 362)  LC_5 Logic Functioning bit
 (45 10)  (1393 362)  (1393 362)  LC_5 Logic Functioning bit
 (48 10)  (1396 362)  (1396 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1399 362)  (1399 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1362 363)  (1362 363)  routing T_26_22.sp4_h_r_44 <X> T_26_22.lc_trk_g2_4
 (15 11)  (1363 363)  (1363 363)  routing T_26_22.sp4_h_r_44 <X> T_26_22.lc_trk_g2_4
 (16 11)  (1364 363)  (1364 363)  routing T_26_22.sp4_h_r_44 <X> T_26_22.lc_trk_g2_4
 (17 11)  (1365 363)  (1365 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1369 363)  (1369 363)  routing T_26_22.sp4_v_t_26 <X> T_26_22.lc_trk_g2_7
 (22 11)  (1370 363)  (1370 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1371 363)  (1371 363)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g2_6
 (24 11)  (1372 363)  (1372 363)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g2_6
 (25 11)  (1373 363)  (1373 363)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g2_6
 (27 11)  (1375 363)  (1375 363)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 363)  (1376 363)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 363)  (1377 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 363)  (1379 363)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 363)  (1380 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1383 363)  (1383 363)  routing T_26_22.lc_trk_g0_7 <X> T_26_22.input_2_5
 (36 11)  (1384 363)  (1384 363)  LC_5 Logic Functioning bit
 (37 11)  (1385 363)  (1385 363)  LC_5 Logic Functioning bit
 (38 11)  (1386 363)  (1386 363)  LC_5 Logic Functioning bit
 (42 11)  (1390 363)  (1390 363)  LC_5 Logic Functioning bit
 (14 12)  (1362 364)  (1362 364)  routing T_26_22.sp4_h_l_21 <X> T_26_22.lc_trk_g3_0
 (15 12)  (1363 364)  (1363 364)  routing T_26_22.sp4_h_r_25 <X> T_26_22.lc_trk_g3_1
 (16 12)  (1364 364)  (1364 364)  routing T_26_22.sp4_h_r_25 <X> T_26_22.lc_trk_g3_1
 (17 12)  (1365 364)  (1365 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1370 364)  (1370 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1371 364)  (1371 364)  routing T_26_22.sp12_v_b_11 <X> T_26_22.lc_trk_g3_3
 (27 12)  (1375 364)  (1375 364)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 364)  (1376 364)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 364)  (1377 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 364)  (1379 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 364)  (1380 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 364)  (1381 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 364)  (1382 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 364)  (1384 364)  LC_6 Logic Functioning bit
 (37 12)  (1385 364)  (1385 364)  LC_6 Logic Functioning bit
 (38 12)  (1386 364)  (1386 364)  LC_6 Logic Functioning bit
 (41 12)  (1389 364)  (1389 364)  LC_6 Logic Functioning bit
 (43 12)  (1391 364)  (1391 364)  LC_6 Logic Functioning bit
 (45 12)  (1393 364)  (1393 364)  LC_6 Logic Functioning bit
 (47 12)  (1395 364)  (1395 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (1363 365)  (1363 365)  routing T_26_22.sp4_h_l_21 <X> T_26_22.lc_trk_g3_0
 (16 13)  (1364 365)  (1364 365)  routing T_26_22.sp4_h_l_21 <X> T_26_22.lc_trk_g3_0
 (17 13)  (1365 365)  (1365 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1366 365)  (1366 365)  routing T_26_22.sp4_h_r_25 <X> T_26_22.lc_trk_g3_1
 (29 13)  (1377 365)  (1377 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1380 365)  (1380 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1381 365)  (1381 365)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_6
 (34 13)  (1382 365)  (1382 365)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_6
 (35 13)  (1383 365)  (1383 365)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_6
 (36 13)  (1384 365)  (1384 365)  LC_6 Logic Functioning bit
 (41 13)  (1389 365)  (1389 365)  LC_6 Logic Functioning bit
 (43 13)  (1391 365)  (1391 365)  LC_6 Logic Functioning bit
 (51 13)  (1399 365)  (1399 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1349 366)  (1349 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1370 366)  (1370 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1374 366)  (1374 366)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (1377 366)  (1377 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 366)  (1380 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 366)  (1381 366)  routing T_26_22.lc_trk_g2_2 <X> T_26_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 366)  (1384 366)  LC_7 Logic Functioning bit
 (37 14)  (1385 366)  (1385 366)  LC_7 Logic Functioning bit
 (38 14)  (1386 366)  (1386 366)  LC_7 Logic Functioning bit
 (39 14)  (1387 366)  (1387 366)  LC_7 Logic Functioning bit
 (45 14)  (1393 366)  (1393 366)  LC_7 Logic Functioning bit
 (46 14)  (1394 366)  (1394 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1348 367)  (1348 367)  routing T_26_22.glb_netwk_2 <X> T_26_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (1362 367)  (1362 367)  routing T_26_22.sp4_r_v_b_44 <X> T_26_22.lc_trk_g3_4
 (17 15)  (1365 367)  (1365 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1375 367)  (1375 367)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 367)  (1376 367)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 367)  (1377 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 367)  (1379 367)  routing T_26_22.lc_trk_g2_2 <X> T_26_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1380 367)  (1380 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1381 367)  (1381 367)  routing T_26_22.lc_trk_g2_3 <X> T_26_22.input_2_7
 (35 15)  (1383 367)  (1383 367)  routing T_26_22.lc_trk_g2_3 <X> T_26_22.input_2_7
 (36 15)  (1384 367)  (1384 367)  LC_7 Logic Functioning bit
 (37 15)  (1385 367)  (1385 367)  LC_7 Logic Functioning bit
 (38 15)  (1386 367)  (1386 367)  LC_7 Logic Functioning bit
 (42 15)  (1390 367)  (1390 367)  LC_7 Logic Functioning bit
 (46 15)  (1394 367)  (1394 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_27_22

 (19 10)  (1421 362)  (1421 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_22

 (12 2)  (1522 354)  (1522 354)  routing T_29_22.sp4_v_t_45 <X> T_29_22.sp4_h_l_39
 (11 3)  (1521 355)  (1521 355)  routing T_29_22.sp4_v_t_45 <X> T_29_22.sp4_h_l_39
 (13 3)  (1523 355)  (1523 355)  routing T_29_22.sp4_v_t_45 <X> T_29_22.sp4_h_l_39
 (5 8)  (1515 360)  (1515 360)  routing T_29_22.sp4_h_l_38 <X> T_29_22.sp4_h_r_6
 (4 9)  (1514 361)  (1514 361)  routing T_29_22.sp4_h_l_38 <X> T_29_22.sp4_h_r_6


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23


LogicTile_31_22

 (3 1)  (1621 353)  (1621 353)  routing T_31_22.sp12_h_l_23 <X> T_31_22.sp12_v_b_0


IO_Tile_33_22

 (13 13)  (1739 365)  (1739 365)  routing T_33_22.span4_horz_43 <X> T_33_22.span4_vert_b_3


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 338)  (13 338)  routing T_0_21.span12_horz_2 <X> T_0_21.lc_trk_g0_2
 (4 3)  (13 339)  (13 339)  routing T_0_21.span12_horz_2 <X> T_0_21.lc_trk_g0_2
 (5 3)  (12 339)  (12 339)  routing T_0_21.span12_horz_2 <X> T_0_21.lc_trk_g0_2
 (7 3)  (10 339)  (10 339)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (5 4)  (12 340)  (12 340)  routing T_0_21.span4_vert_b_5 <X> T_0_21.lc_trk_g0_5
 (7 4)  (10 340)  (10 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 341)  (9 341)  routing T_0_21.span4_vert_b_5 <X> T_0_21.lc_trk_g0_5
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 344)  (16 344)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g0_5 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g0_2 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_2_21

 (8 5)  (80 341)  (80 341)  routing T_2_21.sp4_h_l_41 <X> T_2_21.sp4_v_b_4
 (9 5)  (81 341)  (81 341)  routing T_2_21.sp4_h_l_41 <X> T_2_21.sp4_v_b_4


LogicTile_3_21

 (8 3)  (134 339)  (134 339)  routing T_3_21.sp4_v_b_10 <X> T_3_21.sp4_v_t_36
 (10 3)  (136 339)  (136 339)  routing T_3_21.sp4_v_b_10 <X> T_3_21.sp4_v_t_36
 (3 14)  (129 350)  (129 350)  routing T_3_21.sp12_v_b_1 <X> T_3_21.sp12_v_t_22


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 338)  (411 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (16 2)  (412 338)  (412 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (17 2)  (413 338)  (413 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (414 339)  (414 339)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (27 4)  (423 340)  (423 340)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.wire_bram/ram/WDATA_13
 (29 4)  (425 340)  (425 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (38 4)  (434 340)  (434 340)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (15 5)  (411 341)  (411 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (16 6)  (412 342)  (412 342)  routing T_8_21.sp4_v_b_13 <X> T_8_21.lc_trk_g1_5
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 342)  (414 342)  routing T_8_21.sp4_v_b_13 <X> T_8_21.lc_trk_g1_5
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp4_v_b_13 <X> T_8_21.lc_trk_g1_5
 (8 11)  (404 347)  (404 347)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_t_42
 (9 11)  (405 347)  (405 347)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_t_42
 (29 12)  (425 348)  (425 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_9
 (30 12)  (426 348)  (426 348)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.wire_bram/ram/WDATA_9
 (39 13)  (435 349)  (435 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp12_h_r_11 <X> T_9_21.lc_trk_g0_3
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (44 0)  (482 336)  (482 336)  LC_0 Logic Functioning bit
 (45 0)  (483 336)  (483 336)  LC_0 Logic Functioning bit
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (46 1)  (484 337)  (484 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 338)  (442 338)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (44 2)  (482 338)  (482 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (46 2)  (484 338)  (484 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (443 339)  (443 339)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (14 4)  (452 340)  (452 340)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g1_0
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp12_h_r_11 <X> T_9_21.lc_trk_g1_3
 (25 4)  (463 340)  (463 340)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g1_2
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (44 4)  (482 340)  (482 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (51 5)  (489 341)  (489 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (452 342)  (452 342)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g1_4
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (25 6)  (463 342)  (463 342)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g1_6
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (44 6)  (482 342)  (482 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (51 7)  (489 343)  (489 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (450 344)  (450 344)  routing T_9_21.sp4_v_t_45 <X> T_9_21.sp4_h_r_8
 (25 8)  (463 344)  (463 344)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g2_2
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (44 8)  (482 344)  (482 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (51 8)  (489 344)  (489 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g2_2
 (25 9)  (463 345)  (463 345)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g2_2
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (43 9)  (481 345)  (481 345)  LC_4 Logic Functioning bit
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (44 10)  (482 346)  (482 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (51 10)  (489 346)  (489 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (21 12)  (459 348)  (459 348)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (463 348)  (463 348)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g3_2
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 348)  (468 348)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (44 12)  (482 348)  (482 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (51 12)  (489 348)  (489 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g3_2
 (25 13)  (463 349)  (463 349)  routing T_9_21.sp4_v_t_23 <X> T_9_21.lc_trk_g3_2
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_4 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (459 350)  (459 350)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g3_7
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (39 14)  (477 350)  (477 350)  LC_7 Logic Functioning bit
 (44 14)  (482 350)  (482 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (51 14)  (489 350)  (489 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (464 351)  (464 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 351)  (465 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (21 2)  (513 338)  (513 338)  routing T_10_21.sp4_h_l_2 <X> T_10_21.lc_trk_g0_7
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 338)  (515 338)  routing T_10_21.sp4_h_l_2 <X> T_10_21.lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.sp4_h_l_2 <X> T_10_21.lc_trk_g0_7
 (3 5)  (495 341)  (495 341)  routing T_10_21.sp12_h_l_23 <X> T_10_21.sp12_h_r_0
 (16 7)  (508 343)  (508 343)  routing T_10_21.sp12_h_r_12 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (46 8)  (538 344)  (538 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit


LogicTile_11_21

 (14 5)  (560 341)  (560 341)  routing T_11_21.sp12_h_r_16 <X> T_11_21.lc_trk_g1_0
 (16 5)  (562 341)  (562 341)  routing T_11_21.sp12_h_r_16 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (47 9)  (593 345)  (593 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 11)  (549 347)  (549 347)  routing T_11_21.sp12_v_b_1 <X> T_11_21.sp12_h_l_22
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_r_v_b_41 <X> T_11_21.lc_trk_g3_1


LogicTile_12_21

 (16 0)  (616 336)  (616 336)  routing T_12_21.sp12_h_r_9 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (3 4)  (603 340)  (603 340)  routing T_12_21.sp12_v_b_0 <X> T_12_21.sp12_h_r_0
 (3 5)  (603 341)  (603 341)  routing T_12_21.sp12_v_b_0 <X> T_12_21.sp12_h_r_0
 (21 6)  (621 342)  (621 342)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 342)  (623 342)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (21 7)  (621 343)  (621 343)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (52 8)  (652 344)  (652 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (653 344)  (653 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (40 9)  (640 345)  (640 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (48 9)  (648 345)  (648 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (615 346)  (615 346)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g2_5
 (16 10)  (616 346)  (616 346)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g2_5
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g2_5
 (18 11)  (618 347)  (618 347)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g2_5
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1


LogicTile_13_21

 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 338)  (666 338)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_h_l_39
 (11 3)  (665 339)  (665 339)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_h_l_39
 (21 8)  (675 344)  (675 344)  routing T_13_21.sp12_v_t_0 <X> T_13_21.lc_trk_g2_3
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (678 344)  (678 344)  routing T_13_21.sp12_v_t_0 <X> T_13_21.lc_trk_g2_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (21 9)  (675 345)  (675 345)  routing T_13_21.sp12_v_t_0 <X> T_13_21.lc_trk_g2_3
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (16 10)  (670 346)  (670 346)  routing T_13_21.sp12_v_t_10 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (52 12)  (706 348)  (706 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit


LogicTile_14_21

 (16 0)  (724 336)  (724 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.lc_trk_g0_1
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (708 342)  (708 342)  routing T_14_21.glb_netwk_2 <X> T_14_21.glb2local_0
 (1 6)  (709 342)  (709 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (16 10)  (724 346)  (724 346)  routing T_14_21.sp12_v_t_10 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 14)  (729 350)  (729 350)  routing T_14_21.sp4_v_t_18 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_v_t_18 <X> T_14_21.lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit
 (46 15)  (754 351)  (754 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (761 351)  (761 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 338)  (765 338)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_h_l_23
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (46 2)  (808 338)  (808 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (765 339)  (765 339)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_h_l_23
 (28 3)  (790 339)  (790 339)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (21 13)  (783 349)  (783 349)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 351)  (762 351)  routing T_15_21.glb_netwk_2 <X> T_15_21.wire_logic_cluster/lc_7/s_r


LogicTile_16_21

 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 338)  (820 338)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (6 2)  (822 338)  (822 338)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (5 3)  (821 339)  (821 339)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (46 6)  (862 342)  (862 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp4_r_v_b_31 <X> T_16_21.lc_trk_g1_7
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 351)  (816 351)  routing T_16_21.glb_netwk_2 <X> T_16_21.wire_logic_cluster/lc_7/s_r


LogicTile_17_21

 (21 0)  (895 336)  (895 336)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 336)  (897 336)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g0_3
 (24 0)  (898 336)  (898 336)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g0_3
 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_v_b_1
 (10 1)  (884 337)  (884 337)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_v_b_1
 (21 1)  (895 337)  (895 337)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g0_3
 (14 2)  (888 338)  (888 338)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 338)  (892 338)  routing T_17_21.bnr_op_5 <X> T_17_21.lc_trk_g0_5
 (15 3)  (889 339)  (889 339)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 339)  (892 339)  routing T_17_21.bnr_op_5 <X> T_17_21.lc_trk_g0_5
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g0_6
 (21 4)  (895 340)  (895 340)  routing T_17_21.sp4_v_b_11 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_v_b_11 <X> T_17_21.lc_trk_g1_3
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (914 340)  (914 340)  LC_2 Logic Functioning bit
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (47 4)  (921 340)  (921 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (895 341)  (895 341)  routing T_17_21.sp4_v_b_11 <X> T_17_21.lc_trk_g1_3
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 341)  (914 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (47 6)  (921 342)  (921 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (922 342)  (922 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (924 342)  (924 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_t_38
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (14 8)  (888 344)  (888 344)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g2_0
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (14 9)  (888 345)  (888 345)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (895 345)  (895 345)  routing T_17_21.sp4_r_v_b_35 <X> T_17_21.lc_trk_g2_3
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (46 10)  (920 346)  (920 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (922 346)  (922 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (925 346)  (925 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 347)  (904 347)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 347)  (909 347)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_5
 (46 11)  (920 347)  (920 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (922 347)  (922 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10


LogicTile_18_21

 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (941 338)  (941 338)  routing T_18_21.sp4_h_r_2 <X> T_18_21.sp4_v_t_39
 (14 2)  (942 338)  (942 338)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g0_4
 (15 2)  (943 338)  (943 338)  routing T_18_21.top_op_5 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (12 3)  (940 339)  (940 339)  routing T_18_21.sp4_h_r_2 <X> T_18_21.sp4_v_t_39
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (946 339)  (946 339)  routing T_18_21.top_op_5 <X> T_18_21.lc_trk_g0_5
 (5 4)  (933 340)  (933 340)  routing T_18_21.sp4_v_b_3 <X> T_18_21.sp4_h_r_3
 (6 5)  (934 341)  (934 341)  routing T_18_21.sp4_v_b_3 <X> T_18_21.sp4_h_r_3
 (6 6)  (934 342)  (934 342)  routing T_18_21.sp4_h_l_47 <X> T_18_21.sp4_v_t_38
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (51 8)  (979 344)  (979 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (53 9)  (981 345)  (981 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (943 346)  (943 346)  routing T_18_21.tnr_op_5 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (8 11)  (936 347)  (936 347)  routing T_18_21.sp4_h_l_42 <X> T_18_21.sp4_v_t_42
 (9 13)  (937 349)  (937 349)  routing T_18_21.sp4_v_t_39 <X> T_18_21.sp4_v_b_10
 (10 13)  (938 349)  (938 349)  routing T_18_21.sp4_v_t_39 <X> T_18_21.sp4_v_b_10
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 350)  (936 350)  routing T_18_21.sp4_h_r_2 <X> T_18_21.sp4_h_l_47
 (10 14)  (938 350)  (938 350)  routing T_18_21.sp4_h_r_2 <X> T_18_21.sp4_h_l_47


LogicTile_19_21

 (12 0)  (994 336)  (994 336)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (13 1)  (995 337)  (995 337)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 338)  (997 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (16 2)  (998 338)  (998 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 338)  (1000 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (18 3)  (1000 339)  (1000 339)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (12 4)  (994 340)  (994 340)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_h_r_5
 (15 4)  (997 340)  (997 340)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 340)  (1012 340)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (1023 340)  (1023 340)  LC_2 Logic Functioning bit
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (45 4)  (1027 340)  (1027 340)  LC_2 Logic Functioning bit
 (47 4)  (1029 340)  (1029 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (1035 340)  (1035 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (13 5)  (995 341)  (995 341)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_h_r_5
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (46 5)  (1028 341)  (1028 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (1029 341)  (1029 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1030 341)  (1030 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1035 341)  (1035 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 346)  (1016 346)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (14 11)  (996 347)  (996 347)  routing T_19_21.sp4_r_v_b_36 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (41 11)  (1023 347)  (1023 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (48 11)  (1030 347)  (1030 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 350)  (1000 350)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g3_5
 (0 15)  (982 351)  (982 351)  routing T_19_21.glb_netwk_2 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (991 351)  (991 351)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_47
 (10 15)  (992 351)  (992 351)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_47


LogicTile_20_21

 (8 0)  (1044 336)  (1044 336)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_r_1
 (9 0)  (1045 336)  (1045 336)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_r_1
 (10 0)  (1046 336)  (1046 336)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_r_1
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp12_h_l_16 <X> T_20_21.lc_trk_g0_3
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp12_h_l_16 <X> T_20_21.lc_trk_g0_3
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (1050 341)  (1050 341)  routing T_20_21.sp12_h_r_16 <X> T_20_21.lc_trk_g1_0
 (16 5)  (1052 341)  (1052 341)  routing T_20_21.sp12_h_r_16 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g1_5
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp12_v_b_0 <X> T_20_21.lc_trk_g2_0
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g2_1
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (14 9)  (1050 345)  (1050 345)  routing T_20_21.sp12_v_b_0 <X> T_20_21.lc_trk_g2_0
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp12_v_b_0 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (16 10)  (1052 346)  (1052 346)  routing T_20_21.sp12_v_b_21 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (40 10)  (1076 346)  (1076 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (46 10)  (1082 346)  (1082 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1086 346)  (1086 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1040 347)  (1040 347)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_h_l_43
 (6 11)  (1042 347)  (1042 347)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_h_l_43
 (18 11)  (1054 347)  (1054 347)  routing T_20_21.sp12_v_b_21 <X> T_20_21.lc_trk_g2_5
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (46 11)  (1082 347)  (1082 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1087 347)  (1087 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1088 347)  (1088 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1050 348)  (1050 348)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g3_0
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (40 13)  (1076 349)  (1076 349)  LC_6 Logic Functioning bit
 (42 13)  (1078 349)  (1078 349)  LC_6 Logic Functioning bit
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.glb_netwk_2 <X> T_20_21.wire_logic_cluster/lc_7/s_r


LogicTile_21_21

 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.bnr_op_1 <X> T_21_21.lc_trk_g0_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1125 336)  (1125 336)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.input_2_0
 (44 0)  (1134 336)  (1134 336)  LC_0 Logic Functioning bit
 (18 1)  (1108 337)  (1108 337)  routing T_21_21.bnr_op_1 <X> T_21_21.lc_trk_g0_1
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.input_2_0
 (34 1)  (1124 337)  (1124 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.input_2_0
 (49 1)  (1139 337)  (1139 337)  Carry_In_Mux bit 

 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (47 3)  (1137 339)  (1137 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1138 339)  (1138 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 5)  (1094 341)  (1094 341)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_3
 (6 5)  (1096 341)  (1096 341)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_3
 (8 5)  (1098 341)  (1098 341)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_v_b_4
 (9 5)  (1099 341)  (1099 341)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_v_b_4
 (10 5)  (1100 341)  (1100 341)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_v_b_4
 (6 6)  (1096 342)  (1096 342)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_v_t_38
 (9 9)  (1099 345)  (1099 345)  routing T_21_21.sp4_v_t_42 <X> T_21_21.sp4_v_b_7
 (10 10)  (1100 346)  (1100 346)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_h_l_42
 (16 14)  (1106 350)  (1106 350)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 350)  (1108 350)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5
 (18 15)  (1108 351)  (1108 351)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5


LogicTile_22_21

 (14 0)  (1158 336)  (1158 336)  routing T_22_21.bnr_op_0 <X> T_22_21.lc_trk_g0_0
 (16 0)  (1160 336)  (1160 336)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 336)  (1162 336)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g0_1
 (21 0)  (1165 336)  (1165 336)  routing T_22_21.bnr_op_3 <X> T_22_21.lc_trk_g0_3
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (1188 336)  (1188 336)  LC_0 Logic Functioning bit
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_v_b_0
 (14 1)  (1158 337)  (1158 337)  routing T_22_21.bnr_op_0 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (1162 337)  (1162 337)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g0_1
 (21 1)  (1165 337)  (1165 337)  routing T_22_21.bnr_op_3 <X> T_22_21.lc_trk_g0_3
 (30 1)  (1174 337)  (1174 337)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 337)  (1177 337)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.input_2_0
 (34 1)  (1178 337)  (1178 337)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.input_2_0
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 338)  (1168 338)  routing T_22_21.bot_op_7 <X> T_22_21.lc_trk_g0_7
 (25 2)  (1169 338)  (1169 338)  routing T_22_21.bnr_op_6 <X> T_22_21.lc_trk_g0_6
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 338)  (1172 338)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (1188 338)  (1188 338)  LC_1 Logic Functioning bit
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1169 339)  (1169 339)  routing T_22_21.bnr_op_6 <X> T_22_21.lc_trk_g0_6
 (30 3)  (1174 339)  (1174 339)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 339)  (1176 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1177 339)  (1177 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.input_2_1
 (35 3)  (1179 339)  (1179 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.input_2_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1168 340)  (1168 340)  routing T_22_21.bot_op_3 <X> T_22_21.lc_trk_g1_3
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (44 4)  (1188 340)  (1188 340)  LC_2 Logic Functioning bit
 (32 5)  (1176 341)  (1176 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (21 6)  (1165 342)  (1165 342)  routing T_22_21.bnr_op_7 <X> T_22_21.lc_trk_g1_7
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1169 342)  (1169 342)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g1_6
 (27 6)  (1171 342)  (1171 342)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 342)  (1174 342)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (44 6)  (1188 342)  (1188 342)  LC_3 Logic Functioning bit
 (5 7)  (1149 343)  (1149 343)  routing T_22_21.sp4_h_l_38 <X> T_22_21.sp4_v_t_38
 (21 7)  (1165 343)  (1165 343)  routing T_22_21.bnr_op_7 <X> T_22_21.lc_trk_g1_7
 (22 7)  (1166 343)  (1166 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1167 343)  (1167 343)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g1_6
 (24 7)  (1168 343)  (1168 343)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g1_6
 (30 7)  (1174 343)  (1174 343)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1176 343)  (1176 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1177 343)  (1177 343)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.input_2_3
 (34 7)  (1178 343)  (1178 343)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.input_2_3
 (21 8)  (1165 344)  (1165 344)  routing T_22_21.rgt_op_3 <X> T_22_21.lc_trk_g2_3
 (22 8)  (1166 344)  (1166 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 344)  (1168 344)  routing T_22_21.rgt_op_3 <X> T_22_21.lc_trk_g2_3
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 344)  (1174 344)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (44 8)  (1188 344)  (1188 344)  LC_4 Logic Functioning bit
 (3 9)  (1147 345)  (1147 345)  routing T_22_21.sp12_h_l_22 <X> T_22_21.sp12_v_b_1
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 345)  (1176 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1178 345)  (1178 345)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.input_2_4
 (12 10)  (1156 346)  (1156 346)  routing T_22_21.sp4_v_t_39 <X> T_22_21.sp4_h_l_45
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (35 10)  (1179 346)  (1179 346)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_5
 (44 10)  (1188 346)  (1188 346)  LC_5 Logic Functioning bit
 (11 11)  (1155 347)  (1155 347)  routing T_22_21.sp4_v_t_39 <X> T_22_21.sp4_h_l_45
 (13 11)  (1157 347)  (1157 347)  routing T_22_21.sp4_v_t_39 <X> T_22_21.sp4_h_l_45
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1174 347)  (1174 347)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 347)  (1176 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1178 347)  (1178 347)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_5
 (35 11)  (1179 347)  (1179 347)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_5
 (15 12)  (1159 348)  (1159 348)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g3_1
 (16 12)  (1160 348)  (1160 348)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g3_1
 (17 12)  (1161 348)  (1161 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1166 348)  (1166 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 348)  (1174 348)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (44 12)  (1188 348)  (1188 348)  LC_6 Logic Functioning bit
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1162 349)  (1162 349)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g3_1
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (32 13)  (1176 349)  (1176 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1178 349)  (1178 349)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.input_2_6
 (35 13)  (1179 349)  (1179 349)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.input_2_6
 (28 14)  (1172 350)  (1172 350)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (44 14)  (1188 350)  (1188 350)  LC_7 Logic Functioning bit
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (30 15)  (1174 351)  (1174 351)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 351)  (1176 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1177 351)  (1177 351)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.input_2_7
 (34 15)  (1178 351)  (1178 351)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.input_2_7
 (35 15)  (1179 351)  (1179 351)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.input_2_7


LogicTile_23_21

 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 336)  (1221 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (24 0)  (1222 336)  (1222 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (46 0)  (1244 336)  (1244 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (1202 337)  (1202 337)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_h_r_0
 (6 1)  (1204 337)  (1204 337)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_h_r_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 337)  (1229 337)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (1235 337)  (1235 337)  LC_0 Logic Functioning bit
 (39 1)  (1237 337)  (1237 337)  LC_0 Logic Functioning bit
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 338)  (1224 338)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (1234 338)  (1234 338)  LC_1 Logic Functioning bit
 (38 2)  (1236 338)  (1236 338)  LC_1 Logic Functioning bit
 (41 2)  (1239 338)  (1239 338)  LC_1 Logic Functioning bit
 (43 2)  (1241 338)  (1241 338)  LC_1 Logic Functioning bit
 (45 2)  (1243 338)  (1243 338)  LC_1 Logic Functioning bit
 (53 2)  (1251 338)  (1251 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (12 3)  (1210 339)  (1210 339)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_t_39
 (14 3)  (1212 339)  (1212 339)  routing T_23_21.sp12_h_r_20 <X> T_23_21.lc_trk_g0_4
 (16 3)  (1214 339)  (1214 339)  routing T_23_21.sp12_h_r_20 <X> T_23_21.lc_trk_g0_4
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1220 339)  (1220 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1223 339)  (1223 339)  routing T_23_21.sp4_r_v_b_30 <X> T_23_21.lc_trk_g0_6
 (27 3)  (1225 339)  (1225 339)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1235 339)  (1235 339)  LC_1 Logic Functioning bit
 (39 3)  (1237 339)  (1237 339)  LC_1 Logic Functioning bit
 (40 3)  (1238 339)  (1238 339)  LC_1 Logic Functioning bit
 (42 3)  (1240 339)  (1240 339)  LC_1 Logic Functioning bit
 (8 4)  (1206 340)  (1206 340)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_h_r_4
 (9 4)  (1207 340)  (1207 340)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_h_r_4
 (13 4)  (1211 340)  (1211 340)  routing T_23_21.sp4_h_l_40 <X> T_23_21.sp4_v_b_5
 (15 4)  (1213 340)  (1213 340)  routing T_23_21.bot_op_1 <X> T_23_21.lc_trk_g1_1
 (17 4)  (1215 340)  (1215 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1220 340)  (1220 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 340)  (1222 340)  routing T_23_21.bot_op_3 <X> T_23_21.lc_trk_g1_3
 (12 5)  (1210 341)  (1210 341)  routing T_23_21.sp4_h_l_40 <X> T_23_21.sp4_v_b_5
 (27 6)  (1225 342)  (1225 342)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 342)  (1227 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 342)  (1232 342)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 342)  (1235 342)  LC_3 Logic Functioning bit
 (39 6)  (1237 342)  (1237 342)  LC_3 Logic Functioning bit
 (41 6)  (1239 342)  (1239 342)  LC_3 Logic Functioning bit
 (43 6)  (1241 342)  (1241 342)  LC_3 Logic Functioning bit
 (16 7)  (1214 343)  (1214 343)  routing T_23_21.sp12_h_r_12 <X> T_23_21.lc_trk_g1_4
 (17 7)  (1215 343)  (1215 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1224 343)  (1224 343)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 343)  (1229 343)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (1235 343)  (1235 343)  LC_3 Logic Functioning bit
 (39 7)  (1237 343)  (1237 343)  LC_3 Logic Functioning bit
 (41 7)  (1239 343)  (1239 343)  LC_3 Logic Functioning bit
 (43 7)  (1241 343)  (1241 343)  LC_3 Logic Functioning bit
 (16 10)  (1214 346)  (1214 346)  routing T_23_21.sp4_v_b_37 <X> T_23_21.lc_trk_g2_5
 (17 10)  (1215 346)  (1215 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 346)  (1216 346)  routing T_23_21.sp4_v_b_37 <X> T_23_21.lc_trk_g2_5
 (26 10)  (1224 346)  (1224 346)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 346)  (1225 346)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 346)  (1226 346)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 346)  (1227 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 346)  (1228 346)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 346)  (1229 346)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 346)  (1230 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 346)  (1234 346)  LC_5 Logic Functioning bit
 (43 10)  (1241 346)  (1241 346)  LC_5 Logic Functioning bit
 (8 11)  (1206 347)  (1206 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (10 11)  (1208 347)  (1208 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (18 11)  (1216 347)  (1216 347)  routing T_23_21.sp4_v_b_37 <X> T_23_21.lc_trk_g2_5
 (28 11)  (1226 347)  (1226 347)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 347)  (1227 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 347)  (1228 347)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 347)  (1229 347)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 347)  (1230 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1231 347)  (1231 347)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_5
 (34 11)  (1232 347)  (1232 347)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_5
 (42 11)  (1240 347)  (1240 347)  LC_5 Logic Functioning bit
 (3 12)  (1201 348)  (1201 348)  routing T_23_21.sp12_v_b_1 <X> T_23_21.sp12_h_r_1
 (14 12)  (1212 348)  (1212 348)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (21 12)  (1219 348)  (1219 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (24 12)  (1222 348)  (1222 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (3 13)  (1201 349)  (1201 349)  routing T_23_21.sp12_v_b_1 <X> T_23_21.sp12_h_r_1
 (8 13)  (1206 349)  (1206 349)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_v_b_10
 (9 13)  (1207 349)  (1207 349)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_v_b_10
 (10 13)  (1208 349)  (1208 349)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_v_b_10
 (15 13)  (1213 349)  (1213 349)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (16 13)  (1214 349)  (1214 349)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (24 13)  (1222 349)  (1222 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (25 13)  (1223 349)  (1223 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (22 14)  (1220 350)  (1220 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 350)  (1221 350)  routing T_23_21.sp4_v_b_47 <X> T_23_21.lc_trk_g3_7
 (24 14)  (1222 350)  (1222 350)  routing T_23_21.sp4_v_b_47 <X> T_23_21.lc_trk_g3_7
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 350)  (1228 350)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 350)  (1231 350)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 350)  (1232 350)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 350)  (1234 350)  LC_7 Logic Functioning bit
 (38 14)  (1236 350)  (1236 350)  LC_7 Logic Functioning bit
 (51 14)  (1249 350)  (1249 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (1229 351)  (1229 351)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 351)  (1234 351)  LC_7 Logic Functioning bit
 (38 15)  (1236 351)  (1236 351)  LC_7 Logic Functioning bit


LogicTile_24_21

 (27 0)  (1279 336)  (1279 336)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1287 336)  (1287 336)  routing T_24_21.lc_trk_g0_4 <X> T_24_21.input_2_0
 (44 0)  (1296 336)  (1296 336)  LC_0 Logic Functioning bit
 (32 1)  (1284 337)  (1284 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (21 2)  (1273 338)  (1273 338)  routing T_24_21.sp4_h_l_10 <X> T_24_21.lc_trk_g0_7
 (22 2)  (1274 338)  (1274 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 338)  (1275 338)  routing T_24_21.sp4_h_l_10 <X> T_24_21.lc_trk_g0_7
 (24 2)  (1276 338)  (1276 338)  routing T_24_21.sp4_h_l_10 <X> T_24_21.lc_trk_g0_7
 (27 2)  (1279 338)  (1279 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 338)  (1282 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 338)  (1288 338)  LC_1 Logic Functioning bit
 (37 2)  (1289 338)  (1289 338)  LC_1 Logic Functioning bit
 (38 2)  (1290 338)  (1290 338)  LC_1 Logic Functioning bit
 (39 2)  (1291 338)  (1291 338)  LC_1 Logic Functioning bit
 (44 2)  (1296 338)  (1296 338)  LC_1 Logic Functioning bit
 (48 2)  (1300 338)  (1300 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (1267 339)  (1267 339)  routing T_24_21.bot_op_4 <X> T_24_21.lc_trk_g0_4
 (17 3)  (1269 339)  (1269 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (1273 339)  (1273 339)  routing T_24_21.sp4_h_l_10 <X> T_24_21.lc_trk_g0_7
 (36 3)  (1288 339)  (1288 339)  LC_1 Logic Functioning bit
 (37 3)  (1289 339)  (1289 339)  LC_1 Logic Functioning bit
 (38 3)  (1290 339)  (1290 339)  LC_1 Logic Functioning bit
 (39 3)  (1291 339)  (1291 339)  LC_1 Logic Functioning bit
 (14 4)  (1266 340)  (1266 340)  routing T_24_21.sp4_v_b_8 <X> T_24_21.lc_trk_g1_0
 (27 4)  (1279 340)  (1279 340)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 340)  (1281 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 340)  (1282 340)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 340)  (1284 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 340)  (1288 340)  LC_2 Logic Functioning bit
 (37 4)  (1289 340)  (1289 340)  LC_2 Logic Functioning bit
 (38 4)  (1290 340)  (1290 340)  LC_2 Logic Functioning bit
 (39 4)  (1291 340)  (1291 340)  LC_2 Logic Functioning bit
 (44 4)  (1296 340)  (1296 340)  LC_2 Logic Functioning bit
 (14 5)  (1266 341)  (1266 341)  routing T_24_21.sp4_v_b_8 <X> T_24_21.lc_trk_g1_0
 (16 5)  (1268 341)  (1268 341)  routing T_24_21.sp4_v_b_8 <X> T_24_21.lc_trk_g1_0
 (17 5)  (1269 341)  (1269 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (30 5)  (1282 341)  (1282 341)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 341)  (1288 341)  LC_2 Logic Functioning bit
 (37 5)  (1289 341)  (1289 341)  LC_2 Logic Functioning bit
 (38 5)  (1290 341)  (1290 341)  LC_2 Logic Functioning bit
 (39 5)  (1291 341)  (1291 341)  LC_2 Logic Functioning bit
 (15 6)  (1267 342)  (1267 342)  routing T_24_21.bot_op_5 <X> T_24_21.lc_trk_g1_5
 (17 6)  (1269 342)  (1269 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1274 342)  (1274 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1276 342)  (1276 342)  routing T_24_21.bot_op_7 <X> T_24_21.lc_trk_g1_7
 (27 6)  (1279 342)  (1279 342)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 342)  (1281 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 342)  (1282 342)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 342)  (1284 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 342)  (1288 342)  LC_3 Logic Functioning bit
 (37 6)  (1289 342)  (1289 342)  LC_3 Logic Functioning bit
 (38 6)  (1290 342)  (1290 342)  LC_3 Logic Functioning bit
 (39 6)  (1291 342)  (1291 342)  LC_3 Logic Functioning bit
 (44 6)  (1296 342)  (1296 342)  LC_3 Logic Functioning bit
 (22 7)  (1274 343)  (1274 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1276 343)  (1276 343)  routing T_24_21.bot_op_6 <X> T_24_21.lc_trk_g1_6
 (30 7)  (1282 343)  (1282 343)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 343)  (1288 343)  LC_3 Logic Functioning bit
 (37 7)  (1289 343)  (1289 343)  LC_3 Logic Functioning bit
 (38 7)  (1290 343)  (1290 343)  LC_3 Logic Functioning bit
 (39 7)  (1291 343)  (1291 343)  LC_3 Logic Functioning bit
 (15 8)  (1267 344)  (1267 344)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g2_1
 (16 8)  (1268 344)  (1268 344)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g2_1
 (17 8)  (1269 344)  (1269 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 344)  (1270 344)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g2_1
 (27 8)  (1279 344)  (1279 344)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 344)  (1280 344)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 344)  (1288 344)  LC_4 Logic Functioning bit
 (37 8)  (1289 344)  (1289 344)  LC_4 Logic Functioning bit
 (38 8)  (1290 344)  (1290 344)  LC_4 Logic Functioning bit
 (39 8)  (1291 344)  (1291 344)  LC_4 Logic Functioning bit
 (44 8)  (1296 344)  (1296 344)  LC_4 Logic Functioning bit
 (46 8)  (1298 344)  (1298 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (1282 345)  (1282 345)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (37 9)  (1289 345)  (1289 345)  LC_4 Logic Functioning bit
 (38 9)  (1290 345)  (1290 345)  LC_4 Logic Functioning bit
 (39 9)  (1291 345)  (1291 345)  LC_4 Logic Functioning bit
 (27 10)  (1279 346)  (1279 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 346)  (1280 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 346)  (1282 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (37 10)  (1289 346)  (1289 346)  LC_5 Logic Functioning bit
 (38 10)  (1290 346)  (1290 346)  LC_5 Logic Functioning bit
 (39 10)  (1291 346)  (1291 346)  LC_5 Logic Functioning bit
 (44 10)  (1296 346)  (1296 346)  LC_5 Logic Functioning bit
 (46 10)  (1298 346)  (1298 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (1282 347)  (1282 347)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (37 11)  (1289 347)  (1289 347)  LC_5 Logic Functioning bit
 (38 11)  (1290 347)  (1290 347)  LC_5 Logic Functioning bit
 (39 11)  (1291 347)  (1291 347)  LC_5 Logic Functioning bit
 (28 12)  (1280 348)  (1280 348)  routing T_24_21.lc_trk_g2_1 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 348)  (1281 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 348)  (1284 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 348)  (1288 348)  LC_6 Logic Functioning bit
 (37 12)  (1289 348)  (1289 348)  LC_6 Logic Functioning bit
 (38 12)  (1290 348)  (1290 348)  LC_6 Logic Functioning bit
 (39 12)  (1291 348)  (1291 348)  LC_6 Logic Functioning bit
 (44 12)  (1296 348)  (1296 348)  LC_6 Logic Functioning bit
 (12 13)  (1264 349)  (1264 349)  routing T_24_21.sp4_h_r_11 <X> T_24_21.sp4_v_b_11
 (22 13)  (1274 349)  (1274 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (1288 349)  (1288 349)  LC_6 Logic Functioning bit
 (37 13)  (1289 349)  (1289 349)  LC_6 Logic Functioning bit
 (38 13)  (1290 349)  (1290 349)  LC_6 Logic Functioning bit
 (39 13)  (1291 349)  (1291 349)  LC_6 Logic Functioning bit
 (48 13)  (1300 349)  (1300 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1274 350)  (1274 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 350)  (1275 350)  routing T_24_21.sp4_h_r_31 <X> T_24_21.lc_trk_g3_7
 (24 14)  (1276 350)  (1276 350)  routing T_24_21.sp4_h_r_31 <X> T_24_21.lc_trk_g3_7
 (32 14)  (1284 350)  (1284 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 350)  (1287 350)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.input_2_7
 (36 14)  (1288 350)  (1288 350)  LC_7 Logic Functioning bit
 (37 14)  (1289 350)  (1289 350)  LC_7 Logic Functioning bit
 (38 14)  (1290 350)  (1290 350)  LC_7 Logic Functioning bit
 (39 14)  (1291 350)  (1291 350)  LC_7 Logic Functioning bit
 (44 14)  (1296 350)  (1296 350)  LC_7 Logic Functioning bit
 (21 15)  (1273 351)  (1273 351)  routing T_24_21.sp4_h_r_31 <X> T_24_21.lc_trk_g3_7
 (32 15)  (1284 351)  (1284 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1287 351)  (1287 351)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.input_2_7
 (36 15)  (1288 351)  (1288 351)  LC_7 Logic Functioning bit
 (37 15)  (1289 351)  (1289 351)  LC_7 Logic Functioning bit
 (38 15)  (1290 351)  (1290 351)  LC_7 Logic Functioning bit
 (39 15)  (1291 351)  (1291 351)  LC_7 Logic Functioning bit
 (48 15)  (1300 351)  (1300 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_21

 (28 0)  (1334 336)  (1334 336)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_15
 (29 0)  (1335 336)  (1335 336)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_15
 (30 0)  (1336 336)  (1336 336)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_15
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (1336 337)  (1336 337)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_15
 (39 1)  (1345 337)  (1345 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_15 sp4_v_b_16
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (12 2)  (1318 338)  (1318 338)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (25 2)  (1331 338)  (1331 338)  routing T_25_21.sp4_h_l_3 <X> T_25_21.lc_trk_g0_6
 (29 2)  (1335 338)  (1335 338)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_14
 (30 2)  (1336 338)  (1336 338)  routing T_25_21.lc_trk_g0_6 <X> T_25_21.wire_bram/ram/WDATA_14
 (40 2)  (1346 338)  (1346 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_19
 (11 3)  (1317 339)  (1317 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (13 3)  (1319 339)  (1319 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (22 3)  (1328 339)  (1328 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 339)  (1329 339)  routing T_25_21.sp4_h_l_3 <X> T_25_21.lc_trk_g0_6
 (24 3)  (1330 339)  (1330 339)  routing T_25_21.sp4_h_l_3 <X> T_25_21.lc_trk_g0_6
 (30 3)  (1336 339)  (1336 339)  routing T_25_21.lc_trk_g0_6 <X> T_25_21.wire_bram/ram/WDATA_14
 (28 4)  (1334 340)  (1334 340)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_13
 (29 4)  (1335 340)  (1335 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (38 4)  (1344 340)  (1344 340)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (30 5)  (1336 341)  (1336 341)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_13
 (28 6)  (1334 342)  (1334 342)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/WDATA_12
 (29 6)  (1335 342)  (1335 342)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 342)  (1336 342)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/WDATA_12
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (37 7)  (1343 343)  (1343 343)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 344)  (1329 344)  routing T_25_21.sp4_v_b_43 <X> T_25_21.lc_trk_g2_3
 (24 8)  (1330 344)  (1330 344)  routing T_25_21.sp4_v_b_43 <X> T_25_21.lc_trk_g2_3
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_11
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 9)  (1344 345)  (1344 345)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (12 10)  (1318 346)  (1318 346)  routing T_25_21.sp4_v_t_39 <X> T_25_21.sp4_h_l_45
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_v_b_28 <X> T_25_21.lc_trk_g2_4
 (22 10)  (1328 346)  (1328 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 346)  (1329 346)  routing T_25_21.sp4_v_t_34 <X> T_25_21.lc_trk_g2_7
 (24 10)  (1330 346)  (1330 346)  routing T_25_21.sp4_v_t_34 <X> T_25_21.lc_trk_g2_7
 (27 10)  (1333 346)  (1333 346)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.wire_bram/ram/WDATA_10
 (28 10)  (1334 346)  (1334 346)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.wire_bram/ram/WDATA_10
 (29 10)  (1335 346)  (1335 346)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_10
 (30 10)  (1336 346)  (1336 346)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.wire_bram/ram/WDATA_10
 (11 11)  (1317 347)  (1317 347)  routing T_25_21.sp4_v_t_39 <X> T_25_21.sp4_h_l_45
 (13 11)  (1319 347)  (1319 347)  routing T_25_21.sp4_v_t_39 <X> T_25_21.sp4_h_l_45
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_v_b_28 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (30 11)  (1336 347)  (1336 347)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.wire_bram/ram/WDATA_10
 (39 11)  (1345 347)  (1345 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_10 sp4_v_b_10
 (4 12)  (1310 348)  (1310 348)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_v_b_9
 (6 12)  (1312 348)  (1312 348)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_v_b_9
 (14 12)  (1320 348)  (1320 348)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (21 12)  (1327 348)  (1327 348)  routing T_25_21.sp4_v_b_35 <X> T_25_21.lc_trk_g3_3
 (22 12)  (1328 348)  (1328 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (1329 348)  (1329 348)  routing T_25_21.sp4_v_b_35 <X> T_25_21.lc_trk_g3_3
 (25 12)  (1331 348)  (1331 348)  routing T_25_21.sp4_v_t_15 <X> T_25_21.lc_trk_g3_2
 (27 12)  (1333 348)  (1333 348)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.wire_bram/ram/WDATA_9
 (28 12)  (1334 348)  (1334 348)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.wire_bram/ram/WDATA_9
 (29 12)  (1335 348)  (1335 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (41 12)  (1347 348)  (1347 348)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (14 13)  (1320 349)  (1320 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (15 13)  (1321 349)  (1321 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (16 13)  (1322 349)  (1322 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (17 13)  (1323 349)  (1323 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1327 349)  (1327 349)  routing T_25_21.sp4_v_b_35 <X> T_25_21.lc_trk_g3_3
 (22 13)  (1328 349)  (1328 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 349)  (1329 349)  routing T_25_21.sp4_v_t_15 <X> T_25_21.lc_trk_g3_2
 (30 13)  (1336 349)  (1336 349)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.wire_bram/ram/WDATA_9
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (12 14)  (1318 350)  (1318 350)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 350)  (1327 350)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g3_7
 (22 14)  (1328 350)  (1328 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 350)  (1329 350)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g3_7
 (27 14)  (1333 350)  (1333 350)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_8
 (28 14)  (1334 350)  (1334 350)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_8
 (29 14)  (1335 350)  (1335 350)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (39 14)  (1345 350)  (1345 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_8 sp4_v_b_46
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (11 15)  (1317 351)  (1317 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (13 15)  (1319 351)  (1319 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (21 15)  (1327 351)  (1327 351)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g3_7
 (30 15)  (1336 351)  (1336 351)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_8


LogicTile_26_21

 (12 3)  (1360 339)  (1360 339)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_t_39
 (11 6)  (1359 342)  (1359 342)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_v_t_40
 (4 9)  (1352 345)  (1352 345)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_r_6
 (13 9)  (1361 345)  (1361 345)  routing T_26_21.sp4_v_t_38 <X> T_26_21.sp4_h_r_8
 (8 10)  (1356 346)  (1356 346)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_l_42
 (9 10)  (1357 346)  (1357 346)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_l_42
 (10 10)  (1358 346)  (1358 346)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_l_42
 (5 14)  (1353 350)  (1353 350)  routing T_26_21.sp4_v_t_38 <X> T_26_21.sp4_h_l_44
 (4 15)  (1352 351)  (1352 351)  routing T_26_21.sp4_v_t_38 <X> T_26_21.sp4_h_l_44
 (6 15)  (1354 351)  (1354 351)  routing T_26_21.sp4_v_t_38 <X> T_26_21.sp4_h_l_44


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23
 (11 6)  (1413 342)  (1413 342)  routing T_27_21.sp4_h_l_37 <X> T_27_21.sp4_v_t_40
 (6 14)  (1408 350)  (1408 350)  routing T_27_21.sp4_h_l_41 <X> T_27_21.sp4_v_t_44
 (8 14)  (1410 350)  (1410 350)  routing T_27_21.sp4_v_t_41 <X> T_27_21.sp4_h_l_47
 (9 14)  (1411 350)  (1411 350)  routing T_27_21.sp4_v_t_41 <X> T_27_21.sp4_h_l_47
 (10 14)  (1412 350)  (1412 350)  routing T_27_21.sp4_v_t_41 <X> T_27_21.sp4_h_l_47


LogicTile_28_21

 (5 6)  (1461 342)  (1461 342)  routing T_28_21.sp4_v_t_44 <X> T_28_21.sp4_h_l_38
 (4 7)  (1460 343)  (1460 343)  routing T_28_21.sp4_v_t_44 <X> T_28_21.sp4_h_l_38
 (6 7)  (1462 343)  (1462 343)  routing T_28_21.sp4_v_t_44 <X> T_28_21.sp4_h_l_38


LogicTile_30_21

 (11 0)  (1575 336)  (1575 336)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2
 (13 0)  (1577 336)  (1577 336)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2
 (11 1)  (1575 337)  (1575 337)  routing T_30_21.sp4_h_l_43 <X> T_30_21.sp4_h_r_2
 (12 1)  (1576 337)  (1576 337)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2
 (13 1)  (1577 337)  (1577 337)  routing T_30_21.sp4_h_l_43 <X> T_30_21.sp4_h_r_2
 (2 6)  (1566 342)  (1566 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_32_21

 (3 0)  (1675 336)  (1675 336)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 1)  (1675 337)  (1675 337)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 3)  (1730 339)  (1730 339)  routing T_33_21.span4_horz_26 <X> T_33_21.lc_trk_g0_2
 (5 3)  (1731 339)  (1731 339)  routing T_33_21.span4_horz_26 <X> T_33_21.lc_trk_g0_2
 (6 3)  (1732 339)  (1732 339)  routing T_33_21.span4_horz_26 <X> T_33_21.lc_trk_g0_2
 (7 3)  (1733 339)  (1733 339)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (11 4)  (1737 340)  (1737 340)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g0_2 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 343)  (1734 343)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (5 10)  (1731 346)  (1731 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (6 10)  (1732 346)  (1732 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (7 10)  (1733 346)  (1733 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 346)  (1734 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (4 11)  (1730 347)  (1730 347)  routing T_33_21.span12_horz_18 <X> T_33_21.lc_trk_g1_2
 (6 11)  (1732 347)  (1732 347)  routing T_33_21.span12_horz_18 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (8 11)  (1734 347)  (1734 347)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 348)  (1738 348)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_t_15
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (1 11)  (16 331)  (16 331)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_7_20

 (3 8)  (345 328)  (345 328)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_b_1
 (3 9)  (345 329)  (345 329)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_b_1


RAM_Tile_8_20

 (3 4)  (399 324)  (399 324)  routing T_8_20.sp12_v_t_23 <X> T_8_20.sp12_h_r_0
 (8 7)  (404 327)  (404 327)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_t_41
 (9 7)  (405 327)  (405 327)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_t_41
 (10 7)  (406 327)  (406 327)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_t_41
 (4 9)  (400 329)  (400 329)  routing T_8_20.sp4_v_t_36 <X> T_8_20.sp4_h_r_6
 (4 14)  (400 334)  (400 334)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44
 (6 14)  (402 334)  (402 334)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44
 (5 15)  (401 335)  (401 335)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44


LogicTile_9_20

 (3 0)  (441 320)  (441 320)  routing T_9_20.sp12_h_r_0 <X> T_9_20.sp12_v_b_0
 (3 1)  (441 321)  (441 321)  routing T_9_20.sp12_h_r_0 <X> T_9_20.sp12_v_b_0
 (13 5)  (451 325)  (451 325)  routing T_9_20.sp4_v_t_37 <X> T_9_20.sp4_h_r_5


LogicTile_10_20

 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (51 15)  (543 335)  (543 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_20

 (4 1)  (550 321)  (550 321)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_h_r_0
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (47 7)  (593 327)  (593 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 10)  (560 330)  (560 330)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 333)  (564 333)  routing T_11_20.sp4_r_v_b_41 <X> T_11_20.lc_trk_g3_1


LogicTile_12_20

 (9 2)  (609 322)  (609 322)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_h_l_36
 (10 2)  (610 322)  (610 322)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_h_l_36
 (8 7)  (608 327)  (608 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (9 7)  (609 327)  (609 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (10 7)  (610 327)  (610 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (5 12)  (605 332)  (605 332)  routing T_12_20.sp4_h_l_43 <X> T_12_20.sp4_h_r_9
 (4 13)  (604 333)  (604 333)  routing T_12_20.sp4_h_l_43 <X> T_12_20.sp4_h_r_9
 (9 14)  (609 334)  (609 334)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_h_l_47
 (10 14)  (610 334)  (610 334)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_h_l_47


LogicTile_13_20

 (3 0)  (657 320)  (657 320)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_v_b_0
 (6 0)  (660 320)  (660 320)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_v_b_0
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp12_h_r_11 <X> T_13_20.lc_trk_g0_3
 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (3 1)  (657 321)  (657 321)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_v_b_0
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (46 1)  (700 321)  (700 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (702 321)  (702 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g0_7
 (14 3)  (668 323)  (668 323)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g0_4
 (15 3)  (669 323)  (669 323)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (675 323)  (675 323)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g0_7
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g0_6
 (15 4)  (669 324)  (669 324)  routing T_13_20.sp12_h_r_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.sp12_h_r_1 <X> T_13_20.lc_trk_g1_1
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp12_h_r_1 <X> T_13_20.lc_trk_g1_1
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_h_l_9 <X> T_13_20.lc_trk_g1_4
 (14 7)  (668 327)  (668 327)  routing T_13_20.sp4_h_l_9 <X> T_13_20.lc_trk_g1_4
 (15 7)  (669 327)  (669 327)  routing T_13_20.sp4_h_l_9 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_h_l_9 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (51 9)  (705 329)  (705 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 12)  (665 332)  (665 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (48 12)  (702 332)  (702 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (706 332)  (706 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit


LogicTile_14_20

 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (5 6)  (713 326)  (713 326)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_h_l_38
 (6 7)  (714 327)  (714 327)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_h_l_38
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_4
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 328)  (759 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (0 12)  (708 332)  (708 332)  routing T_14_20.glb_netwk_2 <X> T_14_20.glb2local_3
 (1 12)  (709 332)  (709 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g3_2


LogicTile_15_20

 (3 1)  (765 321)  (765 321)  routing T_15_20.sp12_h_l_23 <X> T_15_20.sp12_v_b_0
 (12 12)  (774 332)  (774 332)  routing T_15_20.sp4_v_t_46 <X> T_15_20.sp4_h_r_11


LogicTile_16_20

 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (46 0)  (862 320)  (862 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (822 321)  (822 321)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_h_r_0
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g0_3
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (53 1)  (869 321)  (869 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 6)  (827 326)  (827 326)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_t_40
 (4 10)  (820 330)  (820 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (6 10)  (822 330)  (822 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (8 10)  (824 330)  (824 330)  routing T_16_20.sp4_h_r_7 <X> T_16_20.sp4_h_l_42
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (826 334)  (826 334)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_l_47
 (25 14)  (841 334)  (841 334)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6
 (0 15)  (816 335)  (816 335)  routing T_16_20.glb_netwk_2 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6


LogicTile_17_20

 (14 0)  (888 320)  (888 320)  routing T_17_20.lft_op_0 <X> T_17_20.lc_trk_g0_0
 (6 1)  (880 321)  (880 321)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_h_r_0
 (15 1)  (889 321)  (889 321)  routing T_17_20.lft_op_0 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 8)  (877 328)  (877 328)  routing T_17_20.sp12_h_r_1 <X> T_17_20.sp12_v_b_1
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_v_b_6
 (21 8)  (895 328)  (895 328)  routing T_17_20.sp4_h_r_35 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_h_r_35 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_h_r_35 <X> T_17_20.lc_trk_g2_3
 (3 9)  (877 329)  (877 329)  routing T_17_20.sp12_h_r_1 <X> T_17_20.sp12_v_b_1
 (5 9)  (879 329)  (879 329)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_v_b_6
 (8 10)  (882 330)  (882 330)  routing T_17_20.sp4_v_t_42 <X> T_17_20.sp4_h_l_42
 (9 10)  (883 330)  (883 330)  routing T_17_20.sp4_v_t_42 <X> T_17_20.sp4_h_l_42
 (4 11)  (878 331)  (878 331)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_43
 (6 11)  (880 331)  (880 331)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_43
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_6
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (51 12)  (925 332)  (925 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_6
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (874 335)  (874 335)  routing T_17_20.glb_netwk_2 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_18_20

 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (937 322)  (937 322)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_h_l_36
 (10 2)  (938 322)  (938 322)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_h_l_36
 (5 8)  (933 328)  (933 328)  routing T_18_20.sp4_v_t_43 <X> T_18_20.sp4_h_r_6
 (14 8)  (942 328)  (942 328)  routing T_18_20.sp4_h_r_40 <X> T_18_20.lc_trk_g2_0
 (14 9)  (942 329)  (942 329)  routing T_18_20.sp4_h_r_40 <X> T_18_20.lc_trk_g2_0
 (15 9)  (943 329)  (943 329)  routing T_18_20.sp4_h_r_40 <X> T_18_20.lc_trk_g2_0
 (16 9)  (944 329)  (944 329)  routing T_18_20.sp4_h_r_40 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (47 10)  (975 330)  (975 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (979 330)  (979 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (51 11)  (979 331)  (979 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (932 332)  (932 332)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_v_b_9
 (6 12)  (934 332)  (934 332)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_v_b_9
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 335)  (928 335)  routing T_18_20.glb_netwk_2 <X> T_18_20.wire_logic_cluster/lc_7/s_r


LogicTile_19_20

 (11 0)  (993 320)  (993 320)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_b_2
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 320)  (1005 320)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g0_3
 (24 0)  (1006 320)  (1006 320)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g0_3
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g0_3
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 322)  (987 322)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_h_l_37
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (4 3)  (986 323)  (986 323)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_h_l_37
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (47 3)  (1029 323)  (1029 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (994 324)  (994 324)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_r_5
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (11 5)  (993 325)  (993 325)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_r_5
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (4 6)  (986 326)  (986 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (6 6)  (988 326)  (988 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (26 6)  (1008 326)  (1008 326)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (50 6)  (1032 326)  (1032 326)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1034 326)  (1034 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (987 327)  (987 327)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (27 7)  (1009 327)  (1009 327)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (41 7)  (1023 327)  (1023 327)  LC_3 Logic Functioning bit
 (47 7)  (1029 327)  (1029 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (986 328)  (986 328)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_b_6
 (6 8)  (988 328)  (988 328)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_b_6
 (5 9)  (987 329)  (987 329)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_b_6
 (3 10)  (985 330)  (985 330)  routing T_19_20.sp12_h_r_1 <X> T_19_20.sp12_h_l_22
 (3 11)  (985 331)  (985 331)  routing T_19_20.sp12_h_r_1 <X> T_19_20.sp12_h_l_22
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp4_v_b_46 <X> T_19_20.lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.sp4_v_b_46 <X> T_19_20.lc_trk_g2_6
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1000 333)  (1000 333)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (21 14)  (1003 334)  (1003 334)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g3_7
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 334)  (1005 334)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g3_7
 (24 14)  (1006 334)  (1006 334)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g3_7
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6
 (14 15)  (996 335)  (996 335)  routing T_19_20.sp4_r_v_b_44 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g3_7
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 335)  (1005 335)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6
 (25 15)  (1007 335)  (1007 335)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6


LogicTile_20_20

 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (44 0)  (1080 320)  (1080 320)  LC_0 Logic Functioning bit
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.sp4_r_v_b_33 <X> T_20_20.lc_trk_g0_2
 (30 1)  (1066 321)  (1066 321)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (49 1)  (1085 321)  (1085 321)  Carry_In_Mux bit 

 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 322)  (1052 322)  routing T_20_20.sp4_v_b_5 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1054 322)  (1054 322)  routing T_20_20.sp4_v_b_5 <X> T_20_20.lc_trk_g0_5
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 322)  (1063 322)  routing T_20_20.lc_trk_g1_1 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (9 3)  (1045 323)  (1045 323)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_v_t_36
 (10 3)  (1046 323)  (1046 323)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_v_t_36
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 323)  (1069 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (43 3)  (1079 323)  (1079 323)  LC_1 Logic Functioning bit
 (47 3)  (1083 323)  (1083 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1087 323)  (1087 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (1053 324)  (1053 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 324)  (1054 324)  routing T_20_20.bnr_op_1 <X> T_20_20.lc_trk_g1_1
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (46 4)  (1082 324)  (1082 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (1054 325)  (1054 325)  routing T_20_20.bnr_op_1 <X> T_20_20.lc_trk_g1_1
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (51 5)  (1087 325)  (1087 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (47 6)  (1083 326)  (1083 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (5 8)  (1041 328)  (1041 328)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 328)  (1070 328)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (46 8)  (1082 328)  (1082 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (1040 329)  (1040 329)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (6 9)  (1042 329)  (1042 329)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (27 9)  (1063 329)  (1063 329)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (52 9)  (1088 329)  (1088 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (10 10)  (1046 330)  (1046 330)  routing T_20_20.sp4_v_b_2 <X> T_20_20.sp4_h_l_42
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (21 11)  (1057 331)  (1057 331)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (0 12)  (1036 332)  (1036 332)  routing T_20_20.glb_netwk_2 <X> T_20_20.glb2local_3
 (1 12)  (1037 332)  (1037 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_v_t_30 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_v_t_30 <X> T_20_20.lc_trk_g3_3
 (14 13)  (1050 333)  (1050 333)  routing T_20_20.sp4_r_v_b_40 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_r_v_b_41 <X> T_20_20.lc_trk_g3_1
 (8 14)  (1044 334)  (1044 334)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_h_l_47
 (9 14)  (1045 334)  (1045 334)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_h_l_47
 (16 14)  (1052 334)  (1052 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (26 14)  (1062 334)  (1062 334)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 334)  (1063 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 334)  (1064 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 334)  (1071 334)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_7
 (42 14)  (1078 334)  (1078 334)  LC_7 Logic Functioning bit
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (51 14)  (1087 334)  (1087 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1050 335)  (1050 335)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g3_4
 (15 15)  (1051 335)  (1051 335)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g3_4
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1069 335)  (1069 335)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_7
 (34 15)  (1070 335)  (1070 335)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_7
 (35 15)  (1071 335)  (1071 335)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_7
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (40 15)  (1076 335)  (1076 335)  LC_7 Logic Functioning bit
 (42 15)  (1078 335)  (1078 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit
 (48 15)  (1084 335)  (1084 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_20

 (9 0)  (1099 320)  (1099 320)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_r_1
 (27 0)  (1117 320)  (1117 320)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 320)  (1118 320)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 320)  (1134 320)  LC_0 Logic Functioning bit
 (6 1)  (1096 321)  (1096 321)  routing T_21_20.sp4_h_l_37 <X> T_21_20.sp4_h_r_0
 (30 1)  (1120 321)  (1120 321)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 321)  (1123 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.input_2_0
 (34 1)  (1124 321)  (1124 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.input_2_0
 (3 2)  (1093 322)  (1093 322)  routing T_21_20.sp12_v_t_23 <X> T_21_20.sp12_h_l_23
 (9 2)  (1099 322)  (1099 322)  routing T_21_20.sp4_h_r_10 <X> T_21_20.sp4_h_l_36
 (10 2)  (1100 322)  (1100 322)  routing T_21_20.sp4_h_r_10 <X> T_21_20.sp4_h_l_36
 (21 2)  (1111 322)  (1111 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (22 2)  (1112 322)  (1112 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 322)  (1113 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (24 2)  (1114 322)  (1114 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (28 2)  (1118 322)  (1118 322)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (44 2)  (1134 322)  (1134 322)  LC_1 Logic Functioning bit
 (21 3)  (1111 323)  (1111 323)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 323)  (1122 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 323)  (1123 323)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.input_2_1
 (15 4)  (1105 324)  (1105 324)  routing T_21_20.sp4_h_r_1 <X> T_21_20.lc_trk_g1_1
 (16 4)  (1106 324)  (1106 324)  routing T_21_20.sp4_h_r_1 <X> T_21_20.lc_trk_g1_1
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (44 4)  (1134 324)  (1134 324)  LC_2 Logic Functioning bit
 (18 5)  (1108 325)  (1108 325)  routing T_21_20.sp4_h_r_1 <X> T_21_20.lc_trk_g1_1
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1123 325)  (1123 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_2
 (34 5)  (1124 325)  (1124 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_2
 (35 5)  (1125 325)  (1125 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_2
 (15 6)  (1105 326)  (1105 326)  routing T_21_20.sp4_h_r_13 <X> T_21_20.lc_trk_g1_5
 (16 6)  (1106 326)  (1106 326)  routing T_21_20.sp4_h_r_13 <X> T_21_20.lc_trk_g1_5
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 326)  (1108 326)  routing T_21_20.sp4_h_r_13 <X> T_21_20.lc_trk_g1_5
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (44 6)  (1134 326)  (1134 326)  LC_3 Logic Functioning bit
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 327)  (1123 327)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_3
 (35 7)  (1125 327)  (1125 327)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_3
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp12_v_t_6 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 328)  (1113 328)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g2_3
 (24 8)  (1114 328)  (1114 328)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g2_3
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.rgt_op_2 <X> T_21_20.lc_trk_g2_2
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (35 8)  (1125 328)  (1125 328)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_4
 (44 8)  (1134 328)  (1134 328)  LC_4 Logic Functioning bit
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.rgt_op_2 <X> T_21_20.lc_trk_g2_2
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 329)  (1122 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1123 329)  (1123 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_4
 (34 9)  (1124 329)  (1124 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_4
 (35 9)  (1125 329)  (1125 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_4
 (16 10)  (1106 330)  (1106 330)  routing T_21_20.sp12_v_b_21 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 330)  (1113 330)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g2_7
 (24 10)  (1114 330)  (1114 330)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g2_7
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (35 10)  (1125 330)  (1125 330)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.input_2_5
 (44 10)  (1134 330)  (1134 330)  LC_5 Logic Functioning bit
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp12_v_b_21 <X> T_21_20.lc_trk_g2_5
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp12_v_b_14 <X> T_21_20.lc_trk_g2_6
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.input_2_5
 (34 11)  (1124 331)  (1124 331)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.input_2_5
 (35 11)  (1125 331)  (1125 331)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.input_2_5
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.rgt_op_0 <X> T_21_20.lc_trk_g3_0
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_v_t_12 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.sp4_v_t_12 <X> T_21_20.lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1113 332)  (1113 332)  routing T_21_20.sp12_v_b_11 <X> T_21_20.lc_trk_g3_3
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (44 12)  (1134 332)  (1134 332)  LC_6 Logic Functioning bit
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.rgt_op_0 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1115 333)  (1115 333)  routing T_21_20.sp4_r_v_b_42 <X> T_21_20.lc_trk_g3_2
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1124 333)  (1124 333)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.input_2_6
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g3_5
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp12_v_t_12 <X> T_21_20.lc_trk_g3_7
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (35 14)  (1125 334)  (1125 334)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_7
 (44 14)  (1134 334)  (1134 334)  LC_7 Logic Functioning bit
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 335)  (1115 335)  routing T_21_20.sp4_r_v_b_46 <X> T_21_20.lc_trk_g3_6
 (30 15)  (1120 335)  (1120 335)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 335)  (1123 335)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_7


LogicTile_22_20

 (4 0)  (1148 320)  (1148 320)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_v_b_0
 (26 0)  (1170 320)  (1170 320)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 320)  (1178 320)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (40 0)  (1184 320)  (1184 320)  LC_0 Logic Functioning bit
 (41 0)  (1185 320)  (1185 320)  LC_0 Logic Functioning bit
 (42 0)  (1186 320)  (1186 320)  LC_0 Logic Functioning bit
 (5 1)  (1149 321)  (1149 321)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_v_b_0
 (27 1)  (1171 321)  (1171 321)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 321)  (1172 321)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 321)  (1178 321)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.input_2_0
 (35 1)  (1179 321)  (1179 321)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.input_2_0
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (40 1)  (1184 321)  (1184 321)  LC_0 Logic Functioning bit
 (41 1)  (1185 321)  (1185 321)  LC_0 Logic Functioning bit
 (43 1)  (1187 321)  (1187 321)  LC_0 Logic Functioning bit
 (15 2)  (1159 322)  (1159 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 322)  (1162 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (27 2)  (1171 322)  (1171 322)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 322)  (1178 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 322)  (1179 322)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.input_2_1
 (37 2)  (1181 322)  (1181 322)  LC_1 Logic Functioning bit
 (38 2)  (1182 322)  (1182 322)  LC_1 Logic Functioning bit
 (39 2)  (1183 322)  (1183 322)  LC_1 Logic Functioning bit
 (40 2)  (1184 322)  (1184 322)  LC_1 Logic Functioning bit
 (41 2)  (1185 322)  (1185 322)  LC_1 Logic Functioning bit
 (42 2)  (1186 322)  (1186 322)  LC_1 Logic Functioning bit
 (43 2)  (1187 322)  (1187 322)  LC_1 Logic Functioning bit
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 323)  (1174 323)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (37 3)  (1181 323)  (1181 323)  LC_1 Logic Functioning bit
 (38 3)  (1182 323)  (1182 323)  LC_1 Logic Functioning bit
 (39 3)  (1183 323)  (1183 323)  LC_1 Logic Functioning bit
 (40 3)  (1184 323)  (1184 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (42 3)  (1186 323)  (1186 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (12 4)  (1156 324)  (1156 324)  routing T_22_20.sp4_v_b_11 <X> T_22_20.sp4_h_r_5
 (14 4)  (1158 324)  (1158 324)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (21 4)  (1165 324)  (1165 324)  routing T_22_20.sp4_h_r_19 <X> T_22_20.lc_trk_g1_3
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 324)  (1167 324)  routing T_22_20.sp4_h_r_19 <X> T_22_20.lc_trk_g1_3
 (24 4)  (1168 324)  (1168 324)  routing T_22_20.sp4_h_r_19 <X> T_22_20.lc_trk_g1_3
 (26 4)  (1170 324)  (1170 324)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 324)  (1178 324)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (37 4)  (1181 324)  (1181 324)  LC_2 Logic Functioning bit
 (39 4)  (1183 324)  (1183 324)  LC_2 Logic Functioning bit
 (40 4)  (1184 324)  (1184 324)  LC_2 Logic Functioning bit
 (42 4)  (1186 324)  (1186 324)  LC_2 Logic Functioning bit
 (10 5)  (1154 325)  (1154 325)  routing T_22_20.sp4_h_r_11 <X> T_22_20.sp4_v_b_4
 (11 5)  (1155 325)  (1155 325)  routing T_22_20.sp4_v_b_11 <X> T_22_20.sp4_h_r_5
 (13 5)  (1157 325)  (1157 325)  routing T_22_20.sp4_v_b_11 <X> T_22_20.sp4_h_r_5
 (14 5)  (1158 325)  (1158 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (15 5)  (1159 325)  (1159 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (16 5)  (1160 325)  (1160 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (1165 325)  (1165 325)  routing T_22_20.sp4_h_r_19 <X> T_22_20.lc_trk_g1_3
 (27 5)  (1171 325)  (1171 325)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 325)  (1172 325)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 325)  (1173 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 325)  (1176 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1178 325)  (1178 325)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.input_2_2
 (35 5)  (1179 325)  (1179 325)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.input_2_2
 (39 5)  (1183 325)  (1183 325)  LC_2 Logic Functioning bit
 (40 5)  (1184 325)  (1184 325)  LC_2 Logic Functioning bit
 (42 5)  (1186 325)  (1186 325)  LC_2 Logic Functioning bit
 (3 6)  (1147 326)  (1147 326)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_t_23
 (8 6)  (1152 326)  (1152 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (9 6)  (1153 326)  (1153 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (10 6)  (1154 326)  (1154 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (11 6)  (1155 326)  (1155 326)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_v_t_40
 (12 6)  (1156 326)  (1156 326)  routing T_22_20.sp4_v_b_5 <X> T_22_20.sp4_h_l_40
 (21 6)  (1165 326)  (1165 326)  routing T_22_20.bnr_op_7 <X> T_22_20.lc_trk_g1_7
 (22 6)  (1166 326)  (1166 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1170 326)  (1170 326)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 326)  (1174 326)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 326)  (1175 326)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 326)  (1178 326)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 326)  (1179 326)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (39 6)  (1183 326)  (1183 326)  LC_3 Logic Functioning bit
 (40 6)  (1184 326)  (1184 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (3 7)  (1147 327)  (1147 327)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_t_23
 (12 7)  (1156 327)  (1156 327)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_v_t_40
 (21 7)  (1165 327)  (1165 327)  routing T_22_20.bnr_op_7 <X> T_22_20.lc_trk_g1_7
 (28 7)  (1172 327)  (1172 327)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1177 327)  (1177 327)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_3
 (34 7)  (1178 327)  (1178 327)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_3
 (35 7)  (1179 327)  (1179 327)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_3
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (39 7)  (1183 327)  (1183 327)  LC_3 Logic Functioning bit
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (41 7)  (1185 327)  (1185 327)  LC_3 Logic Functioning bit
 (51 7)  (1195 327)  (1195 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g2_0
 (14 9)  (1158 329)  (1158 329)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g2_0
 (15 9)  (1159 329)  (1159 329)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g2_0
 (16 9)  (1160 329)  (1160 329)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (9 10)  (1153 330)  (1153 330)  routing T_22_20.sp4_v_b_7 <X> T_22_20.sp4_h_l_42
 (14 10)  (1158 330)  (1158 330)  routing T_22_20.rgt_op_4 <X> T_22_20.lc_trk_g2_4
 (15 10)  (1159 330)  (1159 330)  routing T_22_20.rgt_op_5 <X> T_22_20.lc_trk_g2_5
 (17 10)  (1161 330)  (1161 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 330)  (1162 330)  routing T_22_20.rgt_op_5 <X> T_22_20.lc_trk_g2_5
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (40 10)  (1184 330)  (1184 330)  LC_5 Logic Functioning bit
 (42 10)  (1186 330)  (1186 330)  LC_5 Logic Functioning bit
 (15 11)  (1159 331)  (1159 331)  routing T_22_20.rgt_op_4 <X> T_22_20.lc_trk_g2_4
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (15 14)  (1159 334)  (1159 334)  routing T_22_20.tnr_op_5 <X> T_22_20.lc_trk_g3_5
 (17 14)  (1161 334)  (1161 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1170 334)  (1170 334)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 334)  (1172 334)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 334)  (1173 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 334)  (1175 334)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 334)  (1178 334)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 334)  (1180 334)  LC_7 Logic Functioning bit
 (38 14)  (1182 334)  (1182 334)  LC_7 Logic Functioning bit
 (40 14)  (1184 334)  (1184 334)  LC_7 Logic Functioning bit
 (42 14)  (1186 334)  (1186 334)  LC_7 Logic Functioning bit
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (1172 335)  (1172 335)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 335)  (1173 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 335)  (1175 335)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1181 335)  (1181 335)  LC_7 Logic Functioning bit
 (39 15)  (1183 335)  (1183 335)  LC_7 Logic Functioning bit
 (41 15)  (1185 335)  (1185 335)  LC_7 Logic Functioning bit
 (43 15)  (1187 335)  (1187 335)  LC_7 Logic Functioning bit


LogicTile_23_20

 (12 0)  (1210 320)  (1210 320)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_2
 (15 0)  (1213 320)  (1213 320)  routing T_23_20.top_op_1 <X> T_23_20.lc_trk_g0_1
 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (41 0)  (1239 320)  (1239 320)  LC_0 Logic Functioning bit
 (42 0)  (1240 320)  (1240 320)  LC_0 Logic Functioning bit
 (43 0)  (1241 320)  (1241 320)  LC_0 Logic Functioning bit
 (11 1)  (1209 321)  (1209 321)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_2
 (18 1)  (1216 321)  (1216 321)  routing T_23_20.top_op_1 <X> T_23_20.lc_trk_g0_1
 (26 1)  (1224 321)  (1224 321)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 321)  (1228 321)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 321)  (1231 321)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.input_2_0
 (34 1)  (1232 321)  (1232 321)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.input_2_0
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (40 1)  (1238 321)  (1238 321)  LC_0 Logic Functioning bit
 (42 1)  (1240 321)  (1240 321)  LC_0 Logic Functioning bit
 (43 1)  (1241 321)  (1241 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 322)  (1209 322)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_39
 (22 2)  (1220 322)  (1220 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1222 322)  (1222 322)  routing T_23_20.bot_op_7 <X> T_23_20.lc_trk_g0_7
 (31 2)  (1229 322)  (1229 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 322)  (1232 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (38 2)  (1236 322)  (1236 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (45 2)  (1243 322)  (1243 322)  LC_1 Logic Functioning bit
 (12 3)  (1210 323)  (1210 323)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_39
 (31 3)  (1229 323)  (1229 323)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 323)  (1234 323)  LC_1 Logic Functioning bit
 (37 3)  (1235 323)  (1235 323)  LC_1 Logic Functioning bit
 (38 3)  (1236 323)  (1236 323)  LC_1 Logic Functioning bit
 (39 3)  (1237 323)  (1237 323)  LC_1 Logic Functioning bit
 (48 3)  (1246 323)  (1246 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1249 323)  (1249 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (1210 324)  (1210 324)  routing T_23_20.sp4_v_b_5 <X> T_23_20.sp4_h_r_5
 (21 4)  (1219 324)  (1219 324)  routing T_23_20.wire_logic_cluster/lc_3/out <X> T_23_20.lc_trk_g1_3
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 5)  (1209 325)  (1209 325)  routing T_23_20.sp4_v_b_5 <X> T_23_20.sp4_h_r_5
 (14 6)  (1212 326)  (1212 326)  routing T_23_20.bnr_op_4 <X> T_23_20.lc_trk_g1_4
 (21 6)  (1219 326)  (1219 326)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g1_7
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1221 326)  (1221 326)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g1_7
 (24 6)  (1222 326)  (1222 326)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g1_7
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 326)  (1232 326)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (38 6)  (1236 326)  (1236 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (45 6)  (1243 326)  (1243 326)  LC_3 Logic Functioning bit
 (46 6)  (1244 326)  (1244 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1249 326)  (1249 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1212 327)  (1212 327)  routing T_23_20.bnr_op_4 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 7)  (1229 327)  (1229 327)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 327)  (1234 327)  LC_3 Logic Functioning bit
 (37 7)  (1235 327)  (1235 327)  LC_3 Logic Functioning bit
 (38 7)  (1236 327)  (1236 327)  LC_3 Logic Functioning bit
 (39 7)  (1237 327)  (1237 327)  LC_3 Logic Functioning bit
 (51 7)  (1249 327)  (1249 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1203 328)  (1203 328)  routing T_23_20.sp4_v_b_0 <X> T_23_20.sp4_h_r_6
 (21 8)  (1219 328)  (1219 328)  routing T_23_20.sp4_h_r_43 <X> T_23_20.lc_trk_g2_3
 (22 8)  (1220 328)  (1220 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1221 328)  (1221 328)  routing T_23_20.sp4_h_r_43 <X> T_23_20.lc_trk_g2_3
 (24 8)  (1222 328)  (1222 328)  routing T_23_20.sp4_h_r_43 <X> T_23_20.lc_trk_g2_3
 (31 8)  (1229 328)  (1229 328)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 328)  (1231 328)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 328)  (1234 328)  LC_4 Logic Functioning bit
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (38 8)  (1236 328)  (1236 328)  LC_4 Logic Functioning bit
 (39 8)  (1237 328)  (1237 328)  LC_4 Logic Functioning bit
 (45 8)  (1243 328)  (1243 328)  LC_4 Logic Functioning bit
 (4 9)  (1202 329)  (1202 329)  routing T_23_20.sp4_v_b_0 <X> T_23_20.sp4_h_r_6
 (6 9)  (1204 329)  (1204 329)  routing T_23_20.sp4_v_b_0 <X> T_23_20.sp4_h_r_6
 (21 9)  (1219 329)  (1219 329)  routing T_23_20.sp4_h_r_43 <X> T_23_20.lc_trk_g2_3
 (22 9)  (1220 329)  (1220 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 329)  (1221 329)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g2_2
 (24 9)  (1222 329)  (1222 329)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g2_2
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 329)  (1234 329)  LC_4 Logic Functioning bit
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (38 9)  (1236 329)  (1236 329)  LC_4 Logic Functioning bit
 (39 9)  (1237 329)  (1237 329)  LC_4 Logic Functioning bit
 (48 9)  (1246 329)  (1246 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 329)  (1249 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1221 330)  (1221 330)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (24 10)  (1222 330)  (1222 330)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (26 10)  (1224 330)  (1224 330)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 330)  (1225 330)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 330)  (1226 330)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 330)  (1232 330)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 330)  (1234 330)  LC_5 Logic Functioning bit
 (37 10)  (1235 330)  (1235 330)  LC_5 Logic Functioning bit
 (43 10)  (1241 330)  (1241 330)  LC_5 Logic Functioning bit
 (21 11)  (1219 331)  (1219 331)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (27 11)  (1225 331)  (1225 331)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 331)  (1227 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 331)  (1229 331)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 331)  (1230 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1234 331)  (1234 331)  LC_5 Logic Functioning bit
 (37 11)  (1235 331)  (1235 331)  LC_5 Logic Functioning bit
 (42 11)  (1240 331)  (1240 331)  LC_5 Logic Functioning bit
 (43 11)  (1241 331)  (1241 331)  LC_5 Logic Functioning bit
 (17 12)  (1215 332)  (1215 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 332)  (1216 332)  routing T_23_20.wire_logic_cluster/lc_1/out <X> T_23_20.lc_trk_g3_1
 (21 12)  (1219 332)  (1219 332)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g3_3
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 332)  (1221 332)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g3_3
 (24 12)  (1222 332)  (1222 332)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g3_3
 (27 12)  (1225 332)  (1225 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 332)  (1226 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 332)  (1227 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 332)  (1228 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 332)  (1229 332)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 332)  (1234 332)  LC_6 Logic Functioning bit
 (39 12)  (1237 332)  (1237 332)  LC_6 Logic Functioning bit
 (40 12)  (1238 332)  (1238 332)  LC_6 Logic Functioning bit
 (42 12)  (1240 332)  (1240 332)  LC_6 Logic Functioning bit
 (50 12)  (1248 332)  (1248 332)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1224 333)  (1224 333)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 333)  (1226 333)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 333)  (1229 333)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 333)  (1234 333)  LC_6 Logic Functioning bit
 (39 13)  (1237 333)  (1237 333)  LC_6 Logic Functioning bit
 (40 13)  (1238 333)  (1238 333)  LC_6 Logic Functioning bit
 (42 13)  (1240 333)  (1240 333)  LC_6 Logic Functioning bit
 (3 14)  (1201 334)  (1201 334)  routing T_23_20.sp12_h_r_1 <X> T_23_20.sp12_v_t_22
 (14 14)  (1212 334)  (1212 334)  routing T_23_20.wire_logic_cluster/lc_4/out <X> T_23_20.lc_trk_g3_4
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 334)  (1225 334)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 334)  (1226 334)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 334)  (1232 334)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 334)  (1234 334)  LC_7 Logic Functioning bit
 (37 14)  (1235 334)  (1235 334)  LC_7 Logic Functioning bit
 (40 14)  (1238 334)  (1238 334)  LC_7 Logic Functioning bit
 (43 14)  (1241 334)  (1241 334)  LC_7 Logic Functioning bit
 (51 14)  (1249 334)  (1249 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (1201 335)  (1201 335)  routing T_23_20.sp12_h_r_1 <X> T_23_20.sp12_v_t_22
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1225 335)  (1225 335)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 335)  (1229 335)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1234 335)  (1234 335)  LC_7 Logic Functioning bit
 (37 15)  (1235 335)  (1235 335)  LC_7 Logic Functioning bit
 (42 15)  (1240 335)  (1240 335)  LC_7 Logic Functioning bit
 (43 15)  (1241 335)  (1241 335)  LC_7 Logic Functioning bit


LogicTile_24_20

 (17 0)  (1269 320)  (1269 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 320)  (1270 320)  routing T_24_20.wire_logic_cluster/lc_1/out <X> T_24_20.lc_trk_g0_1
 (22 0)  (1274 320)  (1274 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 320)  (1276 320)  routing T_24_20.top_op_3 <X> T_24_20.lc_trk_g0_3
 (28 0)  (1280 320)  (1280 320)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 320)  (1283 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (37 0)  (1289 320)  (1289 320)  LC_0 Logic Functioning bit
 (38 0)  (1290 320)  (1290 320)  LC_0 Logic Functioning bit
 (39 0)  (1291 320)  (1291 320)  LC_0 Logic Functioning bit
 (41 0)  (1293 320)  (1293 320)  LC_0 Logic Functioning bit
 (45 0)  (1297 320)  (1297 320)  LC_0 Logic Functioning bit
 (47 0)  (1299 320)  (1299 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (1273 321)  (1273 321)  routing T_24_20.top_op_3 <X> T_24_20.lc_trk_g0_3
 (26 1)  (1278 321)  (1278 321)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 321)  (1279 321)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 321)  (1280 321)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 321)  (1282 321)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 321)  (1283 321)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 321)  (1284 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1285 321)  (1285 321)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_0
 (35 1)  (1287 321)  (1287 321)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_0
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (37 1)  (1289 321)  (1289 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (53 1)  (1305 321)  (1305 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 322)  (1252 322)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 322)  (1253 322)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 322)  (1254 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 322)  (1257 322)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_h_l_37
 (21 2)  (1273 322)  (1273 322)  routing T_24_20.sp4_v_b_15 <X> T_24_20.lc_trk_g0_7
 (22 2)  (1274 322)  (1274 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1275 322)  (1275 322)  routing T_24_20.sp4_v_b_15 <X> T_24_20.lc_trk_g0_7
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 322)  (1280 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 322)  (1282 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 322)  (1285 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (41 2)  (1293 322)  (1293 322)  LC_1 Logic Functioning bit
 (43 2)  (1295 322)  (1295 322)  LC_1 Logic Functioning bit
 (45 2)  (1297 322)  (1297 322)  LC_1 Logic Functioning bit
 (47 2)  (1299 322)  (1299 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (1256 323)  (1256 323)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_h_l_37
 (6 3)  (1258 323)  (1258 323)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_h_l_37
 (21 3)  (1273 323)  (1273 323)  routing T_24_20.sp4_v_b_15 <X> T_24_20.lc_trk_g0_7
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 323)  (1283 323)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 323)  (1284 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1285 323)  (1285 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.input_2_1
 (35 3)  (1287 323)  (1287 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.input_2_1
 (36 3)  (1288 323)  (1288 323)  LC_1 Logic Functioning bit
 (37 3)  (1289 323)  (1289 323)  LC_1 Logic Functioning bit
 (39 3)  (1291 323)  (1291 323)  LC_1 Logic Functioning bit
 (40 3)  (1292 323)  (1292 323)  LC_1 Logic Functioning bit
 (42 3)  (1294 323)  (1294 323)  LC_1 Logic Functioning bit
 (6 4)  (1258 324)  (1258 324)  routing T_24_20.sp4_v_t_37 <X> T_24_20.sp4_v_b_3
 (5 5)  (1257 325)  (1257 325)  routing T_24_20.sp4_v_t_37 <X> T_24_20.sp4_v_b_3
 (15 5)  (1267 325)  (1267 325)  routing T_24_20.bot_op_0 <X> T_24_20.lc_trk_g1_0
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1274 325)  (1274 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1276 325)  (1276 325)  routing T_24_20.top_op_2 <X> T_24_20.lc_trk_g1_2
 (25 5)  (1277 325)  (1277 325)  routing T_24_20.top_op_2 <X> T_24_20.lc_trk_g1_2
 (3 6)  (1255 326)  (1255 326)  routing T_24_20.sp12_h_r_0 <X> T_24_20.sp12_v_t_23
 (14 6)  (1266 326)  (1266 326)  routing T_24_20.wire_logic_cluster/lc_4/out <X> T_24_20.lc_trk_g1_4
 (25 6)  (1277 326)  (1277 326)  routing T_24_20.wire_logic_cluster/lc_6/out <X> T_24_20.lc_trk_g1_6
 (3 7)  (1255 327)  (1255 327)  routing T_24_20.sp12_h_r_0 <X> T_24_20.sp12_v_t_23
 (17 7)  (1269 327)  (1269 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1274 327)  (1274 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (6 8)  (1258 328)  (1258 328)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_v_b_6
 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1279 328)  (1279 328)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 328)  (1281 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 328)  (1282 328)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 328)  (1284 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 328)  (1286 328)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 328)  (1289 328)  LC_4 Logic Functioning bit
 (39 8)  (1291 328)  (1291 328)  LC_4 Logic Functioning bit
 (43 8)  (1295 328)  (1295 328)  LC_4 Logic Functioning bit
 (45 8)  (1297 328)  (1297 328)  LC_4 Logic Functioning bit
 (47 8)  (1299 328)  (1299 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (1257 329)  (1257 329)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_v_b_6
 (21 9)  (1273 329)  (1273 329)  routing T_24_20.sp4_r_v_b_35 <X> T_24_20.lc_trk_g2_3
 (22 9)  (1274 329)  (1274 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1278 329)  (1278 329)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 329)  (1279 329)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 329)  (1280 329)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 329)  (1281 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 329)  (1284 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1285 329)  (1285 329)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_4
 (35 9)  (1287 329)  (1287 329)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_4
 (37 9)  (1289 329)  (1289 329)  LC_4 Logic Functioning bit
 (41 9)  (1293 329)  (1293 329)  LC_4 Logic Functioning bit
 (43 9)  (1295 329)  (1295 329)  LC_4 Logic Functioning bit
 (17 10)  (1269 330)  (1269 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1270 330)  (1270 330)  routing T_24_20.wire_logic_cluster/lc_5/out <X> T_24_20.lc_trk_g2_5
 (21 10)  (1273 330)  (1273 330)  routing T_24_20.wire_logic_cluster/lc_7/out <X> T_24_20.lc_trk_g2_7
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1278 330)  (1278 330)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 330)  (1279 330)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 330)  (1280 330)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 330)  (1281 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 330)  (1285 330)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 330)  (1287 330)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.input_2_5
 (37 10)  (1289 330)  (1289 330)  LC_5 Logic Functioning bit
 (38 10)  (1290 330)  (1290 330)  LC_5 Logic Functioning bit
 (42 10)  (1294 330)  (1294 330)  LC_5 Logic Functioning bit
 (45 10)  (1297 330)  (1297 330)  LC_5 Logic Functioning bit
 (47 10)  (1299 330)  (1299 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (1280 331)  (1280 331)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 331)  (1281 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 331)  (1282 331)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 331)  (1283 331)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 331)  (1284 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1287 331)  (1287 331)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.input_2_5
 (36 11)  (1288 331)  (1288 331)  LC_5 Logic Functioning bit
 (39 11)  (1291 331)  (1291 331)  LC_5 Logic Functioning bit
 (40 11)  (1292 331)  (1292 331)  LC_5 Logic Functioning bit
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1279 332)  (1279 332)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 332)  (1281 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 332)  (1282 332)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 332)  (1286 332)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1289 332)  (1289 332)  LC_6 Logic Functioning bit
 (39 12)  (1291 332)  (1291 332)  LC_6 Logic Functioning bit
 (43 12)  (1295 332)  (1295 332)  LC_6 Logic Functioning bit
 (45 12)  (1297 332)  (1297 332)  LC_6 Logic Functioning bit
 (47 12)  (1299 332)  (1299 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (1273 333)  (1273 333)  routing T_24_20.sp4_r_v_b_43 <X> T_24_20.lc_trk_g3_3
 (26 13)  (1278 333)  (1278 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 333)  (1279 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 333)  (1280 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 333)  (1282 333)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 333)  (1283 333)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 333)  (1284 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1285 333)  (1285 333)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_6
 (35 13)  (1287 333)  (1287 333)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.input_2_6
 (37 13)  (1289 333)  (1289 333)  LC_6 Logic Functioning bit
 (41 13)  (1293 333)  (1293 333)  LC_6 Logic Functioning bit
 (43 13)  (1295 333)  (1295 333)  LC_6 Logic Functioning bit
 (1 14)  (1253 334)  (1253 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (1260 334)  (1260 334)  routing T_24_20.sp4_v_t_47 <X> T_24_20.sp4_h_l_47
 (9 14)  (1261 334)  (1261 334)  routing T_24_20.sp4_v_t_47 <X> T_24_20.sp4_h_l_47
 (15 14)  (1267 334)  (1267 334)  routing T_24_20.sp4_h_l_16 <X> T_24_20.lc_trk_g3_5
 (16 14)  (1268 334)  (1268 334)  routing T_24_20.sp4_h_l_16 <X> T_24_20.lc_trk_g3_5
 (17 14)  (1269 334)  (1269 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (1277 334)  (1277 334)  routing T_24_20.sp4_v_b_38 <X> T_24_20.lc_trk_g3_6
 (26 14)  (1278 334)  (1278 334)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 334)  (1279 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 334)  (1289 334)  LC_7 Logic Functioning bit
 (38 14)  (1290 334)  (1290 334)  LC_7 Logic Functioning bit
 (42 14)  (1294 334)  (1294 334)  LC_7 Logic Functioning bit
 (45 14)  (1297 334)  (1297 334)  LC_7 Logic Functioning bit
 (0 15)  (1252 335)  (1252 335)  routing T_24_20.glb_netwk_2 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (1270 335)  (1270 335)  routing T_24_20.sp4_h_l_16 <X> T_24_20.lc_trk_g3_5
 (22 15)  (1274 335)  (1274 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1275 335)  (1275 335)  routing T_24_20.sp4_v_b_38 <X> T_24_20.lc_trk_g3_6
 (25 15)  (1277 335)  (1277 335)  routing T_24_20.sp4_v_b_38 <X> T_24_20.lc_trk_g3_6
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 335)  (1280 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 335)  (1282 335)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 335)  (1284 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1287 335)  (1287 335)  routing T_24_20.lc_trk_g0_3 <X> T_24_20.input_2_7
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit
 (40 15)  (1292 335)  (1292 335)  LC_7 Logic Functioning bit
 (46 15)  (1298 335)  (1298 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 320)  (1328 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 320)  (1329 320)  routing T_25_20.sp4_v_b_19 <X> T_25_20.lc_trk_g0_3
 (24 0)  (1330 320)  (1330 320)  routing T_25_20.sp4_v_b_19 <X> T_25_20.lc_trk_g0_3
 (26 0)  (1332 320)  (1332 320)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 321)  (1328 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 321)  (1331 321)  routing T_25_20.sp4_r_v_b_33 <X> T_25_20.lc_trk_g0_2
 (27 1)  (1333 321)  (1333 321)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (28 1)  (1334 321)  (1334 321)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (29 1)  (1335 321)  (1335 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 322)  (1309 322)  routing T_25_20.sp12_h_r_0 <X> T_25_20.sp12_h_l_23
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (1323 322)  (1323 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (3 3)  (1309 323)  (1309 323)  routing T_25_20.sp12_h_r_0 <X> T_25_20.sp12_h_l_23
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 323)  (1324 323)  routing T_25_20.sp4_r_v_b_29 <X> T_25_20.lc_trk_g0_5
 (26 3)  (1332 323)  (1332 323)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_1
 (27 3)  (1333 323)  (1333 323)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_1
 (28 3)  (1334 323)  (1334 323)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_1
 (29 3)  (1335 323)  (1335 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 324)  (1332 324)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (17 5)  (1323 325)  (1323 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (1332 325)  (1332 325)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (28 5)  (1334 325)  (1334 325)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (29 5)  (1335 325)  (1335 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (12 6)  (1318 326)  (1318 326)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (21 6)  (1327 326)  (1327 326)  routing T_25_20.sp4_v_b_7 <X> T_25_20.lc_trk_g1_7
 (22 6)  (1328 326)  (1328 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1329 326)  (1329 326)  routing T_25_20.sp4_v_b_7 <X> T_25_20.lc_trk_g1_7
 (11 7)  (1317 327)  (1317 327)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (26 7)  (1332 327)  (1332 327)  routing T_25_20.lc_trk_g0_3 <X> T_25_20.input0_3
 (29 7)  (1335 327)  (1335 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (4 8)  (1310 328)  (1310 328)  routing T_25_20.sp4_h_l_37 <X> T_25_20.sp4_v_b_6
 (6 8)  (1312 328)  (1312 328)  routing T_25_20.sp4_h_l_37 <X> T_25_20.sp4_v_b_6
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1328 328)  (1328 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 328)  (1329 328)  routing T_25_20.sp12_v_b_11 <X> T_25_20.lc_trk_g2_3
 (26 8)  (1332 328)  (1332 328)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_4
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_0 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 328)  (1343 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (5 9)  (1311 329)  (1311 329)  routing T_25_20.sp4_h_l_37 <X> T_25_20.sp4_v_b_6
 (26 9)  (1332 329)  (1332 329)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_4
 (27 9)  (1333 329)  (1333 329)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_4
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (5 10)  (1311 330)  (1311 330)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_h_l_43
 (8 10)  (1314 330)  (1314 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (9 10)  (1315 330)  (1315 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (10 10)  (1316 330)  (1316 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (12 10)  (1318 330)  (1318 330)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (4 11)  (1310 331)  (1310 331)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_h_l_43
 (6 11)  (1312 331)  (1312 331)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_h_l_43
 (11 11)  (1317 331)  (1317 331)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (14 11)  (1320 331)  (1320 331)  routing T_25_20.sp12_v_t_19 <X> T_25_20.lc_trk_g2_4
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp12_v_t_19 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_19 lc_trk_g2_4
 (22 11)  (1328 331)  (1328 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 331)  (1329 331)  routing T_25_20.sp4_h_r_30 <X> T_25_20.lc_trk_g2_6
 (24 11)  (1330 331)  (1330 331)  routing T_25_20.sp4_h_r_30 <X> T_25_20.lc_trk_g2_6
 (25 11)  (1331 331)  (1331 331)  routing T_25_20.sp4_h_r_30 <X> T_25_20.lc_trk_g2_6
 (26 11)  (1332 331)  (1332 331)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input0_5
 (28 11)  (1334 331)  (1334 331)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 331)  (1338 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 331)  (1339 331)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.input2_5
 (17 12)  (1323 332)  (1323 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1327 332)  (1327 332)  routing T_25_20.sp4_v_t_14 <X> T_25_20.lc_trk_g3_3
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_v_t_14 <X> T_25_20.lc_trk_g3_3
 (17 13)  (1323 333)  (1323 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 333)  (1328 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 333)  (1329 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (24 13)  (1330 333)  (1330 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (25 13)  (1331 333)  (1331 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (27 13)  (1333 333)  (1333 333)  routing T_25_20.lc_trk_g3_1 <X> T_25_20.input0_6
 (28 13)  (1334 333)  (1334 333)  routing T_25_20.lc_trk_g3_1 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 333)  (1338 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 333)  (1341 333)  routing T_25_20.lc_trk_g0_2 <X> T_25_20.input2_6
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 334)  (1314 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (9 14)  (1315 334)  (1315 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (10 14)  (1316 334)  (1316 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (12 14)  (1318 334)  (1318 334)  routing T_25_20.sp4_v_t_46 <X> T_25_20.sp4_h_l_46
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (35 14)  (1341 334)  (1341 334)  routing T_25_20.lc_trk_g0_5 <X> T_25_20.input2_7
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (11 15)  (1317 335)  (1317 335)  routing T_25_20.sp4_v_t_46 <X> T_25_20.sp4_h_l_46
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (27 15)  (1333 335)  (1333 335)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.input0_7
 (28 15)  (1334 335)  (1334 335)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 335)  (1338 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_26_20

 (12 2)  (1360 322)  (1360 322)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39
 (19 2)  (1367 322)  (1367 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 3)  (1359 323)  (1359 323)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39
 (13 3)  (1361 323)  (1361 323)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39


LogicTile_27_20

 (5 7)  (1407 327)  (1407 327)  routing T_27_20.sp4_h_l_38 <X> T_27_20.sp4_v_t_38


LogicTile_32_20

 (3 1)  (1675 321)  (1675 321)  routing T_32_20.sp12_h_l_23 <X> T_32_20.sp12_v_b_0


LogicTile_4_19

 (4 14)  (184 318)  (184 318)  routing T_4_19.sp4_v_b_9 <X> T_4_19.sp4_v_t_44


LogicTile_9_19

 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (8 15)  (446 319)  (446 319)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_47
 (9 15)  (447 319)  (447 319)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_47


LogicTile_12_19

 (5 0)  (605 304)  (605 304)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_h_r_0
 (6 1)  (606 305)  (606 305)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_h_r_0
 (4 2)  (604 306)  (604 306)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_v_t_37


LogicTile_13_19

 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_r_7
 (9 8)  (663 312)  (663 312)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_r_7
 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_r_6
 (9 11)  (663 315)  (663 315)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_v_t_42
 (8 14)  (662 318)  (662 318)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_47
 (10 14)  (664 318)  (664 318)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_47


LogicTile_14_19

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (16 3)  (724 307)  (724 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp12_h_r_14 <X> T_14_19.lc_trk_g0_6
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (9 11)  (717 315)  (717 315)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_v_t_42
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_r_11 <X> T_14_19.sp4_v_b_11
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp12_v_b_16 <X> T_14_19.lc_trk_g3_0
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp12_v_b_16 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 319)  (708 319)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/s_r


LogicTile_15_19

 (25 0)  (787 304)  (787 304)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (46 6)  (808 310)  (808 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (813 310)  (813 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (6 9)  (768 313)  (768 313)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 318)  (766 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (6 14)  (768 318)  (768 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (0 15)  (762 319)  (762 319)  routing T_15_19.glb_netwk_2 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 319)  (767 319)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_0
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (6 1)  (822 305)  (822 305)  routing T_16_19.sp4_h_l_37 <X> T_16_19.sp4_h_r_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 306)  (841 306)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g0_6
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (841 308)  (841 308)  routing T_16_19.bnr_op_2 <X> T_16_19.lc_trk_g1_2
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.bnr_op_2 <X> T_16_19.lc_trk_g1_2
 (0 6)  (816 310)  (816 310)  routing T_16_19.glb_netwk_2 <X> T_16_19.glb2local_0
 (1 6)  (817 310)  (817 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.input_2_3
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (837 312)  (837 312)  routing T_16_19.rgt_op_3 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.rgt_op_3 <X> T_16_19.lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 313)  (839 313)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g2_2
 (25 9)  (841 313)  (841 313)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g2_2
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_4
 (11 10)  (827 314)  (827 314)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_v_t_45
 (13 10)  (829 314)  (829 314)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_v_t_45
 (25 10)  (841 314)  (841 314)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (869 314)  (869 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (48 11)  (864 315)  (864 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (25 12)  (841 316)  (841 316)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g3_2
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (40 12)  (856 316)  (856 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g3_2
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.input_2_6
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (14 14)  (830 318)  (830 318)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g3_4
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 318)  (856 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (15 15)  (831 319)  (831 319)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (835 319)  (835 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (3 0)  (877 304)  (877 304)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (21 0)  (895 304)  (895 304)  routing T_17_19.lft_op_3 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.lft_op_3 <X> T_17_19.lc_trk_g0_3
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (42 0)  (916 304)  (916 304)  LC_0 Logic Functioning bit
 (44 0)  (918 304)  (918 304)  LC_0 Logic Functioning bit
 (3 1)  (877 305)  (877 305)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (15 1)  (889 305)  (889 305)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g0_0
 (16 1)  (890 305)  (890 305)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (49 1)  (923 305)  (923 305)  Carry_In_Mux bit 

 (25 2)  (899 306)  (899 306)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_1
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (44 2)  (918 306)  (918 306)  LC_1 Logic Functioning bit
 (53 2)  (927 306)  (927 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (13 3)  (887 307)  (887 307)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_h_l_39
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (14 4)  (888 308)  (888 308)  routing T_17_19.lft_op_0 <X> T_17_19.lc_trk_g1_0
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (44 4)  (918 308)  (918 308)  LC_2 Logic Functioning bit
 (4 5)  (878 309)  (878 309)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_h_r_3
 (6 5)  (880 309)  (880 309)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_h_r_3
 (12 5)  (886 309)  (886 309)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_b_5
 (15 5)  (889 309)  (889 309)  routing T_17_19.lft_op_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 309)  (907 309)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_2
 (34 5)  (908 309)  (908 309)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_2
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (14 6)  (888 310)  (888 310)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (25 6)  (899 310)  (899 310)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (44 6)  (918 310)  (918 310)  LC_3 Logic Functioning bit
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_4
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (44 8)  (918 312)  (918 312)  LC_4 Logic Functioning bit
 (6 9)  (880 313)  (880 313)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_6
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 313)  (909 313)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_4
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (15 10)  (889 314)  (889 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (40 10)  (914 314)  (914 314)  LC_5 Logic Functioning bit
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (52 11)  (926 315)  (926 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_r_v_b_41 <X> T_17_19.lc_trk_g3_1
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (5 14)  (879 318)  (879 318)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_h_l_44
 (15 14)  (889 318)  (889 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (6 15)  (880 319)  (880 319)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_h_l_44
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.sp4_r_v_b_46 <X> T_17_19.lc_trk_g3_6


LogicTile_18_19

 (2 0)  (930 304)  (930 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 306)  (940 306)  routing T_18_19.sp4_v_b_2 <X> T_18_19.sp4_h_l_39
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (928 308)  (928 308)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 308)  (942 308)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g1_0
 (0 5)  (928 309)  (928 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (15 5)  (943 309)  (943 309)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (0 6)  (928 310)  (928 310)  routing T_18_19.glb_netwk_2 <X> T_18_19.glb2local_0
 (1 6)  (929 310)  (929 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (5 8)  (933 312)  (933 312)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_6
 (4 9)  (932 313)  (932 313)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_6
 (6 9)  (934 313)  (934 313)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_6
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp12_v_t_9 <X> T_18_19.lc_trk_g2_2
 (8 10)  (936 314)  (936 314)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_h_l_42
 (9 10)  (937 314)  (937 314)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_h_l_42
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (27 11)  (955 315)  (955 315)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (34 11)  (962 315)  (962 315)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (3 12)  (931 316)  (931 316)  routing T_18_19.sp12_v_b_1 <X> T_18_19.sp12_h_r_1
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp12_v_b_11 <X> T_18_19.lc_trk_g3_3
 (3 13)  (931 317)  (931 317)  routing T_18_19.sp12_v_b_1 <X> T_18_19.sp12_h_r_1
 (8 15)  (936 319)  (936 319)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_v_t_47
 (10 15)  (938 319)  (938 319)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_v_t_47
 (12 15)  (940 319)  (940 319)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_t_46
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp12_v_b_12 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_19

 (13 2)  (995 306)  (995 306)  routing T_19_19.sp4_v_b_2 <X> T_19_19.sp4_v_t_39
 (4 4)  (986 308)  (986 308)  routing T_19_19.sp4_h_l_38 <X> T_19_19.sp4_v_b_3
 (8 4)  (990 308)  (990 308)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_4
 (9 4)  (991 308)  (991 308)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_4
 (12 4)  (994 308)  (994 308)  routing T_19_19.sp4_v_b_5 <X> T_19_19.sp4_h_r_5
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_l_38 <X> T_19_19.sp4_v_b_3
 (11 5)  (993 309)  (993 309)  routing T_19_19.sp4_v_b_5 <X> T_19_19.sp4_h_r_5
 (5 8)  (987 312)  (987 312)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_h_r_6
 (10 8)  (992 312)  (992 312)  routing T_19_19.sp4_v_t_39 <X> T_19_19.sp4_h_r_7
 (6 9)  (988 313)  (988 313)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_h_r_6
 (3 10)  (985 314)  (985 314)  routing T_19_19.sp12_v_t_22 <X> T_19_19.sp12_h_l_22
 (5 11)  (987 315)  (987 315)  routing T_19_19.sp4_h_l_43 <X> T_19_19.sp4_v_t_43
 (8 13)  (990 317)  (990 317)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_v_b_10


LogicTile_20_19

 (15 0)  (1051 304)  (1051 304)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g0_1
 (16 0)  (1052 304)  (1052 304)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.sp4_h_r_19 <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1059 304)  (1059 304)  routing T_20_19.sp4_h_r_19 <X> T_20_19.lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.sp4_h_r_19 <X> T_20_19.lc_trk_g0_3
 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_0
 (44 0)  (1080 304)  (1080 304)  LC_0 Logic Functioning bit
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (1057 305)  (1057 305)  routing T_20_19.sp4_h_r_19 <X> T_20_19.lc_trk_g0_3
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_0
 (16 2)  (1052 306)  (1052 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 306)  (1054 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (25 2)  (1061 306)  (1061 306)  routing T_20_19.sp4_h_l_11 <X> T_20_19.lc_trk_g0_6
 (27 2)  (1063 306)  (1063 306)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (1080 306)  (1080 306)  LC_1 Logic Functioning bit
 (18 3)  (1054 307)  (1054 307)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (21 3)  (1057 307)  (1057 307)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_h_l_11 <X> T_20_19.lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.sp4_h_l_11 <X> T_20_19.lc_trk_g0_6
 (25 3)  (1061 307)  (1061 307)  routing T_20_19.sp4_h_l_11 <X> T_20_19.lc_trk_g0_6
 (30 3)  (1066 307)  (1066 307)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 307)  (1070 307)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.input_2_1
 (8 4)  (1044 308)  (1044 308)  routing T_20_19.sp4_v_b_4 <X> T_20_19.sp4_h_r_4
 (9 4)  (1045 308)  (1045 308)  routing T_20_19.sp4_v_b_4 <X> T_20_19.sp4_h_r_4
 (14 4)  (1050 308)  (1050 308)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g1_0
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (16 4)  (1052 308)  (1052 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 308)  (1054 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (35 4)  (1071 308)  (1071 308)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_2
 (44 4)  (1080 308)  (1080 308)  LC_2 Logic Functioning bit
 (14 5)  (1050 309)  (1050 309)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g1_0
 (15 5)  (1051 309)  (1051 309)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (1054 309)  (1054 309)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1070 309)  (1070 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_2
 (35 5)  (1071 309)  (1071 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.input_2_2
 (11 6)  (1047 310)  (1047 310)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_v_t_40
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (15 6)  (1051 310)  (1051 310)  routing T_20_19.bot_op_5 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp12_h_l_12 <X> T_20_19.lc_trk_g1_7
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (35 6)  (1071 310)  (1071 310)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.input_2_3
 (44 6)  (1080 310)  (1080 310)  LC_3 Logic Functioning bit
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (16 7)  (1052 311)  (1052 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1058 311)  (1058 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1059 311)  (1059 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (24 7)  (1060 311)  (1060 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (25 7)  (1061 311)  (1061 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 311)  (1071 311)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.input_2_3
 (15 8)  (1051 312)  (1051 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (16 8)  (1052 312)  (1052 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (44 8)  (1080 312)  (1080 312)  LC_4 Logic Functioning bit
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (35 10)  (1071 314)  (1071 314)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.input_2_5
 (44 10)  (1080 314)  (1080 314)  LC_5 Logic Functioning bit
 (30 11)  (1066 315)  (1066 315)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 315)  (1070 315)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.input_2_5
 (35 11)  (1071 315)  (1071 315)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.input_2_5
 (21 12)  (1057 316)  (1057 316)  routing T_20_19.rgt_op_3 <X> T_20_19.lc_trk_g3_3
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.rgt_op_3 <X> T_20_19.lc_trk_g3_3
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (44 12)  (1080 316)  (1080 316)  LC_6 Logic Functioning bit
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 317)  (1070 317)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.input_2_6
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 318)  (1064 318)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (1080 318)  (1080 318)  LC_7 Logic Functioning bit
 (3 15)  (1039 319)  (1039 319)  routing T_20_19.sp12_h_l_22 <X> T_20_19.sp12_v_t_22
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 319)  (1068 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1071 319)  (1071 319)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.input_2_7


LogicTile_21_19

 (8 0)  (1098 304)  (1098 304)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_h_r_1
 (9 0)  (1099 304)  (1099 304)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_h_r_1
 (27 0)  (1117 304)  (1117 304)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 304)  (1130 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (44 0)  (1134 304)  (1134 304)  LC_0 Logic Functioning bit
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (15 1)  (1105 305)  (1105 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (40 1)  (1130 305)  (1130 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (42 1)  (1132 305)  (1132 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (49 1)  (1139 305)  (1139 305)  Carry_In_Mux bit 

 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (26 3)  (1116 307)  (1116 307)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (9 5)  (1099 309)  (1099 309)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_4
 (26 6)  (1116 310)  (1116 310)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 310)  (1121 310)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (38 6)  (1128 310)  (1128 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (40 6)  (1130 310)  (1130 310)  LC_3 Logic Functioning bit
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (42 6)  (1132 310)  (1132 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 311)  (1121 311)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (3 8)  (1093 312)  (1093 312)  routing T_21_19.sp12_v_t_22 <X> T_21_19.sp12_v_b_1
 (6 9)  (1096 313)  (1096 313)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_6
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_v_t_22 <X> T_21_19.sp12_h_l_22
 (11 10)  (1101 314)  (1101 314)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_v_t_45
 (15 10)  (1105 314)  (1105 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (16 10)  (1106 314)  (1106 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (14 12)  (1104 316)  (1104 316)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_22_19

 (5 0)  (1149 304)  (1149 304)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_r_0
 (10 0)  (1154 304)  (1154 304)  routing T_22_19.sp4_v_t_45 <X> T_22_19.sp4_h_r_1
 (21 0)  (1165 304)  (1165 304)  routing T_22_19.bnr_op_3 <X> T_22_19.lc_trk_g0_3
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (1170 304)  (1170 304)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 304)  (1184 304)  LC_0 Logic Functioning bit
 (42 0)  (1186 304)  (1186 304)  LC_0 Logic Functioning bit
 (4 1)  (1148 305)  (1148 305)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_r_0
 (6 1)  (1150 305)  (1150 305)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_r_0
 (21 1)  (1165 305)  (1165 305)  routing T_22_19.bnr_op_3 <X> T_22_19.lc_trk_g0_3
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 305)  (1174 305)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (1184 305)  (1184 305)  LC_0 Logic Functioning bit
 (41 1)  (1185 305)  (1185 305)  LC_0 Logic Functioning bit
 (42 1)  (1186 305)  (1186 305)  LC_0 Logic Functioning bit
 (43 1)  (1187 305)  (1187 305)  LC_0 Logic Functioning bit
 (48 1)  (1192 305)  (1192 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1193 305)  (1193 305)  Carry_In_Mux bit 

 (19 2)  (1163 306)  (1163 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (1171 306)  (1171 306)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 306)  (1181 306)  LC_1 Logic Functioning bit
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (40 2)  (1184 306)  (1184 306)  LC_1 Logic Functioning bit
 (41 2)  (1185 306)  (1185 306)  LC_1 Logic Functioning bit
 (42 2)  (1186 306)  (1186 306)  LC_1 Logic Functioning bit
 (43 2)  (1187 306)  (1187 306)  LC_1 Logic Functioning bit
 (30 3)  (1174 307)  (1174 307)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (1181 307)  (1181 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (40 3)  (1184 307)  (1184 307)  LC_1 Logic Functioning bit
 (41 3)  (1185 307)  (1185 307)  LC_1 Logic Functioning bit
 (42 3)  (1186 307)  (1186 307)  LC_1 Logic Functioning bit
 (43 3)  (1187 307)  (1187 307)  LC_1 Logic Functioning bit
 (48 3)  (1192 307)  (1192 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (1156 308)  (1156 308)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_h_r_5
 (17 4)  (1161 308)  (1161 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1165 308)  (1165 308)  routing T_22_19.bnr_op_3 <X> T_22_19.lc_trk_g1_3
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (11 5)  (1155 309)  (1155 309)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_h_r_5
 (13 5)  (1157 309)  (1157 309)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_h_r_5
 (18 5)  (1162 309)  (1162 309)  routing T_22_19.sp4_r_v_b_25 <X> T_22_19.lc_trk_g1_1
 (21 5)  (1165 309)  (1165 309)  routing T_22_19.bnr_op_3 <X> T_22_19.lc_trk_g1_3
 (3 6)  (1147 310)  (1147 310)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_t_23
 (27 6)  (1171 310)  (1171 310)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 310)  (1177 310)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (39 6)  (1183 310)  (1183 310)  LC_3 Logic Functioning bit
 (40 6)  (1184 310)  (1184 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (42 6)  (1186 310)  (1186 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_t_23
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 311)  (1172 311)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 311)  (1174 311)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (40 7)  (1184 311)  (1184 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (42 7)  (1186 311)  (1186 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (51 7)  (1195 311)  (1195 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.tnr_op_1 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1168 312)  (1168 312)  routing T_22_19.tnr_op_3 <X> T_22_19.lc_trk_g2_3
 (25 8)  (1169 312)  (1169 312)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (28 8)  (1172 312)  (1172 312)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 312)  (1175 312)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (38 8)  (1182 312)  (1182 312)  LC_4 Logic Functioning bit
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (46 8)  (1190 312)  (1190 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (1150 313)  (1150 313)  routing T_22_19.sp4_h_l_43 <X> T_22_19.sp4_h_r_6
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 313)  (1167 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (24 9)  (1168 313)  (1168 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (25 9)  (1169 313)  (1169 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g1_1 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 313)  (1174 313)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (40 9)  (1184 313)  (1184 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (14 10)  (1158 314)  (1158 314)  routing T_22_19.rgt_op_4 <X> T_22_19.lc_trk_g2_4
 (15 10)  (1159 314)  (1159 314)  routing T_22_19.tnr_op_5 <X> T_22_19.lc_trk_g2_5
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1165 314)  (1165 314)  routing T_22_19.rgt_op_7 <X> T_22_19.lc_trk_g2_7
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 314)  (1168 314)  routing T_22_19.rgt_op_7 <X> T_22_19.lc_trk_g2_7
 (15 11)  (1159 315)  (1159 315)  routing T_22_19.rgt_op_4 <X> T_22_19.lc_trk_g2_4
 (17 11)  (1161 315)  (1161 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (1158 316)  (1158 316)  routing T_22_19.sp4_h_r_40 <X> T_22_19.lc_trk_g3_0
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 316)  (1177 316)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 316)  (1181 316)  LC_6 Logic Functioning bit
 (39 12)  (1183 316)  (1183 316)  LC_6 Logic Functioning bit
 (41 12)  (1185 316)  (1185 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (47 12)  (1191 316)  (1191 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (1157 317)  (1157 317)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_h_r_11
 (14 13)  (1158 317)  (1158 317)  routing T_22_19.sp4_h_r_40 <X> T_22_19.lc_trk_g3_0
 (15 13)  (1159 317)  (1159 317)  routing T_22_19.sp4_h_r_40 <X> T_22_19.lc_trk_g3_0
 (16 13)  (1160 317)  (1160 317)  routing T_22_19.sp4_h_r_40 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.sp4_r_v_b_43 <X> T_22_19.lc_trk_g3_3
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 317)  (1172 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (41 13)  (1185 317)  (1185 317)  LC_6 Logic Functioning bit
 (43 13)  (1187 317)  (1187 317)  LC_6 Logic Functioning bit
 (5 14)  (1149 318)  (1149 318)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1170 318)  (1170 318)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 318)  (1172 318)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 318)  (1175 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 318)  (1177 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 318)  (1178 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 318)  (1179 318)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_7
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (40 14)  (1184 318)  (1184 318)  LC_7 Logic Functioning bit
 (41 14)  (1185 318)  (1185 318)  LC_7 Logic Functioning bit
 (42 14)  (1186 318)  (1186 318)  LC_7 Logic Functioning bit
 (46 14)  (1190 318)  (1190 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (4 15)  (1148 319)  (1148 319)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (6 15)  (1150 319)  (1150 319)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 319)  (1174 319)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 319)  (1176 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 319)  (1177 319)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_7
 (35 15)  (1179 319)  (1179 319)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_7
 (37 15)  (1181 319)  (1181 319)  LC_7 Logic Functioning bit
 (40 15)  (1184 319)  (1184 319)  LC_7 Logic Functioning bit
 (41 15)  (1185 319)  (1185 319)  LC_7 Logic Functioning bit
 (43 15)  (1187 319)  (1187 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (11 0)  (1209 304)  (1209 304)  routing T_23_19.sp4_v_t_43 <X> T_23_19.sp4_v_b_2
 (13 0)  (1211 304)  (1211 304)  routing T_23_19.sp4_v_t_43 <X> T_23_19.sp4_v_b_2
 (15 0)  (1213 304)  (1213 304)  routing T_23_19.top_op_1 <X> T_23_19.lc_trk_g0_1
 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1222 304)  (1222 304)  routing T_23_19.top_op_3 <X> T_23_19.lc_trk_g0_3
 (14 1)  (1212 305)  (1212 305)  routing T_23_19.sp4_r_v_b_35 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1216 305)  (1216 305)  routing T_23_19.top_op_1 <X> T_23_19.lc_trk_g0_1
 (21 1)  (1219 305)  (1219 305)  routing T_23_19.top_op_3 <X> T_23_19.lc_trk_g0_3
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1213 306)  (1213 306)  routing T_23_19.top_op_5 <X> T_23_19.lc_trk_g0_5
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 306)  (1232 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (46 2)  (1244 306)  (1244 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (1212 307)  (1212 307)  routing T_23_19.top_op_4 <X> T_23_19.lc_trk_g0_4
 (15 3)  (1213 307)  (1213 307)  routing T_23_19.top_op_4 <X> T_23_19.lc_trk_g0_4
 (17 3)  (1215 307)  (1215 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1216 307)  (1216 307)  routing T_23_19.top_op_5 <X> T_23_19.lc_trk_g0_5
 (30 3)  (1228 307)  (1228 307)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 307)  (1229 307)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 307)  (1234 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 308)  (1222 308)  routing T_23_19.bot_op_3 <X> T_23_19.lc_trk_g1_3
 (9 5)  (1207 309)  (1207 309)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_4
 (10 5)  (1208 309)  (1208 309)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_4
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.bot_op_7 <X> T_23_19.lc_trk_g1_7
 (28 6)  (1226 310)  (1226 310)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 310)  (1229 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 310)  (1232 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (38 6)  (1236 310)  (1236 310)  LC_3 Logic Functioning bit
 (30 7)  (1228 311)  (1228 311)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 311)  (1229 311)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (38 7)  (1236 311)  (1236 311)  LC_3 Logic Functioning bit
 (48 7)  (1246 311)  (1246 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (1223 312)  (1223 312)  routing T_23_19.sp4_v_t_23 <X> T_23_19.lc_trk_g2_2
 (26 8)  (1224 312)  (1224 312)  routing T_23_19.lc_trk_g0_4 <X> T_23_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 312)  (1226 312)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 312)  (1228 312)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 312)  (1229 312)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 312)  (1233 312)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.input_2_4
 (36 8)  (1234 312)  (1234 312)  LC_4 Logic Functioning bit
 (46 8)  (1244 312)  (1244 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1220 313)  (1220 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 313)  (1221 313)  routing T_23_19.sp4_v_t_23 <X> T_23_19.lc_trk_g2_2
 (25 9)  (1223 313)  (1223 313)  routing T_23_19.sp4_v_t_23 <X> T_23_19.lc_trk_g2_2
 (29 9)  (1227 313)  (1227 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 313)  (1228 313)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1230 313)  (1230 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1232 313)  (1232 313)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.input_2_4
 (35 9)  (1233 313)  (1233 313)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.input_2_4
 (14 10)  (1212 314)  (1212 314)  routing T_23_19.rgt_op_4 <X> T_23_19.lc_trk_g2_4
 (21 10)  (1219 314)  (1219 314)  routing T_23_19.wire_logic_cluster/lc_7/out <X> T_23_19.lc_trk_g2_7
 (22 10)  (1220 314)  (1220 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.sp4_v_b_38 <X> T_23_19.lc_trk_g2_6
 (27 10)  (1225 314)  (1225 314)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 314)  (1229 314)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 314)  (1231 314)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 314)  (1234 314)  LC_5 Logic Functioning bit
 (39 10)  (1237 314)  (1237 314)  LC_5 Logic Functioning bit
 (40 10)  (1238 314)  (1238 314)  LC_5 Logic Functioning bit
 (43 10)  (1241 314)  (1241 314)  LC_5 Logic Functioning bit
 (50 10)  (1248 314)  (1248 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1249 314)  (1249 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (1206 315)  (1206 315)  routing T_23_19.sp4_h_l_42 <X> T_23_19.sp4_v_t_42
 (15 11)  (1213 315)  (1213 315)  routing T_23_19.rgt_op_4 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1221 315)  (1221 315)  routing T_23_19.sp4_v_b_38 <X> T_23_19.lc_trk_g2_6
 (25 11)  (1223 315)  (1223 315)  routing T_23_19.sp4_v_b_38 <X> T_23_19.lc_trk_g2_6
 (30 11)  (1228 315)  (1228 315)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 315)  (1229 315)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 315)  (1234 315)  LC_5 Logic Functioning bit
 (39 11)  (1237 315)  (1237 315)  LC_5 Logic Functioning bit
 (40 11)  (1238 315)  (1238 315)  LC_5 Logic Functioning bit
 (43 11)  (1241 315)  (1241 315)  LC_5 Logic Functioning bit
 (16 12)  (1214 316)  (1214 316)  routing T_23_19.sp4_v_b_33 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1216 316)  (1216 316)  routing T_23_19.sp4_v_b_33 <X> T_23_19.lc_trk_g3_1
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1224 316)  (1224 316)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 316)  (1235 316)  LC_6 Logic Functioning bit
 (39 12)  (1237 316)  (1237 316)  LC_6 Logic Functioning bit
 (48 12)  (1246 316)  (1246 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (1216 317)  (1216 317)  routing T_23_19.sp4_v_b_33 <X> T_23_19.lc_trk_g3_1
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 317)  (1229 317)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1231 317)  (1231 317)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_6
 (34 13)  (1232 317)  (1232 317)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_6
 (36 13)  (1234 317)  (1234 317)  LC_6 Logic Functioning bit
 (38 13)  (1236 317)  (1236 317)  LC_6 Logic Functioning bit
 (40 13)  (1238 317)  (1238 317)  LC_6 Logic Functioning bit
 (41 13)  (1239 317)  (1239 317)  LC_6 Logic Functioning bit
 (42 13)  (1240 317)  (1240 317)  LC_6 Logic Functioning bit
 (43 13)  (1241 317)  (1241 317)  LC_6 Logic Functioning bit
 (5 14)  (1203 318)  (1203 318)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44
 (8 14)  (1206 318)  (1206 318)  routing T_23_19.sp4_h_r_10 <X> T_23_19.sp4_h_l_47
 (12 14)  (1210 318)  (1210 318)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (38 14)  (1236 318)  (1236 318)  LC_7 Logic Functioning bit
 (41 14)  (1239 318)  (1239 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (45 14)  (1243 318)  (1243 318)  LC_7 Logic Functioning bit
 (51 14)  (1249 318)  (1249 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (1202 319)  (1202 319)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44
 (6 15)  (1204 319)  (1204 319)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44
 (10 15)  (1208 319)  (1208 319)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_t_47
 (11 15)  (1209 319)  (1209 319)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46
 (21 15)  (1219 319)  (1219 319)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (36 15)  (1234 319)  (1234 319)  LC_7 Logic Functioning bit
 (38 15)  (1236 319)  (1236 319)  LC_7 Logic Functioning bit
 (41 15)  (1239 319)  (1239 319)  LC_7 Logic Functioning bit
 (43 15)  (1241 319)  (1241 319)  LC_7 Logic Functioning bit


LogicTile_24_19

 (14 0)  (1266 304)  (1266 304)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g0_0
 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (1279 304)  (1279 304)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 304)  (1283 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 304)  (1285 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 304)  (1287 304)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.input_2_0
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (37 0)  (1289 304)  (1289 304)  LC_0 Logic Functioning bit
 (38 0)  (1290 304)  (1290 304)  LC_0 Logic Functioning bit
 (42 0)  (1294 304)  (1294 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (14 1)  (1266 305)  (1266 305)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g0_0
 (16 1)  (1268 305)  (1268 305)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g0_0
 (17 1)  (1269 305)  (1269 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1270 305)  (1270 305)  routing T_24_19.sp4_r_v_b_34 <X> T_24_19.lc_trk_g0_1
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 305)  (1284 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1286 305)  (1286 305)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.input_2_0
 (36 1)  (1288 305)  (1288 305)  LC_0 Logic Functioning bit
 (37 1)  (1289 305)  (1289 305)  LC_0 Logic Functioning bit
 (38 1)  (1290 305)  (1290 305)  LC_0 Logic Functioning bit
 (39 1)  (1291 305)  (1291 305)  LC_0 Logic Functioning bit
 (42 1)  (1294 305)  (1294 305)  LC_0 Logic Functioning bit
 (43 1)  (1295 305)  (1295 305)  LC_0 Logic Functioning bit
 (51 1)  (1303 305)  (1303 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 306)  (1253 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1277 306)  (1277 306)  routing T_24_19.sp4_v_t_3 <X> T_24_19.lc_trk_g0_6
 (22 3)  (1274 307)  (1274 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1275 307)  (1275 307)  routing T_24_19.sp4_v_t_3 <X> T_24_19.lc_trk_g0_6
 (25 3)  (1277 307)  (1277 307)  routing T_24_19.sp4_v_t_3 <X> T_24_19.lc_trk_g0_6
 (14 4)  (1266 308)  (1266 308)  routing T_24_19.sp4_v_b_0 <X> T_24_19.lc_trk_g1_0
 (16 5)  (1268 309)  (1268 309)  routing T_24_19.sp4_v_b_0 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (16 6)  (1268 310)  (1268 310)  routing T_24_19.sp12_h_r_13 <X> T_24_19.lc_trk_g1_5
 (17 6)  (1269 310)  (1269 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (8 7)  (1260 311)  (1260 311)  routing T_24_19.sp4_h_l_41 <X> T_24_19.sp4_v_t_41
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (38 8)  (1290 312)  (1290 312)  LC_4 Logic Functioning bit
 (41 8)  (1293 312)  (1293 312)  LC_4 Logic Functioning bit
 (43 8)  (1295 312)  (1295 312)  LC_4 Logic Functioning bit
 (45 8)  (1297 312)  (1297 312)  LC_4 Logic Functioning bit
 (51 8)  (1303 312)  (1303 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1275 313)  (1275 313)  routing T_24_19.sp12_v_b_18 <X> T_24_19.lc_trk_g2_2
 (25 9)  (1277 313)  (1277 313)  routing T_24_19.sp12_v_b_18 <X> T_24_19.lc_trk_g2_2
 (36 9)  (1288 313)  (1288 313)  LC_4 Logic Functioning bit
 (38 9)  (1290 313)  (1290 313)  LC_4 Logic Functioning bit
 (41 9)  (1293 313)  (1293 313)  LC_4 Logic Functioning bit
 (43 9)  (1295 313)  (1295 313)  LC_4 Logic Functioning bit
 (51 9)  (1303 313)  (1303 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 14)  (1261 318)  (1261 318)  routing T_24_19.sp4_v_b_10 <X> T_24_19.sp4_h_l_47
 (14 14)  (1266 318)  (1266 318)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g3_4
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 318)  (1282 318)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 318)  (1285 318)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (15 15)  (1267 319)  (1267 319)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g3_4
 (16 15)  (1268 319)  (1268 319)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g3_4
 (17 15)  (1269 319)  (1269 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (30 15)  (1282 319)  (1282 319)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit
 (53 15)  (1305 319)  (1305 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 305)  (1332 305)  routing T_25_19.lc_trk_g1_3 <X> T_25_19.input0_0
 (27 1)  (1333 305)  (1333 305)  routing T_25_19.lc_trk_g1_3 <X> T_25_19.input0_0
 (29 1)  (1335 305)  (1335 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 306)  (1327 306)  routing T_25_19.sp4_v_b_7 <X> T_25_19.lc_trk_g0_7
 (22 2)  (1328 306)  (1328 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 306)  (1329 306)  routing T_25_19.sp4_v_b_7 <X> T_25_19.lc_trk_g0_7
 (26 2)  (1332 306)  (1332 306)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_1
 (26 3)  (1332 307)  (1332 307)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_1
 (27 3)  (1333 307)  (1333 307)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_1
 (29 3)  (1335 307)  (1335 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (22 4)  (1328 308)  (1328 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_t_6 lc_trk_g1_3
 (23 4)  (1329 308)  (1329 308)  routing T_25_19.sp4_v_t_6 <X> T_25_19.lc_trk_g1_3
 (24 4)  (1330 308)  (1330 308)  routing T_25_19.sp4_v_t_6 <X> T_25_19.lc_trk_g1_3
 (26 4)  (1332 308)  (1332 308)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_2
 (28 5)  (1334 309)  (1334 309)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_2
 (29 5)  (1335 309)  (1335 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (26 6)  (1332 310)  (1332 310)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input0_3
 (22 7)  (1328 311)  (1328 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 311)  (1329 311)  routing T_25_19.sp4_h_r_6 <X> T_25_19.lc_trk_g1_6
 (24 7)  (1330 311)  (1330 311)  routing T_25_19.sp4_h_r_6 <X> T_25_19.lc_trk_g1_6
 (25 7)  (1331 311)  (1331 311)  routing T_25_19.sp4_h_r_6 <X> T_25_19.lc_trk_g1_6
 (26 7)  (1332 311)  (1332 311)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input0_3
 (27 7)  (1333 311)  (1333 311)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input0_3
 (28 7)  (1334 311)  (1334 311)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input0_3
 (29 7)  (1335 311)  (1335 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (4 8)  (1310 312)  (1310 312)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_b_6
 (11 8)  (1317 312)  (1317 312)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_v_b_8
 (14 8)  (1320 312)  (1320 312)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (21 8)  (1327 312)  (1327 312)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g2_3
 (22 8)  (1328 312)  (1328 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 312)  (1329 312)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g2_3
 (24 8)  (1330 312)  (1330 312)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g2_3
 (26 8)  (1332 312)  (1332 312)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_4
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (5 9)  (1311 313)  (1311 313)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_b_6
 (6 9)  (1312 313)  (1312 313)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_h_r_6
 (12 9)  (1318 313)  (1318 313)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_v_b_8
 (14 9)  (1320 313)  (1320 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (15 9)  (1321 313)  (1321 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (16 9)  (1322 313)  (1322 313)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g2_0
 (17 9)  (1323 313)  (1323 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (1327 313)  (1327 313)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g2_3
 (26 9)  (1332 313)  (1332 313)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_4
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_4
 (28 9)  (1334 313)  (1334 313)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.wire_bram/ram/WDATA_11
 (38 9)  (1344 313)  (1344 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (6 10)  (1312 314)  (1312 314)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_t_43
 (8 10)  (1314 314)  (1314 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (9 10)  (1315 314)  (1315 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (10 10)  (1316 314)  (1316 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (14 10)  (1320 314)  (1320 314)  routing T_25_19.sp4_h_r_36 <X> T_25_19.lc_trk_g2_4
 (16 10)  (1322 314)  (1322 314)  routing T_25_19.sp12_v_t_18 <X> T_25_19.lc_trk_g2_5
 (17 10)  (1323 314)  (1323 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 314)  (1329 314)  routing T_25_19.sp12_v_t_12 <X> T_25_19.lc_trk_g2_7
 (26 10)  (1332 314)  (1332 314)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (35 10)  (1341 314)  (1341 314)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (15 11)  (1321 315)  (1321 315)  routing T_25_19.sp4_h_r_36 <X> T_25_19.lc_trk_g2_4
 (16 11)  (1322 315)  (1322 315)  routing T_25_19.sp4_h_r_36 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 315)  (1324 315)  routing T_25_19.sp12_v_t_18 <X> T_25_19.lc_trk_g2_5
 (27 11)  (1333 315)  (1333 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (28 11)  (1334 315)  (1334 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 315)  (1338 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 315)  (1339 315)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (35 11)  (1341 315)  (1341 315)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (22 12)  (1328 316)  (1328 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 316)  (1329 316)  routing T_25_19.sp12_v_t_8 <X> T_25_19.lc_trk_g3_3
 (28 13)  (1334 317)  (1334 317)  routing T_25_19.lc_trk_g2_0 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 317)  (1338 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 317)  (1339 317)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input2_6
 (34 13)  (1340 317)  (1340 317)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input2_6
 (35 13)  (1341 317)  (1341 317)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input2_6
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 318)  (1320 318)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g3_4
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 318)  (1328 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1331 318)  (1331 318)  routing T_25_19.sp4_h_r_46 <X> T_25_19.lc_trk_g3_6
 (26 14)  (1332 318)  (1332 318)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input0_7
 (35 14)  (1341 318)  (1341 318)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.input2_7
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_r_v_b_45 <X> T_25_19.lc_trk_g3_5
 (21 15)  (1327 319)  (1327 319)  routing T_25_19.sp4_r_v_b_47 <X> T_25_19.lc_trk_g3_7
 (22 15)  (1328 319)  (1328 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 319)  (1329 319)  routing T_25_19.sp4_h_r_46 <X> T_25_19.lc_trk_g3_6
 (24 15)  (1330 319)  (1330 319)  routing T_25_19.sp4_h_r_46 <X> T_25_19.lc_trk_g3_6
 (25 15)  (1331 319)  (1331 319)  routing T_25_19.sp4_h_r_46 <X> T_25_19.lc_trk_g3_6
 (26 15)  (1332 319)  (1332 319)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 319)  (1338 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 319)  (1339 319)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.input2_7


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (6 2)  (1354 306)  (1354 306)  routing T_26_19.sp4_h_l_42 <X> T_26_19.sp4_v_t_37
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 6)  (1351 310)  (1351 310)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_v_t_23
 (11 6)  (1359 310)  (1359 310)  routing T_26_19.sp4_h_l_37 <X> T_26_19.sp4_v_t_40
 (3 7)  (1351 311)  (1351 311)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_v_t_23
 (19 7)  (1367 311)  (1367 311)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 9)  (1356 313)  (1356 313)  routing T_26_19.sp4_h_l_36 <X> T_26_19.sp4_v_b_7
 (9 9)  (1357 313)  (1357 313)  routing T_26_19.sp4_h_l_36 <X> T_26_19.sp4_v_b_7
 (10 9)  (1358 313)  (1358 313)  routing T_26_19.sp4_h_l_36 <X> T_26_19.sp4_v_b_7
 (13 12)  (1361 316)  (1361 316)  routing T_26_19.sp4_h_l_46 <X> T_26_19.sp4_v_b_11
 (12 13)  (1360 317)  (1360 317)  routing T_26_19.sp4_h_l_46 <X> T_26_19.sp4_v_b_11


LogicTile_27_19

 (8 14)  (1410 318)  (1410 318)  routing T_27_19.sp4_v_t_47 <X> T_27_19.sp4_h_l_47
 (9 14)  (1411 318)  (1411 318)  routing T_27_19.sp4_v_t_47 <X> T_27_19.sp4_h_l_47


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_31_19

 (19 2)  (1637 306)  (1637 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (11 2)  (6 290)  (6 290)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_t_13
 (12 2)  (5 290)  (5 290)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_t_13
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_horz_27 <X> T_0_18.lc_trk_g1_3
 (6 10)  (11 298)  (11 298)  routing T_0_18.span4_horz_27 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (8 11)  (9 299)  (9 299)  routing T_0_18.span4_horz_27 <X> T_0_18.lc_trk_g1_3


LogicTile_1_18

 (32 2)  (50 290)  (50 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 290)  (51 290)  routing T_1_18.lc_trk_g3_1 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 290)  (52 290)  routing T_1_18.lc_trk_g3_1 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 290)  (55 290)  LC_1 Logic Functioning bit
 (39 2)  (57 290)  (57 290)  LC_1 Logic Functioning bit
 (40 2)  (58 290)  (58 290)  LC_1 Logic Functioning bit
 (41 2)  (59 290)  (59 290)  LC_1 Logic Functioning bit
 (42 2)  (60 290)  (60 290)  LC_1 Logic Functioning bit
 (43 2)  (61 290)  (61 290)  LC_1 Logic Functioning bit
 (27 3)  (45 291)  (45 291)  routing T_1_18.lc_trk_g1_0 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 291)  (47 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 291)  (54 291)  LC_1 Logic Functioning bit
 (38 3)  (56 291)  (56 291)  LC_1 Logic Functioning bit
 (40 3)  (58 291)  (58 291)  LC_1 Logic Functioning bit
 (41 3)  (59 291)  (59 291)  LC_1 Logic Functioning bit
 (42 3)  (60 291)  (60 291)  LC_1 Logic Functioning bit
 (43 3)  (61 291)  (61 291)  LC_1 Logic Functioning bit
 (47 3)  (65 291)  (65 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 5)  (33 293)  (33 293)  routing T_1_18.sp4_v_t_5 <X> T_1_18.lc_trk_g1_0
 (16 5)  (34 293)  (34 293)  routing T_1_18.sp4_v_t_5 <X> T_1_18.lc_trk_g1_0
 (17 5)  (35 293)  (35 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (3 6)  (21 294)  (21 294)  routing T_1_18.sp12_v_b_0 <X> T_1_18.sp12_v_t_23
 (17 12)  (35 300)  (35 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (36 301)  (36 301)  routing T_1_18.sp4_r_v_b_41 <X> T_1_18.lc_trk_g3_1


LogicTile_2_18

 (4 7)  (76 295)  (76 295)  routing T_2_18.sp4_v_b_10 <X> T_2_18.sp4_h_l_38


LogicTile_3_18

 (8 15)  (134 303)  (134 303)  routing T_3_18.sp4_h_l_47 <X> T_3_18.sp4_v_t_47


LogicTile_4_18

 (9 10)  (189 298)  (189 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42
 (10 10)  (190 298)  (190 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42


RAM_Tile_8_18

 (9 0)  (405 288)  (405 288)  routing T_8_18.sp4_v_t_36 <X> T_8_18.sp4_h_r_1
 (4 2)  (400 290)  (400 290)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_v_t_37
 (6 2)  (402 290)  (402 290)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_v_t_37
 (5 5)  (401 293)  (401 293)  routing T_8_18.sp4_h_r_3 <X> T_8_18.sp4_v_b_3
 (9 6)  (405 294)  (405 294)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_h_l_41
 (9 7)  (405 295)  (405 295)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_v_t_41


LogicTile_9_18

 (5 9)  (443 297)  (443 297)  routing T_9_18.sp4_h_r_6 <X> T_9_18.sp4_v_b_6
 (19 15)  (457 303)  (457 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_18

 (19 0)  (619 288)  (619 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 8)  (611 296)  (611 296)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_b_8
 (4 13)  (604 301)  (604 301)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_h_r_9
 (6 13)  (606 301)  (606 301)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_h_r_9


LogicTile_13_18

 (3 0)  (657 288)  (657 288)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_b_0
 (12 0)  (666 288)  (666 288)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_2
 (3 1)  (657 289)  (657 289)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_b_0
 (11 1)  (665 289)  (665 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_2
 (13 1)  (667 289)  (667 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_2
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (52 6)  (706 294)  (706 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (48 7)  (702 295)  (702 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (659 296)  (659 296)  routing T_13_18.sp4_v_b_6 <X> T_13_18.sp4_h_r_6
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_v_b_24 <X> T_13_18.lc_trk_g2_0
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp12_v_b_19 <X> T_13_18.lc_trk_g2_3
 (6 9)  (660 297)  (660 297)  routing T_13_18.sp4_v_b_6 <X> T_13_18.sp4_h_r_6
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_v_b_24 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (675 297)  (675 297)  routing T_13_18.sp12_v_b_19 <X> T_13_18.lc_trk_g2_3
 (5 10)  (659 298)  (659 298)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43
 (13 10)  (667 298)  (667 298)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_v_t_45
 (4 11)  (658 299)  (658 299)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43
 (6 11)  (660 299)  (660 299)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43


LogicTile_14_18

 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_1
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (47 2)  (755 290)  (755 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (760 290)  (760 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_1
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (46 3)  (754 291)  (754 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g1_6
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_15_18

 (13 14)  (775 302)  (775 302)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_v_t_46


LogicTile_16_18

 (13 1)  (829 289)  (829 289)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_2
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (5 6)  (821 294)  (821 294)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (820 295)  (820 295)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (6 7)  (822 295)  (822 295)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (21 8)  (837 296)  (837 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_v_b_26 <X> T_16_18.lc_trk_g2_2
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_v_b_26 <X> T_16_18.lc_trk_g2_2
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (51 14)  (867 302)  (867 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (14 0)  (888 288)  (888 288)  routing T_17_18.bnr_op_0 <X> T_17_18.lc_trk_g0_0
 (21 0)  (895 288)  (895 288)  routing T_17_18.bnr_op_3 <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (899 288)  (899 288)  routing T_17_18.bnr_op_2 <X> T_17_18.lc_trk_g0_2
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 288)  (918 288)  LC_0 Logic Functioning bit
 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (14 1)  (888 289)  (888 289)  routing T_17_18.bnr_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (895 289)  (895 289)  routing T_17_18.bnr_op_3 <X> T_17_18.lc_trk_g0_3
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 289)  (899 289)  routing T_17_18.bnr_op_2 <X> T_17_18.lc_trk_g0_2
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (50 1)  (924 289)  (924 289)  Carry_In_Mux bit 

 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (44 2)  (918 290)  (918 290)  LC_1 Logic Functioning bit
 (12 3)  (886 291)  (886 291)  routing T_17_18.sp4_h_l_39 <X> T_17_18.sp4_v_t_39
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 291)  (907 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_1
 (35 3)  (909 291)  (909 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_1
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (3 4)  (877 292)  (877 292)  routing T_17_18.sp12_v_b_0 <X> T_17_18.sp12_h_r_0
 (12 4)  (886 292)  (886 292)  routing T_17_18.sp4_h_l_39 <X> T_17_18.sp4_h_r_5
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.bot_op_3 <X> T_17_18.lc_trk_g1_3
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (909 292)  (909 292)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (44 4)  (918 292)  (918 292)  LC_2 Logic Functioning bit
 (3 5)  (877 293)  (877 293)  routing T_17_18.sp12_v_b_0 <X> T_17_18.sp12_h_r_0
 (13 5)  (887 293)  (887 293)  routing T_17_18.sp4_h_l_39 <X> T_17_18.sp4_h_r_5
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (907 293)  (907 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (34 5)  (908 293)  (908 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (35 5)  (909 293)  (909 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (21 6)  (895 294)  (895 294)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g1_7
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (44 6)  (918 294)  (918 294)  LC_3 Logic Functioning bit
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 295)  (898 295)  routing T_17_18.bot_op_6 <X> T_17_18.lc_trk_g1_6
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (44 8)  (918 296)  (918 296)  LC_4 Logic Functioning bit
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 297)  (907 297)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_4
 (34 9)  (908 297)  (908 297)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_4
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (25 10)  (899 298)  (899 298)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g2_6
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (44 10)  (918 298)  (918 298)  LC_5 Logic Functioning bit
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g2_6
 (24 11)  (898 299)  (898 299)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g2_6
 (25 11)  (899 299)  (899 299)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g2_6
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 299)  (907 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_5
 (35 11)  (909 299)  (909 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (3 12)  (877 300)  (877 300)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_h_r_1
 (16 12)  (890 300)  (890 300)  routing T_17_18.sp4_v_t_12 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.sp4_v_t_12 <X> T_17_18.lc_trk_g3_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (44 12)  (918 300)  (918 300)  LC_6 Logic Functioning bit
 (3 13)  (877 301)  (877 301)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_h_r_1
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 301)  (906 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (909 301)  (909 301)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.input_2_6
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (3 14)  (877 302)  (877 302)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_v_t_22
 (11 14)  (885 302)  (885 302)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_t_46
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 302)  (898 302)  routing T_17_18.tnl_op_7 <X> T_17_18.lc_trk_g3_7
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (44 14)  (918 302)  (918 302)  LC_7 Logic Functioning bit
 (21 15)  (895 303)  (895 303)  routing T_17_18.tnl_op_7 <X> T_17_18.lc_trk_g3_7
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 303)  (906 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 303)  (909 303)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.input_2_7
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (951 289)  (951 289)  routing T_18_18.sp12_h_l_17 <X> T_18_18.lc_trk_g0_2
 (25 1)  (953 289)  (953 289)  routing T_18_18.sp12_h_l_17 <X> T_18_18.lc_trk_g0_2
 (16 4)  (944 292)  (944 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (18 5)  (946 293)  (946 293)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 293)  (951 293)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g1_2
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (47 6)  (975 294)  (975 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (980 294)  (980 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (938 295)  (938 295)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_v_t_41
 (26 7)  (954 295)  (954 295)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (51 7)  (979 295)  (979 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (981 295)  (981 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 11)  (932 299)  (932 299)  routing T_18_18.sp4_v_b_1 <X> T_18_18.sp4_h_l_43
 (10 11)  (938 299)  (938 299)  routing T_18_18.sp4_h_l_39 <X> T_18_18.sp4_v_t_42
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp12_v_b_11 <X> T_18_18.lc_trk_g3_3
 (9 13)  (937 301)  (937 301)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_v_b_10
 (10 13)  (938 301)  (938 301)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_v_b_10
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp12_v_b_18 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp12_v_b_18 <X> T_18_18.lc_trk_g3_2
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_l_46
 (13 14)  (941 302)  (941 302)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_v_t_46
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (52 14)  (980 302)  (980 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 303)  (955 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (961 303)  (961 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_7
 (34 15)  (962 303)  (962 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_7
 (35 15)  (963 303)  (963 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_7


LogicTile_19_18

 (3 0)  (985 288)  (985 288)  routing T_19_18.sp12_h_r_0 <X> T_19_18.sp12_v_b_0
 (8 0)  (990 288)  (990 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (9 0)  (991 288)  (991 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (10 0)  (992 288)  (992 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (3 1)  (985 289)  (985 289)  routing T_19_18.sp12_h_r_0 <X> T_19_18.sp12_v_b_0
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (39 1)  (1021 289)  (1021 289)  LC_0 Logic Functioning bit
 (48 1)  (1030 289)  (1030 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 289)  (1031 289)  Carry_In_Mux bit 

 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 290)  (985 290)  routing T_19_18.sp12_h_r_0 <X> T_19_18.sp12_h_l_23
 (3 3)  (985 291)  (985 291)  routing T_19_18.sp12_h_r_0 <X> T_19_18.sp12_h_l_23
 (0 4)  (982 292)  (982 292)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (987 292)  (987 292)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_h_r_3
 (12 4)  (994 292)  (994 292)  routing T_19_18.sp4_v_b_11 <X> T_19_18.sp4_h_r_5
 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (6 5)  (988 293)  (988 293)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_h_r_3
 (11 5)  (993 293)  (993 293)  routing T_19_18.sp4_v_b_11 <X> T_19_18.sp4_h_r_5
 (13 5)  (995 293)  (995 293)  routing T_19_18.sp4_v_b_11 <X> T_19_18.sp4_h_r_5
 (8 8)  (990 296)  (990 296)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_r_7
 (9 8)  (991 296)  (991 296)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_r_7
 (10 8)  (992 296)  (992 296)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_r_7
 (25 8)  (1007 296)  (1007 296)  routing T_19_18.sp4_v_b_26 <X> T_19_18.lc_trk_g2_2
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_v_b_26 <X> T_19_18.lc_trk_g2_2
 (3 12)  (985 300)  (985 300)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_h_r_1
 (8 12)  (990 300)  (990 300)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_r_10
 (9 12)  (991 300)  (991 300)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_r_10
 (3 13)  (985 301)  (985 301)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_h_r_1
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 303)  (982 303)  routing T_19_18.glb_netwk_2 <X> T_19_18.wire_logic_cluster/lc_7/s_r


LogicTile_20_18

 (12 0)  (1048 288)  (1048 288)  routing T_20_18.sp4_v_b_8 <X> T_20_18.sp4_h_r_2
 (13 0)  (1049 288)  (1049 288)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_v_b_2
 (21 0)  (1057 288)  (1057 288)  routing T_20_18.sp4_v_b_3 <X> T_20_18.lc_trk_g0_3
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1059 288)  (1059 288)  routing T_20_18.sp4_v_b_3 <X> T_20_18.lc_trk_g0_3
 (11 1)  (1047 289)  (1047 289)  routing T_20_18.sp4_v_b_8 <X> T_20_18.sp4_h_r_2
 (12 1)  (1048 289)  (1048 289)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_v_b_2
 (13 1)  (1049 289)  (1049 289)  routing T_20_18.sp4_v_b_8 <X> T_20_18.sp4_h_r_2
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 290)  (1057 290)  routing T_20_18.sp4_h_l_10 <X> T_20_18.lc_trk_g0_7
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1059 290)  (1059 290)  routing T_20_18.sp4_h_l_10 <X> T_20_18.lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.sp4_h_l_10 <X> T_20_18.lc_trk_g0_7
 (21 3)  (1057 291)  (1057 291)  routing T_20_18.sp4_h_l_10 <X> T_20_18.lc_trk_g0_7
 (19 4)  (1055 292)  (1055 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g1_5
 (25 10)  (1061 298)  (1061 298)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 298)  (1071 298)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_5
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (45 10)  (1081 298)  (1081 298)  LC_5 Logic Functioning bit
 (51 10)  (1087 298)  (1087 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (25 11)  (1061 299)  (1061 299)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 299)  (1066 299)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 299)  (1068 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 299)  (1071 299)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_5
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (11 12)  (1047 300)  (1047 300)  routing T_20_18.sp4_v_t_45 <X> T_20_18.sp4_v_b_11
 (12 13)  (1048 301)  (1048 301)  routing T_20_18.sp4_v_t_45 <X> T_20_18.sp4_v_b_11
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 303)  (1036 303)  routing T_20_18.glb_netwk_2 <X> T_20_18.wire_logic_cluster/lc_7/s_r


LogicTile_21_18

 (9 0)  (1099 288)  (1099 288)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_r_1
 (14 0)  (1104 288)  (1104 288)  routing T_21_18.wire_logic_cluster/lc_0/out <X> T_21_18.lc_trk_g0_0
 (21 0)  (1111 288)  (1111 288)  routing T_21_18.wire_logic_cluster/lc_3/out <X> T_21_18.lc_trk_g0_3
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 288)  (1115 288)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g0_2
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 288)  (1121 288)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 288)  (1130 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (42 0)  (1132 288)  (1132 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (44 0)  (1134 288)  (1134 288)  LC_0 Logic Functioning bit
 (17 1)  (1107 289)  (1107 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (43 1)  (1133 289)  (1133 289)  LC_0 Logic Functioning bit
 (9 2)  (1099 290)  (1099 290)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_h_l_36
 (10 2)  (1100 290)  (1100 290)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_h_l_36
 (14 2)  (1104 290)  (1104 290)  routing T_21_18.wire_logic_cluster/lc_4/out <X> T_21_18.lc_trk_g0_4
 (15 2)  (1105 290)  (1105 290)  routing T_21_18.lft_op_5 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 290)  (1108 290)  routing T_21_18.lft_op_5 <X> T_21_18.lc_trk_g0_5
 (21 2)  (1111 290)  (1111 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 290)  (1113 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (24 2)  (1114 290)  (1114 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (25 2)  (1115 290)  (1115 290)  routing T_21_18.wire_logic_cluster/lc_6/out <X> T_21_18.lc_trk_g0_6
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 290)  (1124 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 290)  (1130 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (42 2)  (1132 290)  (1132 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (44 2)  (1134 290)  (1134 290)  LC_1 Logic Functioning bit
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 291)  (1123 291)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.input_2_1
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (13 4)  (1103 292)  (1103 292)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_v_b_5
 (14 4)  (1104 292)  (1104 292)  routing T_21_18.sp4_h_l_5 <X> T_21_18.lc_trk_g1_0
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 292)  (1130 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (42 4)  (1132 292)  (1132 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (44 4)  (1134 292)  (1134 292)  LC_2 Logic Functioning bit
 (12 5)  (1102 293)  (1102 293)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_v_b_5
 (14 5)  (1104 293)  (1104 293)  routing T_21_18.sp4_h_l_5 <X> T_21_18.lc_trk_g1_0
 (15 5)  (1105 293)  (1105 293)  routing T_21_18.sp4_h_l_5 <X> T_21_18.lc_trk_g1_0
 (16 5)  (1106 293)  (1106 293)  routing T_21_18.sp4_h_l_5 <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 293)  (1113 293)  routing T_21_18.sp12_h_r_10 <X> T_21_18.lc_trk_g1_2
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 293)  (1125 293)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.input_2_2
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (43 5)  (1133 293)  (1133 293)  LC_2 Logic Functioning bit
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (16 6)  (1106 294)  (1106 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.wire_logic_cluster/lc_7/out <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 294)  (1121 294)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 294)  (1123 294)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 294)  (1124 294)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 294)  (1130 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (42 6)  (1132 294)  (1132 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (44 6)  (1134 294)  (1134 294)  LC_3 Logic Functioning bit
 (46 6)  (1136 294)  (1136 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1104 295)  (1104 295)  routing T_21_18.sp4_r_v_b_28 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 295)  (1113 295)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g1_6
 (24 7)  (1114 295)  (1114 295)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g1_6
 (25 7)  (1115 295)  (1115 295)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g1_6
 (32 7)  (1122 295)  (1122 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 295)  (1125 295)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.input_2_3
 (40 7)  (1130 295)  (1130 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 296)  (1108 296)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g2_1
 (21 8)  (1111 296)  (1111 296)  routing T_21_18.sp4_h_r_35 <X> T_21_18.lc_trk_g2_3
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 296)  (1113 296)  routing T_21_18.sp4_h_r_35 <X> T_21_18.lc_trk_g2_3
 (24 8)  (1114 296)  (1114 296)  routing T_21_18.sp4_h_r_35 <X> T_21_18.lc_trk_g2_3
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 296)  (1125 296)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.input_2_4
 (40 8)  (1130 296)  (1130 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (44 8)  (1134 296)  (1134 296)  LC_4 Logic Functioning bit
 (9 9)  (1099 297)  (1099 297)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_v_b_7
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 297)  (1122 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (1130 297)  (1130 297)  LC_4 Logic Functioning bit
 (41 9)  (1131 297)  (1131 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 298)  (1108 298)  routing T_21_18.wire_logic_cluster/lc_5/out <X> T_21_18.lc_trk_g2_5
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp4_h_r_31 <X> T_21_18.lc_trk_g2_7
 (24 10)  (1114 298)  (1114 298)  routing T_21_18.sp4_h_r_31 <X> T_21_18.lc_trk_g2_7
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 298)  (1123 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 298)  (1125 298)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_5
 (40 10)  (1130 298)  (1130 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (42 10)  (1132 298)  (1132 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (44 10)  (1134 298)  (1134 298)  LC_5 Logic Functioning bit
 (14 11)  (1104 299)  (1104 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.sp4_h_r_31 <X> T_21_18.lc_trk_g2_7
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (25 11)  (1115 299)  (1115 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 299)  (1121 299)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 299)  (1122 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 299)  (1123 299)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_5
 (40 11)  (1130 299)  (1130 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (43 11)  (1133 299)  (1133 299)  LC_5 Logic Functioning bit
 (15 12)  (1105 300)  (1105 300)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g3_1
 (16 12)  (1106 300)  (1106 300)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g3_1
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 300)  (1113 300)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g3_3
 (24 12)  (1114 300)  (1114 300)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g3_3
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 300)  (1121 300)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 300)  (1125 300)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_6
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (44 12)  (1134 300)  (1134 300)  LC_6 Logic Functioning bit
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_v_t_29 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_v_t_29 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1108 301)  (1108 301)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g3_1
 (21 13)  (1111 301)  (1111 301)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g3_3
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_6
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (15 14)  (1105 302)  (1105 302)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g3_5
 (16 14)  (1106 302)  (1106 302)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 302)  (1113 302)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 302)  (1123 302)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 302)  (1130 302)  LC_7 Logic Functioning bit
 (41 14)  (1131 302)  (1131 302)  LC_7 Logic Functioning bit
 (42 14)  (1132 302)  (1132 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (44 14)  (1134 302)  (1134 302)  LC_7 Logic Functioning bit
 (9 15)  (1099 303)  (1099 303)  routing T_21_18.sp4_v_b_2 <X> T_21_18.sp4_v_t_47
 (10 15)  (1100 303)  (1100 303)  routing T_21_18.sp4_v_b_2 <X> T_21_18.sp4_v_t_47
 (18 15)  (1108 303)  (1108 303)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g3_5
 (21 15)  (1111 303)  (1111 303)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g3_7
 (30 15)  (1120 303)  (1120 303)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 303)  (1121 303)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1124 303)  (1124 303)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.input_2_7
 (40 15)  (1130 303)  (1130 303)  LC_7 Logic Functioning bit
 (41 15)  (1131 303)  (1131 303)  LC_7 Logic Functioning bit
 (42 15)  (1132 303)  (1132 303)  LC_7 Logic Functioning bit
 (43 15)  (1133 303)  (1133 303)  LC_7 Logic Functioning bit


LogicTile_22_18

 (14 0)  (1158 288)  (1158 288)  routing T_22_18.lft_op_0 <X> T_22_18.lc_trk_g0_0
 (15 0)  (1159 288)  (1159 288)  routing T_22_18.lft_op_1 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.lft_op_1 <X> T_22_18.lc_trk_g0_1
 (21 0)  (1165 288)  (1165 288)  routing T_22_18.sp4_h_r_19 <X> T_22_18.lc_trk_g0_3
 (22 0)  (1166 288)  (1166 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 288)  (1167 288)  routing T_22_18.sp4_h_r_19 <X> T_22_18.lc_trk_g0_3
 (24 0)  (1168 288)  (1168 288)  routing T_22_18.sp4_h_r_19 <X> T_22_18.lc_trk_g0_3
 (25 0)  (1169 288)  (1169 288)  routing T_22_18.lft_op_2 <X> T_22_18.lc_trk_g0_2
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (44 0)  (1188 288)  (1188 288)  LC_0 Logic Functioning bit
 (15 1)  (1159 289)  (1159 289)  routing T_22_18.lft_op_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (1165 289)  (1165 289)  routing T_22_18.sp4_h_r_19 <X> T_22_18.lc_trk_g0_3
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.lft_op_2 <X> T_22_18.lc_trk_g0_2
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (14 2)  (1158 290)  (1158 290)  routing T_22_18.lft_op_4 <X> T_22_18.lc_trk_g0_4
 (15 2)  (1159 290)  (1159 290)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g0_5
 (25 2)  (1169 290)  (1169 290)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g0_6
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (44 2)  (1188 290)  (1188 290)  LC_1 Logic Functioning bit
 (15 3)  (1159 291)  (1159 291)  routing T_22_18.lft_op_4 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1166 291)  (1166 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 291)  (1168 291)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g0_6
 (32 3)  (1176 291)  (1176 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (44 4)  (1188 292)  (1188 292)  LC_2 Logic Functioning bit
 (32 5)  (1176 293)  (1176 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 293)  (1179 293)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.input_2_2
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.lft_op_7 <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1168 294)  (1168 294)  routing T_22_18.lft_op_7 <X> T_22_18.lc_trk_g1_7
 (28 6)  (1172 294)  (1172 294)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (44 6)  (1188 294)  (1188 294)  LC_3 Logic Functioning bit
 (32 7)  (1176 295)  (1176 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 295)  (1177 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.input_2_3
 (35 7)  (1179 295)  (1179 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.input_2_3
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1167 296)  (1167 296)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g2_3
 (24 8)  (1168 296)  (1168 296)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g2_3
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (35 8)  (1179 296)  (1179 296)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.input_2_4
 (44 8)  (1188 296)  (1188 296)  LC_4 Logic Functioning bit
 (14 9)  (1158 297)  (1158 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (15 9)  (1159 297)  (1159 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (16 9)  (1160 297)  (1160 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 297)  (1176 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1168 298)  (1168 298)  routing T_22_18.tnr_op_7 <X> T_22_18.lc_trk_g2_7
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (35 10)  (1179 298)  (1179 298)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.input_2_5
 (44 10)  (1188 298)  (1188 298)  LC_5 Logic Functioning bit
 (18 11)  (1162 299)  (1162 299)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (15 12)  (1159 300)  (1159 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (16 12)  (1160 300)  (1160 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 300)  (1162 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (21 12)  (1165 300)  (1165 300)  routing T_22_18.sp4_h_r_43 <X> T_22_18.lc_trk_g3_3
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 300)  (1167 300)  routing T_22_18.sp4_h_r_43 <X> T_22_18.lc_trk_g3_3
 (24 12)  (1168 300)  (1168 300)  routing T_22_18.sp4_h_r_43 <X> T_22_18.lc_trk_g3_3
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (35 12)  (1179 300)  (1179 300)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.input_2_6
 (44 12)  (1188 300)  (1188 300)  LC_6 Logic Functioning bit
 (10 13)  (1154 301)  (1154 301)  routing T_22_18.sp4_h_r_5 <X> T_22_18.sp4_v_b_10
 (18 13)  (1162 301)  (1162 301)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (21 13)  (1165 301)  (1165 301)  routing T_22_18.sp4_h_r_43 <X> T_22_18.lc_trk_g3_3
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g0_3 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 301)  (1176 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 301)  (1179 301)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.input_2_6
 (14 14)  (1158 302)  (1158 302)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g3_4
 (27 14)  (1171 302)  (1171 302)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 302)  (1174 302)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (35 14)  (1179 302)  (1179 302)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.input_2_7
 (44 14)  (1188 302)  (1188 302)  LC_7 Logic Functioning bit
 (16 15)  (1160 303)  (1160 303)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1166 303)  (1166 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (1174 303)  (1174 303)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 303)  (1177 303)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.input_2_7
 (34 15)  (1178 303)  (1178 303)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.input_2_7
 (35 15)  (1179 303)  (1179 303)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.input_2_7


LogicTile_23_18

 (8 0)  (1206 288)  (1206 288)  routing T_23_18.sp4_v_b_7 <X> T_23_18.sp4_h_r_1
 (9 0)  (1207 288)  (1207 288)  routing T_23_18.sp4_v_b_7 <X> T_23_18.sp4_h_r_1
 (10 0)  (1208 288)  (1208 288)  routing T_23_18.sp4_v_b_7 <X> T_23_18.sp4_h_r_1
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (37 0)  (1235 288)  (1235 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (46 0)  (1244 288)  (1244 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1245 288)  (1245 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1249 288)  (1249 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (1226 289)  (1226 289)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (43 1)  (1241 289)  (1241 289)  LC_0 Logic Functioning bit
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 4)  (1206 292)  (1206 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (9 4)  (1207 292)  (1207 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (10 4)  (1208 292)  (1208 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (21 4)  (1219 292)  (1219 292)  routing T_23_18.sp4_h_r_19 <X> T_23_18.lc_trk_g1_3
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 292)  (1221 292)  routing T_23_18.sp4_h_r_19 <X> T_23_18.lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.sp4_h_r_19 <X> T_23_18.lc_trk_g1_3
 (4 5)  (1202 293)  (1202 293)  routing T_23_18.sp4_h_l_42 <X> T_23_18.sp4_h_r_3
 (6 5)  (1204 293)  (1204 293)  routing T_23_18.sp4_h_l_42 <X> T_23_18.sp4_h_r_3
 (21 5)  (1219 293)  (1219 293)  routing T_23_18.sp4_h_r_19 <X> T_23_18.lc_trk_g1_3
 (8 6)  (1206 294)  (1206 294)  routing T_23_18.sp4_v_t_47 <X> T_23_18.sp4_h_l_41
 (9 6)  (1207 294)  (1207 294)  routing T_23_18.sp4_v_t_47 <X> T_23_18.sp4_h_l_41
 (10 6)  (1208 294)  (1208 294)  routing T_23_18.sp4_v_t_47 <X> T_23_18.sp4_h_l_41
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 294)  (1232 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (45 6)  (1243 294)  (1243 294)  LC_3 Logic Functioning bit
 (47 6)  (1245 294)  (1245 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (1251 294)  (1251 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (1203 295)  (1203 295)  routing T_23_18.sp4_h_l_38 <X> T_23_18.sp4_v_t_38
 (12 7)  (1210 295)  (1210 295)  routing T_23_18.sp4_h_l_40 <X> T_23_18.sp4_v_t_40
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (38 7)  (1236 295)  (1236 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (48 7)  (1246 295)  (1246 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1213 296)  (1213 296)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (16 8)  (1214 296)  (1214 296)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (1213 297)  (1213 297)  routing T_23_18.sp4_v_t_29 <X> T_23_18.lc_trk_g2_0
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_v_t_29 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1216 297)  (1216 297)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (5 10)  (1203 298)  (1203 298)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (6 10)  (1204 298)  (1204 298)  routing T_23_18.sp4_h_l_36 <X> T_23_18.sp4_v_t_43
 (16 10)  (1214 298)  (1214 298)  routing T_23_18.sp12_v_b_21 <X> T_23_18.lc_trk_g2_5
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (4 11)  (1202 299)  (1202 299)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (6 11)  (1204 299)  (1204 299)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (18 11)  (1216 299)  (1216 299)  routing T_23_18.sp12_v_b_21 <X> T_23_18.lc_trk_g2_5
 (5 12)  (1203 300)  (1203 300)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_h_r_9
 (8 12)  (1206 300)  (1206 300)  routing T_23_18.sp4_v_b_4 <X> T_23_18.sp4_h_r_10
 (9 12)  (1207 300)  (1207 300)  routing T_23_18.sp4_v_b_4 <X> T_23_18.sp4_h_r_10
 (10 12)  (1208 300)  (1208 300)  routing T_23_18.sp4_v_b_4 <X> T_23_18.sp4_h_r_10
 (21 12)  (1219 300)  (1219 300)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g3_3
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 300)  (1221 300)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g3_3
 (24 12)  (1222 300)  (1222 300)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g3_3
 (6 13)  (1204 301)  (1204 301)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_h_r_9
 (4 14)  (1202 302)  (1202 302)  routing T_23_18.sp4_h_r_3 <X> T_23_18.sp4_v_t_44
 (6 14)  (1204 302)  (1204 302)  routing T_23_18.sp4_h_r_3 <X> T_23_18.sp4_v_t_44
 (12 14)  (1210 302)  (1210 302)  routing T_23_18.sp4_v_t_46 <X> T_23_18.sp4_h_l_46
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 302)  (1232 302)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 302)  (1234 302)  LC_7 Logic Functioning bit
 (37 14)  (1235 302)  (1235 302)  LC_7 Logic Functioning bit
 (38 14)  (1236 302)  (1236 302)  LC_7 Logic Functioning bit
 (39 14)  (1237 302)  (1237 302)  LC_7 Logic Functioning bit
 (45 14)  (1243 302)  (1243 302)  LC_7 Logic Functioning bit
 (46 14)  (1244 302)  (1244 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1249 302)  (1249 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (1201 303)  (1201 303)  routing T_23_18.sp12_h_l_22 <X> T_23_18.sp12_v_t_22
 (5 15)  (1203 303)  (1203 303)  routing T_23_18.sp4_h_r_3 <X> T_23_18.sp4_v_t_44
 (11 15)  (1209 303)  (1209 303)  routing T_23_18.sp4_v_t_46 <X> T_23_18.sp4_h_l_46
 (31 15)  (1229 303)  (1229 303)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (37 15)  (1235 303)  (1235 303)  LC_7 Logic Functioning bit
 (38 15)  (1236 303)  (1236 303)  LC_7 Logic Functioning bit
 (39 15)  (1237 303)  (1237 303)  LC_7 Logic Functioning bit


LogicTile_24_18

 (5 2)  (1257 290)  (1257 290)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (4 3)  (1256 291)  (1256 291)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (6 3)  (1258 291)  (1258 291)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (12 6)  (1264 294)  (1264 294)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_h_l_40
 (11 7)  (1263 295)  (1263 295)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_h_l_40
 (8 8)  (1260 296)  (1260 296)  routing T_24_18.sp4_v_b_1 <X> T_24_18.sp4_h_r_7
 (9 8)  (1261 296)  (1261 296)  routing T_24_18.sp4_v_b_1 <X> T_24_18.sp4_h_r_7
 (10 8)  (1262 296)  (1262 296)  routing T_24_18.sp4_v_b_1 <X> T_24_18.sp4_h_r_7


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 288)  (1331 288)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 289)  (1328 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 289)  (1329 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (24 1)  (1330 289)  (1330 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (25 1)  (1331 289)  (1331 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (27 1)  (1333 289)  (1333 289)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.input0_0
 (28 1)  (1334 289)  (1334 289)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_h_r_0 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (3 3)  (1309 291)  (1309 291)  routing T_25_18.sp12_h_r_0 <X> T_25_18.sp12_h_l_23
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (28 3)  (1334 291)  (1334 291)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.input0_1
 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (1312 292)  (1312 292)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (17 4)  (1323 292)  (1323 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1332 292)  (1332 292)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_2
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g0_2 <X> T_25_18.wire_bram/ram/WCLKE
 (5 5)  (1311 293)  (1311 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (14 5)  (1320 293)  (1320 293)  routing T_25_18.sp12_h_r_16 <X> T_25_18.lc_trk_g1_0
 (16 5)  (1322 293)  (1322 293)  routing T_25_18.sp12_h_r_16 <X> T_25_18.lc_trk_g1_0
 (17 5)  (1323 293)  (1323 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1328 293)  (1328 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (3 6)  (1309 294)  (1309 294)  routing T_25_18.sp12_v_b_0 <X> T_25_18.sp12_v_t_23
 (6 6)  (1312 294)  (1312 294)  routing T_25_18.sp4_v_b_0 <X> T_25_18.sp4_v_t_38
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp12_h_r_13 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (1328 294)  (1328 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (5 7)  (1311 295)  (1311 295)  routing T_25_18.sp4_v_b_0 <X> T_25_18.sp4_v_t_38
 (21 7)  (1327 295)  (1327 295)  routing T_25_18.sp4_r_v_b_31 <X> T_25_18.lc_trk_g1_7
 (26 7)  (1332 295)  (1332 295)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.input0_3
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (15 8)  (1321 296)  (1321 296)  routing T_25_18.sp4_h_r_25 <X> T_25_18.lc_trk_g2_1
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_h_r_25 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 296)  (1329 296)  routing T_25_18.sp4_v_t_30 <X> T_25_18.lc_trk_g2_3
 (24 8)  (1330 296)  (1330 296)  routing T_25_18.sp4_v_t_30 <X> T_25_18.lc_trk_g2_3
 (26 8)  (1332 296)  (1332 296)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_4
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 296)  (1343 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (18 9)  (1324 297)  (1324 297)  routing T_25_18.sp4_h_r_25 <X> T_25_18.lc_trk_g2_1
 (28 9)  (1334 297)  (1334 297)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (22 10)  (1328 298)  (1328 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 298)  (1329 298)  routing T_25_18.sp12_v_t_12 <X> T_25_18.lc_trk_g2_7
 (26 10)  (1332 298)  (1332 298)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_5
 (14 11)  (1320 299)  (1320 299)  routing T_25_18.sp4_h_l_17 <X> T_25_18.lc_trk_g2_4
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.sp4_h_l_17 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_h_l_17 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1332 299)  (1332 299)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_5
 (28 11)  (1334 299)  (1334 299)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 299)  (1339 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (34 11)  (1340 299)  (1340 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (35 11)  (1341 299)  (1341 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (15 12)  (1321 300)  (1321 300)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g3_1
 (16 12)  (1322 300)  (1322 300)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g3_1
 (17 12)  (1323 300)  (1323 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_20 lc_trk_g3_1
 (18 12)  (1324 300)  (1324 300)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g3_1
 (25 12)  (1331 300)  (1331 300)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_6
 (14 13)  (1320 301)  (1320 301)  routing T_25_18.sp4_r_v_b_40 <X> T_25_18.lc_trk_g3_0
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 301)  (1329 301)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (24 13)  (1330 301)  (1330 301)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (26 13)  (1332 301)  (1332 301)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_6
 (27 13)  (1333 301)  (1333 301)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 301)  (1340 301)  routing T_25_18.lc_trk_g1_1 <X> T_25_18.input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (8 14)  (1314 302)  (1314 302)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_h_l_47
 (9 14)  (1315 302)  (1315 302)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_h_l_47
 (10 14)  (1316 302)  (1316 302)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_h_l_47
 (12 14)  (1318 302)  (1318 302)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (13 14)  (1319 302)  (1319 302)  routing T_25_18.sp4_v_b_11 <X> T_25_18.sp4_v_t_46
 (15 14)  (1321 302)  (1321 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 302)  (1324 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (11 15)  (1317 303)  (1317 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (13 15)  (1319 303)  (1319 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (27 15)  (1333 303)  (1333 303)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_7
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 303)  (1340 303)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.input2_7
 (35 15)  (1341 303)  (1341 303)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.input2_7


LogicTile_26_18

 (13 4)  (1361 292)  (1361 292)  routing T_26_18.sp4_h_l_40 <X> T_26_18.sp4_v_b_5
 (12 5)  (1360 293)  (1360 293)  routing T_26_18.sp4_h_l_40 <X> T_26_18.sp4_v_b_5
 (11 6)  (1359 294)  (1359 294)  routing T_26_18.sp4_v_b_2 <X> T_26_18.sp4_v_t_40
 (12 7)  (1360 295)  (1360 295)  routing T_26_18.sp4_v_b_2 <X> T_26_18.sp4_v_t_40
 (5 10)  (1353 298)  (1353 298)  routing T_26_18.sp4_v_t_43 <X> T_26_18.sp4_h_l_43
 (12 10)  (1360 298)  (1360 298)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_h_l_45
 (13 10)  (1361 298)  (1361 298)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_v_t_45
 (19 10)  (1367 298)  (1367 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (6 11)  (1354 299)  (1354 299)  routing T_26_18.sp4_v_t_43 <X> T_26_18.sp4_h_l_43
 (4 14)  (1352 302)  (1352 302)  routing T_26_18.sp4_v_b_1 <X> T_26_18.sp4_v_t_44
 (6 14)  (1354 302)  (1354 302)  routing T_26_18.sp4_v_b_1 <X> T_26_18.sp4_v_t_44
 (10 15)  (1358 303)  (1358 303)  routing T_26_18.sp4_h_l_40 <X> T_26_18.sp4_v_t_47


LogicTile_28_18

 (2 14)  (1458 302)  (1458 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_18

 (4 9)  (1622 297)  (1622 297)  routing T_31_18.sp4_h_l_47 <X> T_31_18.sp4_h_r_6
 (6 9)  (1624 297)  (1624 297)  routing T_31_18.sp4_h_l_47 <X> T_31_18.sp4_h_r_6


IO_Tile_33_18

 (13 13)  (1739 301)  (1739 301)  routing T_33_18.span4_horz_19 <X> T_33_18.span4_vert_b_3
 (14 13)  (1740 301)  (1740 301)  routing T_33_18.span4_horz_19 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 274)  (9 274)  routing T_0_17.logic_op_rgt_3 <X> T_0_17.lc_trk_g0_3
 (8 3)  (9 275)  (9 275)  routing T_0_17.logic_op_rgt_3 <X> T_0_17.lc_trk_g0_3
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 14)  (12 286)  (12 286)  routing T_0_17.span4_horz_23 <X> T_0_17.lc_trk_g1_7
 (6 14)  (11 286)  (11 286)  routing T_0_17.span4_horz_23 <X> T_0_17.lc_trk_g1_7
 (7 14)  (10 286)  (10 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7


LogicTile_1_17

 (17 3)  (35 275)  (35 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (19 278)  (19 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_0 glb2local_0
 (27 6)  (45 278)  (45 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 278)  (46 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 278)  (47 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 278)  (48 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 278)  (49 278)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 278)  (50 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 278)  (54 278)  LC_3 Logic Functioning bit
 (37 6)  (55 278)  (55 278)  LC_3 Logic Functioning bit
 (38 6)  (56 278)  (56 278)  LC_3 Logic Functioning bit
 (39 6)  (57 278)  (57 278)  LC_3 Logic Functioning bit
 (41 6)  (59 278)  (59 278)  LC_3 Logic Functioning bit
 (43 6)  (61 278)  (61 278)  LC_3 Logic Functioning bit
 (36 7)  (54 279)  (54 279)  LC_3 Logic Functioning bit
 (37 7)  (55 279)  (55 279)  LC_3 Logic Functioning bit
 (38 7)  (56 279)  (56 279)  LC_3 Logic Functioning bit
 (39 7)  (57 279)  (57 279)  LC_3 Logic Functioning bit
 (41 7)  (59 279)  (59 279)  LC_3 Logic Functioning bit
 (43 7)  (61 279)  (61 279)  LC_3 Logic Functioning bit
 (17 14)  (35 286)  (35 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_3_17

 (10 14)  (136 286)  (136 286)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_l_47
 (8 15)  (134 287)  (134 287)  routing T_3_17.sp4_v_b_7 <X> T_3_17.sp4_v_t_47
 (10 15)  (136 287)  (136 287)  routing T_3_17.sp4_v_b_7 <X> T_3_17.sp4_v_t_47


RAM_Tile_8_17

 (10 1)  (406 273)  (406 273)  routing T_8_17.sp4_h_r_8 <X> T_8_17.sp4_v_b_1
 (8 5)  (404 277)  (404 277)  routing T_8_17.sp4_h_r_4 <X> T_8_17.sp4_v_b_4
 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (3 7)  (399 279)  (399 279)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (19 9)  (415 281)  (415 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_b_20
 (3 14)  (399 286)  (399 286)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22
 (3 15)  (399 287)  (399 287)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22


LogicTile_9_17

 (1 3)  (439 275)  (439 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 8)  (444 280)  (444 280)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_v_b_6
 (10 13)  (448 285)  (448 285)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_b_10


LogicTile_11_17

 (3 6)  (549 278)  (549 278)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23
 (3 7)  (549 279)  (549 279)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23


LogicTile_12_17

 (12 10)  (612 282)  (612 282)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_h_l_45
 (11 11)  (611 283)  (611 283)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_h_l_45


LogicTile_13_17

 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_h_l_36
 (10 2)  (664 274)  (664 274)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_h_l_36
 (11 4)  (665 276)  (665 276)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_b_5
 (12 6)  (666 278)  (666 278)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_l_40
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_l_40
 (3 8)  (657 280)  (657 280)  routing T_13_17.sp12_v_t_22 <X> T_13_17.sp12_v_b_1
 (3 12)  (657 284)  (657 284)  routing T_13_17.sp12_v_t_22 <X> T_13_17.sp12_h_r_1


LogicTile_14_17

 (8 3)  (716 275)  (716 275)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_36
 (9 3)  (717 275)  (717 275)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_36


LogicTile_15_17

 (3 0)  (765 272)  (765 272)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (3 1)  (765 273)  (765 273)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (3 12)  (765 284)  (765 284)  routing T_15_17.sp12_v_b_1 <X> T_15_17.sp12_h_r_1
 (3 13)  (765 285)  (765 285)  routing T_15_17.sp12_v_b_1 <X> T_15_17.sp12_h_r_1


LogicTile_16_17

 (3 4)  (819 276)  (819 276)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (3 8)  (819 280)  (819 280)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (48 8)  (864 280)  (864 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 280)  (868 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 281)  (849 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_4
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (51 9)  (867 281)  (867 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (819 282)  (819 282)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_h_l_22
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (3 11)  (819 283)  (819 283)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_h_l_22
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_r_v_b_39 <X> T_16_17.lc_trk_g2_7
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g3_1
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (837 287)  (837 287)  routing T_16_17.sp4_r_v_b_47 <X> T_16_17.lc_trk_g3_7


LogicTile_17_17

 (15 0)  (889 272)  (889 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (16 0)  (890 272)  (890 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 272)  (892 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_v_t_47 <X> T_17_17.sp4_v_b_1
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_v_t_47 <X> T_17_17.sp4_v_b_1
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 274)  (879 274)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_l_37
 (4 3)  (878 275)  (878 275)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_l_37
 (6 3)  (880 275)  (880 275)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_l_37
 (14 3)  (888 275)  (888 275)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g0_4
 (15 3)  (889 275)  (889 275)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 276)  (877 276)  routing T_17_17.sp12_v_t_23 <X> T_17_17.sp12_h_r_0
 (5 4)  (879 276)  (879 276)  routing T_17_17.sp4_v_t_38 <X> T_17_17.sp4_h_r_3
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g1_2
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 278)  (888 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (15 6)  (889 278)  (889 278)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 279)  (892 279)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (51 7)  (925 279)  (925 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (888 280)  (888 280)  routing T_17_17.rgt_op_0 <X> T_17_17.lc_trk_g2_0
 (21 8)  (895 280)  (895 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 280)  (914 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (889 281)  (889 281)  routing T_17_17.rgt_op_0 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (21 10)  (895 282)  (895 282)  routing T_17_17.sp4_h_l_34 <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp4_h_l_34 <X> T_17_17.lc_trk_g2_7
 (24 10)  (898 282)  (898 282)  routing T_17_17.sp4_h_l_34 <X> T_17_17.lc_trk_g2_7
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (21 11)  (895 283)  (895 283)  routing T_17_17.sp4_h_l_34 <X> T_17_17.lc_trk_g2_7
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (21 13)  (895 285)  (895 285)  routing T_17_17.sp4_r_v_b_43 <X> T_17_17.lc_trk_g3_3
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (9 14)  (883 286)  (883 286)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_47
 (10 14)  (884 286)  (884 286)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_47
 (11 14)  (885 286)  (885 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (13 14)  (887 286)  (887 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 286)  (914 286)  LC_7 Logic Functioning bit
 (51 14)  (925 286)  (925 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (886 287)  (886 287)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7
 (35 15)  (909 287)  (909 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7


LogicTile_18_17

 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (42 0)  (970 272)  (970 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (938 274)  (938 274)  routing T_18_17.sp4_v_b_8 <X> T_18_17.sp4_h_l_36
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 276)  (942 276)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g1_0
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_v_b_9 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 276)  (946 276)  routing T_18_17.sp4_v_b_9 <X> T_18_17.lc_trk_g1_1
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (25 4)  (953 276)  (953 276)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (46 4)  (974 276)  (974 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (946 277)  (946 277)  routing T_18_17.sp4_v_b_9 <X> T_18_17.lc_trk_g1_1
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 278)  (968 278)  LC_3 Logic Functioning bit
 (42 6)  (970 278)  (970 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (21 8)  (949 280)  (949 280)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g2_3
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g2_3
 (21 9)  (949 281)  (949 281)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g2_3
 (0 10)  (928 282)  (928 282)  routing T_18_17.glb_netwk_2 <X> T_18_17.glb2local_2
 (1 10)  (929 282)  (929 282)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (8 10)  (936 282)  (936 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (10 10)  (938 282)  (938 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (42 10)  (970 282)  (970 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.tnl_op_6 <X> T_18_17.lc_trk_g2_6
 (25 11)  (953 283)  (953 283)  routing T_18_17.tnl_op_6 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_5
 (35 11)  (963 283)  (963 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_5
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (51 11)  (979 283)  (979 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (940 284)  (940 284)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_r_11
 (15 12)  (943 284)  (943 284)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g3_2
 (11 13)  (939 285)  (939 285)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_r_11
 (13 13)  (941 285)  (941 285)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_r_11
 (18 13)  (946 285)  (946 285)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g3_1
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_l_47
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.tnl_op_7 <X> T_18_17.lc_trk_g3_7
 (21 15)  (949 287)  (949 287)  routing T_18_17.tnl_op_7 <X> T_18_17.lc_trk_g3_7


LogicTile_19_17

 (14 0)  (996 272)  (996 272)  routing T_19_17.sp4_v_b_0 <X> T_19_17.lc_trk_g0_0
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp12_h_r_9 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (1003 272)  (1003 272)  routing T_19_17.sp4_v_b_11 <X> T_19_17.lc_trk_g0_3
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_v_b_11 <X> T_19_17.lc_trk_g0_3
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.sp4_v_b_2 <X> T_19_17.lc_trk_g0_2
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 272)  (1026 272)  LC_0 Logic Functioning bit
 (16 1)  (998 273)  (998 273)  routing T_19_17.sp4_v_b_0 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (1003 273)  (1003 273)  routing T_19_17.sp4_v_b_11 <X> T_19_17.lc_trk_g0_3
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_v_b_2 <X> T_19_17.lc_trk_g0_2
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 273)  (1016 273)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.input_2_0
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.bot_op_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (1003 274)  (1003 274)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (44 2)  (1026 274)  (1026 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (46 2)  (1028 274)  (1028 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_v_t_9 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_v_t_9 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1003 275)  (1003 275)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.bot_op_6 <X> T_19_17.lc_trk_g0_6
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_1
 (35 3)  (1017 275)  (1017 275)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (48 3)  (1030 275)  (1030 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1035 275)  (1035 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (982 276)  (982 276)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 276)  (997 276)  routing T_19_17.bot_op_1 <X> T_19_17.lc_trk_g1_1
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 276)  (1017 276)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_2
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (42 4)  (1024 276)  (1024 276)  LC_2 Logic Functioning bit
 (44 4)  (1026 276)  (1026 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (46 4)  (1028 276)  (1028 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1035 276)  (1035 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (982 277)  (982 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (15 5)  (997 277)  (997 277)  routing T_19_17.bot_op_0 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g1_2
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_2
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (46 5)  (1028 277)  (1028 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (1035 277)  (1035 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g1_7
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (44 6)  (1026 278)  (1026 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (15 7)  (997 279)  (997 279)  routing T_19_17.bot_op_4 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (48 7)  (1030 279)  (1030 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (1035 279)  (1035 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (44 8)  (1026 280)  (1026 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (46 8)  (1028 280)  (1028 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1030 280)  (1030 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1033 280)  (1033 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (46 9)  (1028 281)  (1028 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (1035 281)  (1035 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (44 10)  (1026 282)  (1026 282)  LC_5 Logic Functioning bit
 (45 10)  (1027 282)  (1027 282)  LC_5 Logic Functioning bit
 (46 10)  (1028 282)  (1028 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (51 11)  (1033 283)  (1033 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (991 284)  (991 284)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_r_10
 (12 12)  (994 284)  (994 284)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g3_3
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (44 12)  (1026 284)  (1026 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (52 12)  (1034 284)  (1034 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (993 285)  (993 285)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (13 13)  (995 285)  (995 285)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (48 13)  (1030 285)  (1030 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp12_v_t_10 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1003 286)  (1003 286)  routing T_19_17.sp4_v_t_18 <X> T_19_17.lc_trk_g3_7
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 286)  (1005 286)  routing T_19_17.sp4_v_t_18 <X> T_19_17.lc_trk_g3_7
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (44 14)  (1026 286)  (1026 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (48 14)  (1030 286)  (1030 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (982 287)  (982 287)  routing T_19_17.glb_netwk_2 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_7
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (48 15)  (1030 287)  (1030 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1033 287)  (1033 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_17

 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1059 278)  (1059 278)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g1_7
 (24 6)  (1060 278)  (1060 278)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g1_7
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.bot_op_4 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (1057 279)  (1057 279)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g1_7
 (9 8)  (1045 280)  (1045 280)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_r_7
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 280)  (1071 280)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.input_2_4
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (42 8)  (1078 280)  (1078 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (51 8)  (1087 280)  (1087 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1088 280)  (1088 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 281)  (1068 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1071 281)  (1071 281)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.input_2_4
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (40 9)  (1076 281)  (1076 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (47 9)  (1083 281)  (1083 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (12 10)  (1048 282)  (1048 282)  routing T_20_17.sp4_v_b_8 <X> T_20_17.sp4_h_l_45
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 287)  (1036 287)  routing T_20_17.glb_netwk_2 <X> T_20_17.wire_logic_cluster/lc_7/s_r


LogicTile_21_17

 (2 0)  (1092 272)  (1092 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (1104 272)  (1104 272)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g0_0
 (15 0)  (1105 272)  (1105 272)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g0_1
 (16 0)  (1106 272)  (1106 272)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g0_1
 (17 0)  (1107 272)  (1107 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1108 272)  (1108 272)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g0_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (40 0)  (1130 272)  (1130 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (44 0)  (1134 272)  (1134 272)  LC_0 Logic Functioning bit
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (50 1)  (1140 273)  (1140 273)  Carry_In_Mux bit 

 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 274)  (1125 274)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_1
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (44 2)  (1134 274)  (1134 274)  LC_1 Logic Functioning bit
 (47 2)  (1137 274)  (1137 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (1102 275)  (1102 275)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_t_39
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 275)  (1122 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1124 275)  (1124 275)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (53 3)  (1143 275)  (1143 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (1094 276)  (1094 276)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_v_b_3
 (15 4)  (1105 276)  (1105 276)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g1_1
 (16 4)  (1106 276)  (1106 276)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g1_1
 (17 4)  (1107 276)  (1107 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 276)  (1108 276)  routing T_21_17.sp4_h_r_9 <X> T_21_17.lc_trk_g1_1
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 276)  (1118 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 276)  (1125 276)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.input_2_2
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (40 4)  (1130 276)  (1130 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (47 4)  (1137 276)  (1137 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1141 276)  (1141 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (1095 277)  (1095 277)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_v_b_3
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1124 277)  (1124 277)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.input_2_2
 (38 5)  (1128 277)  (1128 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (46 5)  (1136 277)  (1136 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_t_40
 (14 6)  (1104 278)  (1104 278)  routing T_21_17.wire_logic_cluster/lc_4/out <X> T_21_17.lc_trk_g1_4
 (15 6)  (1105 278)  (1105 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (16 6)  (1106 278)  (1106 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 278)  (1108 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g2_1
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 280)  (1130 280)  LC_4 Logic Functioning bit
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (43 8)  (1133 280)  (1133 280)  LC_4 Logic Functioning bit
 (9 9)  (1099 281)  (1099 281)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_v_b_7
 (18 9)  (1108 281)  (1108 281)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g2_1
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (24 9)  (1114 281)  (1114 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (25 9)  (1115 281)  (1115 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (40 9)  (1130 281)  (1130 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (43 9)  (1133 281)  (1133 281)  LC_4 Logic Functioning bit
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_h_l_42
 (10 10)  (1100 282)  (1100 282)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_h_l_42
 (15 10)  (1105 282)  (1105 282)  routing T_21_17.tnl_op_5 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (1108 283)  (1108 283)  routing T_21_17.tnl_op_5 <X> T_21_17.lc_trk_g2_5
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (4 13)  (1094 285)  (1094 285)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_h_r_9
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.sp4_r_v_b_41 <X> T_21_17.lc_trk_g3_1
 (14 14)  (1104 286)  (1104 286)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g3_4
 (14 15)  (1104 287)  (1104 287)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g3_4
 (15 15)  (1105 287)  (1105 287)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g3_4
 (16 15)  (1106 287)  (1106 287)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g3_4
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_22_17

 (11 0)  (1155 272)  (1155 272)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_v_b_2
 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1167 272)  (1167 272)  routing T_22_17.sp12_h_r_11 <X> T_22_17.lc_trk_g0_3
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 272)  (1174 272)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 272)  (1178 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (38 0)  (1182 272)  (1182 272)  LC_0 Logic Functioning bit
 (41 0)  (1185 272)  (1185 272)  LC_0 Logic Functioning bit
 (43 0)  (1187 272)  (1187 272)  LC_0 Logic Functioning bit
 (52 0)  (1196 272)  (1196 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (1154 273)  (1154 273)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_v_b_1
 (15 1)  (1159 273)  (1159 273)  routing T_22_17.bot_op_0 <X> T_22_17.lc_trk_g0_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 273)  (1174 273)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (38 1)  (1182 273)  (1182 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (40 1)  (1184 273)  (1184 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 275)  (1167 275)  routing T_22_17.sp4_v_b_22 <X> T_22_17.lc_trk_g0_6
 (24 3)  (1168 275)  (1168 275)  routing T_22_17.sp4_v_b_22 <X> T_22_17.lc_trk_g0_6
 (14 4)  (1158 276)  (1158 276)  routing T_22_17.sp4_h_r_8 <X> T_22_17.lc_trk_g1_0
 (15 5)  (1159 277)  (1159 277)  routing T_22_17.sp4_h_r_8 <X> T_22_17.lc_trk_g1_0
 (16 5)  (1160 277)  (1160 277)  routing T_22_17.sp4_h_r_8 <X> T_22_17.lc_trk_g1_0
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (0 6)  (1144 278)  (1144 278)  routing T_22_17.glb_netwk_2 <X> T_22_17.glb2local_0
 (1 6)  (1145 278)  (1145 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (1158 278)  (1158 278)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g1_4
 (14 7)  (1158 279)  (1158 279)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g1_4
 (16 7)  (1160 279)  (1160 279)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g1_4
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1166 279)  (1166 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 279)  (1168 279)  routing T_22_17.bot_op_6 <X> T_22_17.lc_trk_g1_6
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.rgt_op_2 <X> T_22_17.lc_trk_g2_2
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.rgt_op_2 <X> T_22_17.lc_trk_g2_2
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.wire_logic_cluster/lc_7/out <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g2_6
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 282)  (1179 282)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_5
 (40 10)  (1184 282)  (1184 282)  LC_5 Logic Functioning bit
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 283)  (1171 283)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_5
 (35 11)  (1179 283)  (1179 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_5
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 284)  (1171 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (37 12)  (1181 284)  (1181 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (45 12)  (1189 284)  (1189 284)  LC_6 Logic Functioning bit
 (47 12)  (1191 284)  (1191 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1194 284)  (1194 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1170 285)  (1170 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (37 13)  (1181 285)  (1181 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (46 13)  (1190 285)  (1190 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1192 285)  (1192 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1158 286)  (1158 286)  routing T_22_17.bnl_op_4 <X> T_22_17.lc_trk_g3_4
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g3_6
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (51 14)  (1195 286)  (1195 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (1149 287)  (1149 287)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_t_44
 (14 15)  (1158 287)  (1158 287)  routing T_22_17.bnl_op_4 <X> T_22_17.lc_trk_g3_4
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 287)  (1167 287)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g3_6
 (24 15)  (1168 287)  (1168 287)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g3_6
 (25 15)  (1169 287)  (1169 287)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g3_6
 (26 15)  (1170 287)  (1170 287)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1178 287)  (1178 287)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.input_2_7
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (41 15)  (1185 287)  (1185 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (52 15)  (1196 287)  (1196 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_23_17

 (14 0)  (1212 272)  (1212 272)  routing T_23_17.bnr_op_0 <X> T_23_17.lc_trk_g0_0
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1221 272)  (1221 272)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g0_3
 (26 0)  (1224 272)  (1224 272)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g0_5 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (14 1)  (1212 273)  (1212 273)  routing T_23_17.bnr_op_0 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (1219 273)  (1219 273)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g0_3
 (27 1)  (1225 273)  (1225 273)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 273)  (1229 273)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (43 1)  (1241 273)  (1241 273)  LC_0 Logic Functioning bit
 (8 2)  (1206 274)  (1206 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (9 2)  (1207 274)  (1207 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (10 2)  (1208 274)  (1208 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (15 2)  (1213 274)  (1213 274)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (17 2)  (1215 274)  (1215 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1216 274)  (1216 274)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (25 2)  (1223 274)  (1223 274)  routing T_23_17.lft_op_6 <X> T_23_17.lc_trk_g0_6
 (10 3)  (1208 275)  (1208 275)  routing T_23_17.sp4_h_l_45 <X> T_23_17.sp4_v_t_36
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1216 275)  (1216 275)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.lft_op_6 <X> T_23_17.lc_trk_g0_6
 (13 4)  (1211 276)  (1211 276)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_v_b_5
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g1_3
 (26 4)  (1224 276)  (1224 276)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 276)  (1228 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 276)  (1233 276)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.input_2_2
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (46 4)  (1244 276)  (1244 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g1_3
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 277)  (1229 277)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 277)  (1230 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (53 5)  (1251 277)  (1251 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (1198 278)  (1198 278)  routing T_23_17.glb_netwk_2 <X> T_23_17.glb2local_0
 (1 6)  (1199 278)  (1199 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (1213 278)  (1213 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (16 6)  (1214 278)  (1214 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1216 278)  (1216 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (10 7)  (1208 279)  (1208 279)  routing T_23_17.sp4_h_l_46 <X> T_23_17.sp4_v_t_41
 (16 7)  (1214 279)  (1214 279)  routing T_23_17.sp12_h_r_12 <X> T_23_17.lc_trk_g1_4
 (17 7)  (1215 279)  (1215 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.bnl_op_5 <X> T_23_17.lc_trk_g2_5
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.bnl_op_5 <X> T_23_17.lc_trk_g2_5
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 284)  (1228 284)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 284)  (1229 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 284)  (1231 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 284)  (1233 284)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.input_2_6
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (5 13)  (1203 285)  (1203 285)  routing T_23_17.sp4_h_r_9 <X> T_23_17.sp4_v_b_9
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 285)  (1225 285)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 285)  (1230 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1232 285)  (1232 285)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.input_2_6
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (6 14)  (1204 286)  (1204 286)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_v_t_44
 (15 14)  (1213 286)  (1213 286)  routing T_23_17.rgt_op_5 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1216 286)  (1216 286)  routing T_23_17.rgt_op_5 <X> T_23_17.lc_trk_g3_5


LogicTile_24_17

 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 274)  (1253 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 274)  (1257 274)  routing T_24_17.sp4_v_t_37 <X> T_24_17.sp4_h_l_37
 (25 2)  (1277 274)  (1277 274)  routing T_24_17.lft_op_6 <X> T_24_17.lc_trk_g0_6
 (6 3)  (1258 275)  (1258 275)  routing T_24_17.sp4_v_t_37 <X> T_24_17.sp4_h_l_37
 (22 3)  (1274 275)  (1274 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1276 275)  (1276 275)  routing T_24_17.lft_op_6 <X> T_24_17.lc_trk_g0_6
 (13 4)  (1265 276)  (1265 276)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (14 4)  (1266 276)  (1266 276)  routing T_24_17.lft_op_0 <X> T_24_17.lc_trk_g1_0
 (12 5)  (1264 277)  (1264 277)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (15 5)  (1267 277)  (1267 277)  routing T_24_17.lft_op_0 <X> T_24_17.lc_trk_g1_0
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (8 9)  (1260 281)  (1260 281)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_7
 (9 9)  (1261 281)  (1261 281)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_7
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 282)  (1280 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 282)  (1282 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 282)  (1283 282)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 282)  (1287 282)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.input_2_5
 (36 10)  (1288 282)  (1288 282)  LC_5 Logic Functioning bit
 (38 10)  (1290 282)  (1290 282)  LC_5 Logic Functioning bit
 (41 10)  (1293 282)  (1293 282)  LC_5 Logic Functioning bit
 (43 10)  (1295 282)  (1295 282)  LC_5 Logic Functioning bit
 (45 10)  (1297 282)  (1297 282)  LC_5 Logic Functioning bit
 (27 11)  (1279 283)  (1279 283)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 283)  (1283 283)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 283)  (1284 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 283)  (1285 283)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.input_2_5
 (34 11)  (1286 283)  (1286 283)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.input_2_5
 (37 11)  (1289 283)  (1289 283)  LC_5 Logic Functioning bit
 (38 11)  (1290 283)  (1290 283)  LC_5 Logic Functioning bit
 (41 11)  (1293 283)  (1293 283)  LC_5 Logic Functioning bit
 (43 11)  (1295 283)  (1295 283)  LC_5 Logic Functioning bit
 (1 14)  (1253 286)  (1253 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1266 286)  (1266 286)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g3_4
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 286)  (1270 286)  routing T_24_17.wire_logic_cluster/lc_5/out <X> T_24_17.lc_trk_g3_5
 (0 15)  (1252 287)  (1252 287)  routing T_24_17.glb_netwk_2 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (1267 287)  (1267 287)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g3_4
 (16 15)  (1268 287)  (1268 287)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g3_4
 (17 15)  (1269 287)  (1269 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_25_17

 (6 0)  (1312 272)  (1312 272)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_v_b_0
 (15 0)  (1321 272)  (1321 272)  routing T_25_17.sp12_h_r_1 <X> T_25_17.lc_trk_g0_1
 (17 0)  (1323 272)  (1323 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1324 272)  (1324 272)  routing T_25_17.sp12_h_r_1 <X> T_25_17.lc_trk_g0_1
 (5 1)  (1311 273)  (1311 273)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_v_b_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 273)  (1324 273)  routing T_25_17.sp12_h_r_1 <X> T_25_17.lc_trk_g0_1
 (22 1)  (1328 273)  (1328 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1329 273)  (1329 273)  routing T_25_17.sp12_h_l_17 <X> T_25_17.lc_trk_g0_2
 (25 1)  (1331 273)  (1331 273)  routing T_25_17.sp12_h_l_17 <X> T_25_17.lc_trk_g0_2
 (26 1)  (1332 273)  (1332 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (27 1)  (1333 273)  (1333 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 274)  (1332 274)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_1
 (26 3)  (1332 275)  (1332 275)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_1
 (27 3)  (1333 275)  (1333 275)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_1
 (28 3)  (1334 275)  (1334 275)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (25 4)  (1331 276)  (1331 276)  routing T_25_17.sp4_v_b_2 <X> T_25_17.lc_trk_g1_2
 (26 4)  (1332 276)  (1332 276)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (22 5)  (1328 277)  (1328 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 277)  (1329 277)  routing T_25_17.sp4_v_b_2 <X> T_25_17.lc_trk_g1_2
 (26 5)  (1332 277)  (1332 277)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (27 5)  (1333 277)  (1333 277)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (22 6)  (1328 278)  (1328 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (8 7)  (1314 279)  (1314 279)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_v_t_41
 (14 7)  (1320 279)  (1320 279)  routing T_25_17.sp12_h_r_20 <X> T_25_17.lc_trk_g1_4
 (16 7)  (1322 279)  (1322 279)  routing T_25_17.sp12_h_r_20 <X> T_25_17.lc_trk_g1_4
 (17 7)  (1323 279)  (1323 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (1327 279)  (1327 279)  routing T_25_17.sp4_r_v_b_31 <X> T_25_17.lc_trk_g1_7
 (26 7)  (1332 279)  (1332 279)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.input0_3
 (28 7)  (1334 279)  (1334 279)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.input0_3
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 280)  (1332 280)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input0_4
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (3 9)  (1309 281)  (1309 281)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_b_1
 (21 9)  (1327 281)  (1327 281)  routing T_25_17.sp4_r_v_b_35 <X> T_25_17.lc_trk_g2_3
 (26 9)  (1332 281)  (1332 281)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input0_4
 (28 9)  (1334 281)  (1334 281)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (40 9)  (1346 281)  (1346 281)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (6 10)  (1312 282)  (1312 282)  routing T_25_17.sp4_v_b_3 <X> T_25_17.sp4_v_t_43
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_v_b_31 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_v_b_31 <X> T_25_17.lc_trk_g2_7
 (26 10)  (1332 282)  (1332 282)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.input0_5
 (35 10)  (1341 282)  (1341 282)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_5
 (5 11)  (1311 283)  (1311 283)  routing T_25_17.sp4_v_b_3 <X> T_25_17.sp4_v_t_43
 (22 11)  (1328 283)  (1328 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1333 283)  (1333 283)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 283)  (1339 283)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_5
 (34 11)  (1340 283)  (1340 283)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_5
 (22 12)  (1328 284)  (1328 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 284)  (1329 284)  routing T_25_17.sp4_v_b_43 <X> T_25_17.lc_trk_g3_3
 (24 12)  (1330 284)  (1330 284)  routing T_25_17.sp4_v_b_43 <X> T_25_17.lc_trk_g3_3
 (35 12)  (1341 284)  (1341 284)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input2_6
 (3 13)  (1309 285)  (1309 285)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_h_r_1
 (8 13)  (1314 285)  (1314 285)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_v_b_10
 (9 13)  (1315 285)  (1315 285)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_v_b_10
 (10 13)  (1316 285)  (1316 285)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_v_b_10
 (26 13)  (1332 285)  (1332 285)  routing T_25_17.lc_trk_g0_2 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 285)  (1339 285)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input2_6
 (34 13)  (1340 285)  (1340 285)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input2_6
 (35 13)  (1341 285)  (1341 285)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.input2_6
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 286)  (1320 286)  routing T_25_17.sp4_v_t_25 <X> T_25_17.lc_trk_g3_4
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1328 286)  (1328 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 286)  (1329 286)  routing T_25_17.sp12_v_t_12 <X> T_25_17.lc_trk_g3_7
 (25 14)  (1331 286)  (1331 286)  routing T_25_17.sp4_v_t_19 <X> T_25_17.lc_trk_g3_6
 (26 14)  (1332 286)  (1332 286)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.input0_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (3 15)  (1309 287)  (1309 287)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_t_22
 (14 15)  (1320 287)  (1320 287)  routing T_25_17.sp4_v_t_25 <X> T_25_17.lc_trk_g3_4
 (16 15)  (1322 287)  (1322 287)  routing T_25_17.sp4_v_t_25 <X> T_25_17.lc_trk_g3_4
 (17 15)  (1323 287)  (1323 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (22 15)  (1328 287)  (1328 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 287)  (1329 287)  routing T_25_17.sp4_v_t_19 <X> T_25_17.lc_trk_g3_6
 (26 15)  (1332 287)  (1332 287)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.input0_7
 (28 15)  (1334 287)  (1334 287)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23
 (13 6)  (1361 278)  (1361 278)  routing T_26_17.sp4_v_b_5 <X> T_26_17.sp4_v_t_40
 (9 7)  (1357 279)  (1357 279)  routing T_26_17.sp4_v_b_8 <X> T_26_17.sp4_v_t_41
 (10 7)  (1358 279)  (1358 279)  routing T_26_17.sp4_v_b_8 <X> T_26_17.sp4_v_t_41
 (12 10)  (1360 282)  (1360 282)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_h_l_45
 (11 11)  (1359 283)  (1359 283)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_h_l_45
 (13 11)  (1361 283)  (1361 283)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_h_l_45


LogicTile_27_17

 (5 14)  (1407 286)  (1407 286)  routing T_27_17.sp4_h_r_6 <X> T_27_17.sp4_h_l_44
 (4 15)  (1406 287)  (1406 287)  routing T_27_17.sp4_h_r_6 <X> T_27_17.sp4_h_l_44


LogicTile_28_17

 (2 6)  (1458 278)  (1458 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_30_17

 (12 0)  (1576 272)  (1576 272)  routing T_30_17.sp4_v_t_39 <X> T_30_17.sp4_h_r_2
 (3 4)  (1567 276)  (1567 276)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_r_0
 (3 5)  (1567 277)  (1567 277)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_r_0


LogicTile_31_17

 (3 12)  (1621 284)  (1621 284)  routing T_31_17.sp12_v_t_22 <X> T_31_17.sp12_h_r_1


LogicTile_32_17

 (3 1)  (1675 273)  (1675 273)  routing T_32_17.sp12_h_l_23 <X> T_32_17.sp12_v_b_0
 (14 2)  (1686 274)  (1686 274)  routing T_32_17.sp12_h_l_3 <X> T_32_17.lc_trk_g0_4
 (14 3)  (1686 275)  (1686 275)  routing T_32_17.sp12_h_l_3 <X> T_32_17.lc_trk_g0_4
 (15 3)  (1687 275)  (1687 275)  routing T_32_17.sp12_h_l_3 <X> T_32_17.lc_trk_g0_4
 (17 3)  (1689 275)  (1689 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (25 4)  (1697 276)  (1697 276)  routing T_32_17.sp12_h_r_2 <X> T_32_17.lc_trk_g1_2
 (22 5)  (1694 277)  (1694 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1696 277)  (1696 277)  routing T_32_17.sp12_h_r_2 <X> T_32_17.lc_trk_g1_2
 (25 5)  (1697 277)  (1697 277)  routing T_32_17.sp12_h_r_2 <X> T_32_17.lc_trk_g1_2
 (16 9)  (1688 281)  (1688 281)  routing T_32_17.sp12_v_b_8 <X> T_32_17.lc_trk_g2_0
 (17 9)  (1689 281)  (1689 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 12)  (1686 284)  (1686 284)  routing T_32_17.rgt_op_0 <X> T_32_17.lc_trk_g3_0
 (15 13)  (1687 285)  (1687 285)  routing T_32_17.rgt_op_0 <X> T_32_17.lc_trk_g3_0
 (17 13)  (1689 285)  (1689 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 14)  (1700 286)  (1700 286)  routing T_32_17.lc_trk_g2_0 <X> T_32_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 286)  (1701 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1703 286)  (1703 286)  routing T_32_17.lc_trk_g0_4 <X> T_32_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1704 286)  (1704 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (42 14)  (1714 286)  (1714 286)  LC_7 Logic Functioning bit
 (48 14)  (1720 286)  (1720 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (1699 287)  (1699 287)  routing T_32_17.lc_trk_g3_0 <X> T_32_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1700 287)  (1700 287)  routing T_32_17.lc_trk_g3_0 <X> T_32_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1701 287)  (1701 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1704 287)  (1704 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1706 287)  (1706 287)  routing T_32_17.lc_trk_g1_2 <X> T_32_17.input_2_7
 (35 15)  (1707 287)  (1707 287)  routing T_32_17.lc_trk_g1_2 <X> T_32_17.input_2_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (5 2)  (1731 274)  (1731 274)  routing T_33_17.span4_vert_b_3 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (4 3)  (1730 275)  (1730 275)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g0_2
 (5 3)  (1731 275)  (1731 275)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g0_2
 (6 3)  (1732 275)  (1732 275)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g0_2
 (7 3)  (1733 275)  (1733 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (8 3)  (1734 275)  (1734 275)  routing T_33_17.span4_vert_b_3 <X> T_33_17.lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g0_2 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span4_vert_b_7 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 279)  (1734 279)  routing T_33_17.span4_vert_b_7 <X> T_33_17.lc_trk_g0_7
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (14 6)  (3 262)  (3 262)  routing T_0_16.span4_vert_t_14 <X> T_0_16.span4_horz_13
 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_1_16

 (15 0)  (33 256)  (33 256)  routing T_1_16.sp4_v_b_17 <X> T_1_16.lc_trk_g0_1
 (16 0)  (34 256)  (34 256)  routing T_1_16.sp4_v_b_17 <X> T_1_16.lc_trk_g0_1
 (17 0)  (35 256)  (35 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (43 256)  (43 256)  routing T_1_16.bnr_op_2 <X> T_1_16.lc_trk_g0_2
 (26 0)  (44 256)  (44 256)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 256)  (45 256)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 256)  (47 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 256)  (49 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 256)  (52 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (56 256)  (56 256)  LC_0 Logic Functioning bit
 (39 0)  (57 256)  (57 256)  LC_0 Logic Functioning bit
 (42 0)  (60 256)  (60 256)  LC_0 Logic Functioning bit
 (43 0)  (61 256)  (61 256)  LC_0 Logic Functioning bit
 (15 1)  (33 257)  (33 257)  routing T_1_16.bot_op_0 <X> T_1_16.lc_trk_g0_0
 (17 1)  (35 257)  (35 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (40 257)  (40 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 257)  (43 257)  routing T_1_16.bnr_op_2 <X> T_1_16.lc_trk_g0_2
 (26 1)  (44 257)  (44 257)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 257)  (47 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 257)  (49 257)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 257)  (50 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 257)  (52 257)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.input_2_0
 (36 1)  (54 257)  (54 257)  LC_0 Logic Functioning bit
 (37 1)  (55 257)  (55 257)  LC_0 Logic Functioning bit
 (40 1)  (58 257)  (58 257)  LC_0 Logic Functioning bit
 (41 1)  (59 257)  (59 257)  LC_0 Logic Functioning bit
 (0 2)  (18 258)  (18 258)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (1 2)  (19 258)  (19 258)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (44 258)  (44 258)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 258)  (47 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 258)  (50 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (56 258)  (56 258)  LC_1 Logic Functioning bit
 (43 2)  (61 258)  (61 258)  LC_1 Logic Functioning bit
 (50 2)  (68 258)  (68 258)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (40 259)  (40 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (41 259)  (41 259)  routing T_1_16.sp4_v_b_22 <X> T_1_16.lc_trk_g0_6
 (24 3)  (42 259)  (42 259)  routing T_1_16.sp4_v_b_22 <X> T_1_16.lc_trk_g0_6
 (27 3)  (45 259)  (45 259)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 259)  (47 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 259)  (49 259)  routing T_1_16.lc_trk_g0_2 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 259)  (55 259)  LC_1 Logic Functioning bit
 (40 3)  (58 259)  (58 259)  LC_1 Logic Functioning bit
 (14 4)  (32 260)  (32 260)  routing T_1_16.sp4_v_b_8 <X> T_1_16.lc_trk_g1_0
 (16 4)  (34 260)  (34 260)  routing T_1_16.sp4_v_b_1 <X> T_1_16.lc_trk_g1_1
 (17 4)  (35 260)  (35 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 260)  (36 260)  routing T_1_16.sp4_v_b_1 <X> T_1_16.lc_trk_g1_1
 (22 4)  (40 260)  (40 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (41 260)  (41 260)  routing T_1_16.sp4_v_b_19 <X> T_1_16.lc_trk_g1_3
 (24 4)  (42 260)  (42 260)  routing T_1_16.sp4_v_b_19 <X> T_1_16.lc_trk_g1_3
 (26 4)  (44 260)  (44 260)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 260)  (47 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (54 260)  (54 260)  LC_2 Logic Functioning bit
 (38 4)  (56 260)  (56 260)  LC_2 Logic Functioning bit
 (41 4)  (59 260)  (59 260)  LC_2 Logic Functioning bit
 (43 4)  (61 260)  (61 260)  LC_2 Logic Functioning bit
 (51 4)  (69 260)  (69 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (32 261)  (32 261)  routing T_1_16.sp4_v_b_8 <X> T_1_16.lc_trk_g1_0
 (16 5)  (34 261)  (34 261)  routing T_1_16.sp4_v_b_8 <X> T_1_16.lc_trk_g1_0
 (17 5)  (35 261)  (35 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (44 261)  (44 261)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 261)  (45 261)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 261)  (47 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (22 6)  (40 262)  (40 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (44 262)  (44 262)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 262)  (45 262)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 262)  (47 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 262)  (50 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 262)  (51 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 262)  (52 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 262)  (55 262)  LC_3 Logic Functioning bit
 (40 6)  (58 262)  (58 262)  LC_3 Logic Functioning bit
 (41 6)  (59 262)  (59 262)  LC_3 Logic Functioning bit
 (43 6)  (61 262)  (61 262)  LC_3 Logic Functioning bit
 (14 7)  (32 263)  (32 263)  routing T_1_16.sp4_h_r_4 <X> T_1_16.lc_trk_g1_4
 (15 7)  (33 263)  (33 263)  routing T_1_16.sp4_h_r_4 <X> T_1_16.lc_trk_g1_4
 (16 7)  (34 263)  (34 263)  routing T_1_16.sp4_h_r_4 <X> T_1_16.lc_trk_g1_4
 (17 7)  (35 263)  (35 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (40 263)  (40 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 263)  (42 263)  routing T_1_16.bot_op_6 <X> T_1_16.lc_trk_g1_6
 (26 7)  (44 263)  (44 263)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 263)  (45 263)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 263)  (47 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 263)  (48 263)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 263)  (49 263)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 263)  (50 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 263)  (51 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_3
 (34 7)  (52 263)  (52 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_3
 (35 7)  (53 263)  (53 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_3
 (38 7)  (56 263)  (56 263)  LC_3 Logic Functioning bit
 (40 7)  (58 263)  (58 263)  LC_3 Logic Functioning bit
 (42 7)  (60 263)  (60 263)  LC_3 Logic Functioning bit
 (43 7)  (61 263)  (61 263)  LC_3 Logic Functioning bit
 (16 8)  (34 264)  (34 264)  routing T_1_16.sp4_v_b_33 <X> T_1_16.lc_trk_g2_1
 (17 8)  (35 264)  (35 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (36 264)  (36 264)  routing T_1_16.sp4_v_b_33 <X> T_1_16.lc_trk_g2_1
 (14 9)  (32 265)  (32 265)  routing T_1_16.sp4_h_r_24 <X> T_1_16.lc_trk_g2_0
 (15 9)  (33 265)  (33 265)  routing T_1_16.sp4_h_r_24 <X> T_1_16.lc_trk_g2_0
 (16 9)  (34 265)  (34 265)  routing T_1_16.sp4_h_r_24 <X> T_1_16.lc_trk_g2_0
 (17 9)  (35 265)  (35 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (36 265)  (36 265)  routing T_1_16.sp4_v_b_33 <X> T_1_16.lc_trk_g2_1
 (32 10)  (50 266)  (50 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 266)  (51 266)  routing T_1_16.lc_trk_g2_0 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 266)  (54 266)  LC_5 Logic Functioning bit
 (37 10)  (55 266)  (55 266)  LC_5 Logic Functioning bit
 (38 10)  (56 266)  (56 266)  LC_5 Logic Functioning bit
 (39 10)  (57 266)  (57 266)  LC_5 Logic Functioning bit
 (45 10)  (63 266)  (63 266)  LC_5 Logic Functioning bit
 (53 10)  (71 266)  (71 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (40 267)  (40 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (54 267)  (54 267)  LC_5 Logic Functioning bit
 (37 11)  (55 267)  (55 267)  LC_5 Logic Functioning bit
 (38 11)  (56 267)  (56 267)  LC_5 Logic Functioning bit
 (39 11)  (57 267)  (57 267)  LC_5 Logic Functioning bit
 (17 12)  (35 268)  (35 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (40 268)  (40 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (44 268)  (44 268)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 268)  (45 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 268)  (46 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 268)  (47 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 268)  (50 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 268)  (51 268)  routing T_1_16.lc_trk_g2_1 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 268)  (54 268)  LC_6 Logic Functioning bit
 (38 12)  (56 268)  (56 268)  LC_6 Logic Functioning bit
 (39 12)  (57 268)  (57 268)  LC_6 Logic Functioning bit
 (41 12)  (59 268)  (59 268)  LC_6 Logic Functioning bit
 (16 13)  (34 269)  (34 269)  routing T_1_16.sp12_v_b_8 <X> T_1_16.lc_trk_g3_0
 (17 13)  (35 269)  (35 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (40 269)  (40 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (44 269)  (44 269)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 269)  (46 269)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 269)  (47 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 269)  (50 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (51 269)  (51 269)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.input_2_6
 (34 13)  (52 269)  (52 269)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.input_2_6
 (38 13)  (56 269)  (56 269)  LC_6 Logic Functioning bit
 (40 13)  (58 269)  (58 269)  LC_6 Logic Functioning bit
 (41 13)  (59 269)  (59 269)  LC_6 Logic Functioning bit
 (43 13)  (61 269)  (61 269)  LC_6 Logic Functioning bit


LogicTile_2_16

 (15 0)  (87 256)  (87 256)  routing T_2_16.lft_op_1 <X> T_2_16.lc_trk_g0_1
 (17 0)  (89 256)  (89 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 256)  (90 256)  routing T_2_16.lft_op_1 <X> T_2_16.lc_trk_g0_1
 (21 0)  (93 256)  (93 256)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g0_3
 (22 0)  (94 256)  (94 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 256)  (95 256)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g0_3
 (21 1)  (93 257)  (93 257)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g0_3
 (22 1)  (94 257)  (94 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 257)  (96 257)  routing T_2_16.bot_op_2 <X> T_2_16.lc_trk_g0_2
 (15 2)  (87 258)  (87 258)  routing T_2_16.sp4_v_b_21 <X> T_2_16.lc_trk_g0_5
 (16 2)  (88 258)  (88 258)  routing T_2_16.sp4_v_b_21 <X> T_2_16.lc_trk_g0_5
 (17 2)  (89 258)  (89 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (97 258)  (97 258)  routing T_2_16.lft_op_6 <X> T_2_16.lc_trk_g0_6
 (28 2)  (100 258)  (100 258)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 258)  (103 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 258)  (106 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 258)  (107 258)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_1
 (37 2)  (109 258)  (109 258)  LC_1 Logic Functioning bit
 (22 3)  (94 259)  (94 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 259)  (96 259)  routing T_2_16.lft_op_6 <X> T_2_16.lc_trk_g0_6
 (26 3)  (98 259)  (98 259)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 259)  (99 259)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 259)  (101 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 259)  (102 259)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 259)  (103 259)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 259)  (104 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 259)  (106 259)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_1
 (35 3)  (107 259)  (107 259)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_1
 (21 4)  (93 260)  (93 260)  routing T_2_16.lft_op_3 <X> T_2_16.lc_trk_g1_3
 (22 4)  (94 260)  (94 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 260)  (96 260)  routing T_2_16.lft_op_3 <X> T_2_16.lc_trk_g1_3
 (25 4)  (97 260)  (97 260)  routing T_2_16.sp4_v_b_2 <X> T_2_16.lc_trk_g1_2
 (22 5)  (94 261)  (94 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (95 261)  (95 261)  routing T_2_16.sp4_v_b_2 <X> T_2_16.lc_trk_g1_2
 (22 6)  (94 262)  (94 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (97 262)  (97 262)  routing T_2_16.sp4_v_b_6 <X> T_2_16.lc_trk_g1_6
 (26 6)  (98 262)  (98 262)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 262)  (99 262)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (107 262)  (107 262)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.input_2_3
 (36 6)  (108 262)  (108 262)  LC_3 Logic Functioning bit
 (37 6)  (109 262)  (109 262)  LC_3 Logic Functioning bit
 (38 6)  (110 262)  (110 262)  LC_3 Logic Functioning bit
 (43 6)  (115 262)  (115 262)  LC_3 Logic Functioning bit
 (21 7)  (93 263)  (93 263)  routing T_2_16.sp4_r_v_b_31 <X> T_2_16.lc_trk_g1_7
 (22 7)  (94 263)  (94 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (95 263)  (95 263)  routing T_2_16.sp4_v_b_6 <X> T_2_16.lc_trk_g1_6
 (27 7)  (99 263)  (99 263)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 263)  (100 263)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 263)  (101 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 263)  (102 263)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 263)  (103 263)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 263)  (104 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (110 263)  (110 263)  LC_3 Logic Functioning bit
 (40 7)  (112 263)  (112 263)  LC_3 Logic Functioning bit
 (41 7)  (113 263)  (113 263)  LC_3 Logic Functioning bit
 (43 7)  (115 263)  (115 263)  LC_3 Logic Functioning bit
 (25 8)  (97 264)  (97 264)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (26 8)  (98 264)  (98 264)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 264)  (101 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 264)  (104 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 264)  (108 264)  LC_4 Logic Functioning bit
 (38 8)  (110 264)  (110 264)  LC_4 Logic Functioning bit
 (39 8)  (111 264)  (111 264)  LC_4 Logic Functioning bit
 (40 8)  (112 264)  (112 264)  LC_4 Logic Functioning bit
 (50 8)  (122 264)  (122 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (94 265)  (94 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 265)  (95 265)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (26 9)  (98 265)  (98 265)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 265)  (101 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 265)  (103 265)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (39 9)  (111 265)  (111 265)  LC_4 Logic Functioning bit
 (40 9)  (112 265)  (112 265)  LC_4 Logic Functioning bit
 (41 9)  (113 265)  (113 265)  LC_4 Logic Functioning bit
 (43 9)  (115 265)  (115 265)  LC_4 Logic Functioning bit
 (17 15)  (89 271)  (89 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_3_16

 (15 0)  (141 256)  (141 256)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g0_1
 (17 0)  (143 256)  (143 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (144 256)  (144 256)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g0_1
 (26 0)  (152 256)  (152 256)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (157 256)  (157 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 256)  (158 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 256)  (159 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 256)  (160 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 256)  (162 256)  LC_0 Logic Functioning bit
 (38 0)  (164 256)  (164 256)  LC_0 Logic Functioning bit
 (27 1)  (153 257)  (153 257)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 257)  (154 257)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 257)  (155 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 257)  (157 257)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (163 257)  (163 257)  LC_0 Logic Functioning bit
 (39 1)  (165 257)  (165 257)  LC_0 Logic Functioning bit
 (48 1)  (174 257)  (174 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (140 258)  (140 258)  routing T_3_16.sp4_v_b_4 <X> T_3_16.lc_trk_g0_4
 (16 3)  (142 259)  (142 259)  routing T_3_16.sp4_v_b_4 <X> T_3_16.lc_trk_g0_4
 (17 3)  (143 259)  (143 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 8)  (147 264)  (147 264)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g2_3
 (22 8)  (148 264)  (148 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (150 264)  (150 264)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g2_3
 (21 9)  (147 265)  (147 265)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g2_3
 (15 10)  (141 266)  (141 266)  routing T_3_16.sp12_v_t_2 <X> T_3_16.lc_trk_g2_5
 (17 10)  (143 266)  (143 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (144 266)  (144 266)  routing T_3_16.sp12_v_t_2 <X> T_3_16.lc_trk_g2_5
 (26 10)  (152 266)  (152 266)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 266)  (155 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 266)  (156 266)  routing T_3_16.lc_trk_g0_4 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 266)  (158 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 266)  (159 266)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 266)  (160 266)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 266)  (163 266)  LC_5 Logic Functioning bit
 (38 10)  (164 266)  (164 266)  LC_5 Logic Functioning bit
 (39 10)  (165 266)  (165 266)  LC_5 Logic Functioning bit
 (40 10)  (166 266)  (166 266)  LC_5 Logic Functioning bit
 (41 10)  (167 266)  (167 266)  LC_5 Logic Functioning bit
 (42 10)  (168 266)  (168 266)  LC_5 Logic Functioning bit
 (43 10)  (169 266)  (169 266)  LC_5 Logic Functioning bit
 (52 10)  (178 266)  (178 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (144 267)  (144 267)  routing T_3_16.sp12_v_t_2 <X> T_3_16.lc_trk_g2_5
 (28 11)  (154 267)  (154 267)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 267)  (155 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 267)  (158 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (162 267)  (162 267)  LC_5 Logic Functioning bit
 (37 11)  (163 267)  (163 267)  LC_5 Logic Functioning bit
 (38 11)  (164 267)  (164 267)  LC_5 Logic Functioning bit
 (39 11)  (165 267)  (165 267)  LC_5 Logic Functioning bit
 (40 11)  (166 267)  (166 267)  LC_5 Logic Functioning bit
 (41 11)  (167 267)  (167 267)  LC_5 Logic Functioning bit
 (42 11)  (168 267)  (168 267)  LC_5 Logic Functioning bit
 (43 11)  (169 267)  (169 267)  LC_5 Logic Functioning bit
 (16 12)  (142 268)  (142 268)  routing T_3_16.sp12_v_t_6 <X> T_3_16.lc_trk_g3_1
 (17 12)  (143 268)  (143 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (28 12)  (154 268)  (154 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 268)  (155 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 268)  (156 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 268)  (158 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 268)  (159 268)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 268)  (163 268)  LC_6 Logic Functioning bit
 (39 12)  (165 268)  (165 268)  LC_6 Logic Functioning bit
 (41 12)  (167 268)  (167 268)  LC_6 Logic Functioning bit
 (43 12)  (169 268)  (169 268)  LC_6 Logic Functioning bit
 (46 12)  (172 268)  (172 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (31 13)  (157 269)  (157 269)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 269)  (163 269)  LC_6 Logic Functioning bit
 (39 13)  (165 269)  (165 269)  LC_6 Logic Functioning bit
 (41 13)  (167 269)  (167 269)  LC_6 Logic Functioning bit
 (43 13)  (169 269)  (169 269)  LC_6 Logic Functioning bit
 (16 14)  (142 270)  (142 270)  routing T_3_16.sp12_v_t_10 <X> T_3_16.lc_trk_g3_5
 (17 14)  (143 270)  (143 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 15)  (148 271)  (148 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (149 271)  (149 271)  routing T_3_16.sp4_v_b_46 <X> T_3_16.lc_trk_g3_6
 (24 15)  (150 271)  (150 271)  routing T_3_16.sp4_v_b_46 <X> T_3_16.lc_trk_g3_6


LogicTile_4_16

 (22 1)  (202 257)  (202 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 12)  (212 268)  (212 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 268)  (213 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 268)  (214 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 268)  (216 268)  LC_6 Logic Functioning bit
 (38 12)  (218 268)  (218 268)  LC_6 Logic Functioning bit
 (51 12)  (231 268)  (231 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (202 269)  (202 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (206 269)  (206 269)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 269)  (209 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 269)  (211 269)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 269)  (217 269)  LC_6 Logic Functioning bit
 (39 13)  (219 269)  (219 269)  LC_6 Logic Functioning bit


LogicTile_5_16

 (15 6)  (249 262)  (249 262)  routing T_5_16.sp4_v_b_21 <X> T_5_16.lc_trk_g1_5
 (16 6)  (250 262)  (250 262)  routing T_5_16.sp4_v_b_21 <X> T_5_16.lc_trk_g1_5
 (17 6)  (251 262)  (251 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 14)  (265 270)  (265 270)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 270)  (266 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 270)  (268 270)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 270)  (274 270)  LC_7 Logic Functioning bit
 (41 14)  (275 270)  (275 270)  LC_7 Logic Functioning bit
 (42 14)  (276 270)  (276 270)  LC_7 Logic Functioning bit
 (43 14)  (277 270)  (277 270)  LC_7 Logic Functioning bit
 (52 14)  (286 270)  (286 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (40 15)  (274 271)  (274 271)  LC_7 Logic Functioning bit
 (41 15)  (275 271)  (275 271)  LC_7 Logic Functioning bit
 (42 15)  (276 271)  (276 271)  LC_7 Logic Functioning bit
 (43 15)  (277 271)  (277 271)  LC_7 Logic Functioning bit


LogicTile_6_16

 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0


LogicTile_7_16

 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 260)  (370 260)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (39 4)  (381 260)  (381 260)  LC_2 Logic Functioning bit
 (40 4)  (382 260)  (382 260)  LC_2 Logic Functioning bit
 (42 4)  (384 260)  (384 260)  LC_2 Logic Functioning bit
 (14 5)  (356 261)  (356 261)  routing T_7_16.sp4_r_v_b_24 <X> T_7_16.lc_trk_g1_0
 (17 5)  (359 261)  (359 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (41 5)  (383 261)  (383 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (51 5)  (393 261)  (393 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 8)  (345 264)  (345 264)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1
 (16 8)  (358 264)  (358 264)  routing T_7_16.sp12_v_t_6 <X> T_7_16.lc_trk_g2_1
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (3 9)  (345 265)  (345 265)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1
 (16 14)  (358 270)  (358 270)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g3_5
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 270)  (360 270)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g3_5
 (18 15)  (360 271)  (360 271)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g3_5


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 256)  (417 256)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (22 0)  (418 256)  (418 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_0 lc_trk_g0_3
 (24 0)  (420 256)  (420 256)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 257)  (417 257)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (27 1)  (423 257)  (423 257)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.input0_0
 (28 1)  (424 257)  (424 257)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.input0_0
 (29 1)  (425 257)  (425 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 258)  (411 258)  routing T_8_16.sp12_h_r_5 <X> T_8_16.lc_trk_g0_5
 (17 2)  (413 258)  (413 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (414 258)  (414 258)  routing T_8_16.sp12_h_r_5 <X> T_8_16.lc_trk_g0_5
 (21 2)  (417 258)  (417 258)  routing T_8_16.sp4_h_l_2 <X> T_8_16.lc_trk_g0_7
 (22 2)  (418 258)  (418 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 258)  (419 258)  routing T_8_16.sp4_h_l_2 <X> T_8_16.lc_trk_g0_7
 (24 2)  (420 258)  (420 258)  routing T_8_16.sp4_h_l_2 <X> T_8_16.lc_trk_g0_7
 (26 2)  (422 258)  (422 258)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.input0_1
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 259)  (414 259)  routing T_8_16.sp12_h_r_5 <X> T_8_16.lc_trk_g0_5
 (26 3)  (422 259)  (422 259)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.input0_1
 (29 3)  (425 259)  (425 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (0 4)  (396 260)  (396 260)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_bram/ram/WCLKE
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (17 4)  (413 260)  (413 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_bram/ram/WCLKE
 (18 5)  (414 261)  (414 261)  routing T_8_16.sp4_r_v_b_25 <X> T_8_16.lc_trk_g1_1
 (22 5)  (418 261)  (418 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 261)  (419 261)  routing T_8_16.sp4_v_t_7 <X> T_8_16.lc_trk_g1_2
 (24 5)  (420 261)  (420 261)  routing T_8_16.sp4_v_t_7 <X> T_8_16.lc_trk_g1_2
 (27 5)  (423 261)  (423 261)  routing T_8_16.lc_trk_g1_1 <X> T_8_16.input0_2
 (29 5)  (425 261)  (425 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (15 6)  (411 262)  (411 262)  routing T_8_16.sp4_h_r_13 <X> T_8_16.lc_trk_g1_5
 (16 6)  (412 262)  (412 262)  routing T_8_16.sp4_h_r_13 <X> T_8_16.lc_trk_g1_5
 (17 6)  (413 262)  (413 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 262)  (414 262)  routing T_8_16.sp4_h_r_13 <X> T_8_16.lc_trk_g1_5
 (26 6)  (422 262)  (422 262)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_3
 (26 7)  (422 263)  (422 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_3
 (27 7)  (423 263)  (423 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_3
 (28 7)  (424 263)  (424 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_3
 (29 7)  (425 263)  (425 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (16 8)  (412 264)  (412 264)  routing T_8_16.sp4_v_b_25 <X> T_8_16.lc_trk_g2_1
 (17 8)  (413 264)  (413 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 264)  (414 264)  routing T_8_16.sp4_v_b_25 <X> T_8_16.lc_trk_g2_1
 (25 8)  (421 264)  (421 264)  routing T_8_16.sp4_v_t_23 <X> T_8_16.lc_trk_g2_2
 (26 8)  (422 264)  (422 264)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.input0_4
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 264)  (426 264)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.wire_bram/ram/WDATA_3
 (39 8)  (435 264)  (435 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 9)  (401 265)  (401 265)  routing T_8_16.sp4_h_r_6 <X> T_8_16.sp4_v_b_6
 (14 9)  (410 265)  (410 265)  routing T_8_16.sp4_r_v_b_32 <X> T_8_16.lc_trk_g2_0
 (17 9)  (413 265)  (413 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (418 265)  (418 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (419 265)  (419 265)  routing T_8_16.sp4_v_t_23 <X> T_8_16.lc_trk_g2_2
 (25 9)  (421 265)  (421 265)  routing T_8_16.sp4_v_t_23 <X> T_8_16.lc_trk_g2_2
 (27 9)  (423 265)  (423 265)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.input0_4
 (29 9)  (425 265)  (425 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (14 10)  (410 266)  (410 266)  routing T_8_16.sp4_v_b_28 <X> T_8_16.lc_trk_g2_4
 (25 10)  (421 266)  (421 266)  routing T_8_16.sp4_v_b_30 <X> T_8_16.lc_trk_g2_6
 (16 11)  (412 267)  (412 267)  routing T_8_16.sp4_v_b_28 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 267)  (418 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (419 267)  (419 267)  routing T_8_16.sp4_v_b_30 <X> T_8_16.lc_trk_g2_6
 (26 11)  (422 267)  (422 267)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input0_5
 (27 11)  (423 267)  (423 267)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input0_5
 (29 11)  (425 267)  (425 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 267)  (428 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (431 267)  (431 267)  routing T_8_16.lc_trk_g0_3 <X> T_8_16.input2_5
 (16 12)  (412 268)  (412 268)  routing T_8_16.sp4_v_b_33 <X> T_8_16.lc_trk_g3_1
 (17 12)  (413 268)  (413 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (414 268)  (414 268)  routing T_8_16.sp4_v_b_33 <X> T_8_16.lc_trk_g3_1
 (35 12)  (431 268)  (431 268)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input2_6
 (18 13)  (414 269)  (414 269)  routing T_8_16.sp4_v_b_33 <X> T_8_16.lc_trk_g3_1
 (22 13)  (418 269)  (418 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (424 269)  (424 269)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.input0_6
 (29 13)  (425 269)  (425 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (428 269)  (428 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 269)  (429 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input2_6
 (35 13)  (431 269)  (431 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input2_6
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (22 15)  (418 271)  (418 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 271)  (422 271)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_7
 (27 15)  (423 271)  (423 271)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_7
 (28 15)  (424 271)  (424 271)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_7
 (29 15)  (425 271)  (425 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 271)  (428 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (429 271)  (429 271)  routing T_8_16.lc_trk_g2_1 <X> T_8_16.input2_7


LogicTile_10_16

 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 10)  (492 266)  (492 266)  routing T_10_16.glb_netwk_2 <X> T_10_16.glb2local_2
 (1 10)  (493 266)  (493 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g2_5
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (15 12)  (507 268)  (507 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (46 14)  (538 270)  (538 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (539 270)  (539 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (543 270)  (543 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (43 15)  (535 271)  (535 271)  LC_7 Logic Functioning bit
 (48 15)  (540 271)  (540 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (543 271)  (543 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (544 271)  (544 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 258)  (551 258)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_l_37
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (13 3)  (559 259)  (559 259)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_l_39
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 271)  (546 271)  routing T_11_16.glb_netwk_2 <X> T_11_16.wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (2 4)  (602 260)  (602 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_16

 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_v_b_11


LogicTile_14_16

 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_16

 (9 12)  (771 268)  (771 268)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_10
 (10 12)  (772 268)  (772 268)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_10


LogicTile_16_16

 (11 2)  (827 258)  (827 258)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (13 2)  (829 258)  (829 258)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (12 3)  (828 259)  (828 259)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (10 8)  (826 264)  (826 264)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_r_7
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_v_t_42
 (9 11)  (825 267)  (825 267)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_v_t_42


LogicTile_17_16

 (25 0)  (899 256)  (899 256)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g0_2
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g0_2
 (11 2)  (885 258)  (885 258)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_t_39
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp12_h_r_23 <X> T_17_16.lc_trk_g0_7
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp12_h_r_23 <X> T_17_16.lc_trk_g0_7
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.bot_op_6 <X> T_17_16.lc_trk_g0_6
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (25 4)  (899 260)  (899 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.lc_trk_g1_2
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp4_v_b_10 <X> T_17_16.lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp4_v_b_10 <X> T_17_16.lc_trk_g1_2
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 261)  (907 261)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.input_2_2
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (53 5)  (927 261)  (927 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (899 262)  (899 262)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g1_6
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g1_6
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (15 9)  (889 265)  (889 265)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (914 265)  (914 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (46 9)  (920 265)  (920 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (926 265)  (926 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (889 266)  (889 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (51 12)  (925 268)  (925 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (887 269)  (887 269)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_h_r_11
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (9 15)  (883 271)  (883 271)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_47


LogicTile_18_16

 (15 0)  (943 256)  (943 256)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (16 0)  (944 256)  (944 256)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.sp4_v_b_2 <X> T_18_16.lc_trk_g0_2
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 256)  (963 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (52 0)  (980 256)  (980 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (941 257)  (941 257)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_r_2
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_v_b_2 <X> T_18_16.lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (35 1)  (963 257)  (963 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (47 1)  (975 257)  (975 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (976 257)  (976 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (943 258)  (943 258)  routing T_18_16.bot_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g0_6
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (21 7)  (949 263)  (949 263)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (12 8)  (940 264)  (940 264)  routing T_18_16.sp4_v_b_2 <X> T_18_16.sp4_h_r_8
 (11 9)  (939 265)  (939 265)  routing T_18_16.sp4_v_b_2 <X> T_18_16.sp4_h_r_8
 (13 9)  (941 265)  (941 265)  routing T_18_16.sp4_v_b_2 <X> T_18_16.sp4_h_r_8
 (3 10)  (931 266)  (931 266)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_h_l_22
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (47 10)  (975 266)  (975 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (3 11)  (931 267)  (931 267)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_h_l_22
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (48 11)  (976 267)  (976 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 12)  (928 268)  (928 268)  routing T_18_16.glb_netwk_2 <X> T_18_16.glb2local_3
 (1 12)  (929 268)  (929 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.bot_op_2 <X> T_19_16.lc_trk_g0_2
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 258)  (985 258)  routing T_19_16.sp12_h_r_0 <X> T_19_16.sp12_h_l_23
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g0_6
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (3 3)  (985 259)  (985 259)  routing T_19_16.sp12_h_r_0 <X> T_19_16.sp12_h_l_23
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g0_6
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (51 3)  (1033 259)  (1033 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (985 260)  (985 260)  routing T_19_16.sp12_v_b_0 <X> T_19_16.sp12_h_r_0
 (12 4)  (994 260)  (994 260)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_5
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (3 5)  (985 261)  (985 261)  routing T_19_16.sp12_v_b_0 <X> T_19_16.sp12_h_r_0
 (11 5)  (993 261)  (993 261)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_5
 (13 5)  (995 261)  (995 261)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_5
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (8 8)  (990 264)  (990 264)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_7
 (9 8)  (991 264)  (991 264)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_7
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (3 12)  (985 268)  (985 268)  routing T_19_16.sp12_v_b_1 <X> T_19_16.sp12_h_r_1
 (5 12)  (987 268)  (987 268)  routing T_19_16.sp4_v_b_9 <X> T_19_16.sp4_h_r_9
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (3 13)  (985 269)  (985 269)  routing T_19_16.sp12_v_b_1 <X> T_19_16.sp12_h_r_1
 (6 13)  (988 269)  (988 269)  routing T_19_16.sp4_v_b_9 <X> T_19_16.sp4_h_r_9
 (8 13)  (990 269)  (990 269)  routing T_19_16.sp4_h_l_47 <X> T_19_16.sp4_v_b_10
 (9 13)  (991 269)  (991 269)  routing T_19_16.sp4_h_l_47 <X> T_19_16.sp4_v_b_10
 (14 13)  (996 269)  (996 269)  routing T_19_16.sp4_r_v_b_40 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1000 269)  (1000 269)  routing T_19_16.sp4_r_v_b_41 <X> T_19_16.lc_trk_g3_1
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 270)  (1005 270)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g3_7
 (24 14)  (1006 270)  (1006 270)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g3_7
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (0 15)  (982 271)  (982 271)  routing T_19_16.glb_netwk_2 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (14 0)  (1050 256)  (1050 256)  routing T_20_16.wire_logic_cluster/lc_0/out <X> T_20_16.lc_trk_g0_0
 (21 0)  (1057 256)  (1057 256)  routing T_20_16.wire_logic_cluster/lc_3/out <X> T_20_16.lc_trk_g0_3
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 256)  (1071 256)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (10 1)  (1046 257)  (1046 257)  routing T_20_16.sp4_h_r_8 <X> T_20_16.sp4_v_b_1
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (34 1)  (1070 257)  (1070 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (41 1)  (1077 257)  (1077 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1057 259)  (1057 259)  routing T_20_16.sp4_r_v_b_31 <X> T_20_16.lc_trk_g0_7
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 260)  (1076 260)  LC_2 Logic Functioning bit
 (42 4)  (1078 260)  (1078 260)  LC_2 Logic Functioning bit
 (15 5)  (1051 261)  (1051 261)  routing T_20_16.bot_op_0 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (50 6)  (1086 262)  (1086 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1089 262)  (1089 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (41 7)  (1077 263)  (1077 263)  LC_3 Logic Functioning bit
 (0 8)  (1036 264)  (1036 264)  routing T_20_16.glb_netwk_2 <X> T_20_16.glb2local_1
 (1 8)  (1037 264)  (1037 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (15 8)  (1051 264)  (1051 264)  routing T_20_16.rgt_op_1 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 264)  (1054 264)  routing T_20_16.rgt_op_1 <X> T_20_16.lc_trk_g2_1
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_v_b_26 <X> T_20_16.lc_trk_g2_2
 (27 8)  (1063 264)  (1063 264)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 264)  (1064 264)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_v_b_26 <X> T_20_16.lc_trk_g2_2
 (26 9)  (1062 265)  (1062 265)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 265)  (1063 265)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 265)  (1066 265)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 265)  (1068 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1069 265)  (1069 265)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.input_2_4
 (35 9)  (1071 265)  (1071 265)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.input_2_4
 (41 9)  (1077 265)  (1077 265)  LC_4 Logic Functioning bit
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_r_v_b_36 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 268)  (1059 268)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (1051 270)  (1051 270)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g3_5
 (16 14)  (1052 270)  (1052 270)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 270)  (1054 270)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g3_5
 (18 15)  (1054 271)  (1054 271)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g3_5


LogicTile_21_16

 (6 0)  (1096 256)  (1096 256)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_v_b_0
 (11 0)  (1101 256)  (1101 256)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_v_b_2
 (13 0)  (1103 256)  (1103 256)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_v_b_2
 (15 0)  (1105 256)  (1105 256)  routing T_21_16.bot_op_1 <X> T_21_16.lc_trk_g0_1
 (17 0)  (1107 256)  (1107 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1111 256)  (1111 256)  routing T_21_16.bnr_op_3 <X> T_21_16.lc_trk_g0_3
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (35 0)  (1125 256)  (1125 256)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_0
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (5 1)  (1095 257)  (1095 257)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_v_b_0
 (12 1)  (1102 257)  (1102 257)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_v_b_2
 (21 1)  (1111 257)  (1111 257)  routing T_21_16.bnr_op_3 <X> T_21_16.lc_trk_g0_3
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 257)  (1114 257)  routing T_21_16.bot_op_2 <X> T_21_16.lc_trk_g0_2
 (27 1)  (1117 257)  (1117 257)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1123 257)  (1123 257)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_0
 (34 1)  (1124 257)  (1124 257)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_0
 (35 1)  (1125 257)  (1125 257)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_0
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 258)  (1111 258)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g0_7
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 258)  (1121 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (42 2)  (1132 258)  (1132 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (47 2)  (1137 258)  (1137 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1140 258)  (1140 258)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (43 3)  (1133 259)  (1133 259)  LC_1 Logic Functioning bit
 (8 4)  (1098 260)  (1098 260)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_h_r_4
 (10 4)  (1100 260)  (1100 260)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_h_r_4
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.lft_op_3 <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.lft_op_3 <X> T_21_16.lc_trk_g1_3
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 260)  (1127 260)  LC_2 Logic Functioning bit
 (39 4)  (1129 260)  (1129 260)  LC_2 Logic Functioning bit
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 261)  (1121 261)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (41 5)  (1131 261)  (1131 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (47 5)  (1137 261)  (1137 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 262)  (1108 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (25 6)  (1115 262)  (1115 262)  routing T_21_16.sp4_v_t_3 <X> T_21_16.lc_trk_g1_6
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 262)  (1117 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 262)  (1118 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 262)  (1120 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 262)  (1123 262)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 262)  (1130 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (14 7)  (1104 263)  (1104 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (15 7)  (1105 263)  (1105 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (16 7)  (1106 263)  (1106 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1113 263)  (1113 263)  routing T_21_16.sp4_v_t_3 <X> T_21_16.lc_trk_g1_6
 (25 7)  (1115 263)  (1115 263)  routing T_21_16.sp4_v_t_3 <X> T_21_16.lc_trk_g1_6
 (26 7)  (1116 263)  (1116 263)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (14 8)  (1104 264)  (1104 264)  routing T_21_16.bnl_op_0 <X> T_21_16.lc_trk_g2_0
 (15 8)  (1105 264)  (1105 264)  routing T_21_16.sp4_v_t_28 <X> T_21_16.lc_trk_g2_1
 (16 8)  (1106 264)  (1106 264)  routing T_21_16.sp4_v_t_28 <X> T_21_16.lc_trk_g2_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1115 264)  (1115 264)  routing T_21_16.rgt_op_2 <X> T_21_16.lc_trk_g2_2
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 264)  (1121 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (39 8)  (1129 264)  (1129 264)  LC_4 Logic Functioning bit
 (40 8)  (1130 264)  (1130 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (14 9)  (1104 265)  (1104 265)  routing T_21_16.bnl_op_0 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 265)  (1114 265)  routing T_21_16.rgt_op_2 <X> T_21_16.lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1123 265)  (1123 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.input_2_4
 (34 9)  (1124 265)  (1124 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.input_2_4
 (35 9)  (1125 265)  (1125 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.input_2_4
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (15 10)  (1105 266)  (1105 266)  routing T_21_16.tnr_op_5 <X> T_21_16.lc_trk_g2_5
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1114 266)  (1114 266)  routing T_21_16.tnr_op_7 <X> T_21_16.lc_trk_g2_7
 (25 10)  (1115 266)  (1115 266)  routing T_21_16.rgt_op_6 <X> T_21_16.lc_trk_g2_6
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 266)  (1118 266)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (1130 266)  (1130 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1114 267)  (1114 267)  routing T_21_16.rgt_op_6 <X> T_21_16.lc_trk_g2_6
 (26 11)  (1116 267)  (1116 267)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 267)  (1121 267)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (46 11)  (1136 267)  (1136 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (1137 267)  (1137 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (1141 267)  (1141 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1143 267)  (1143 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (6 12)  (1096 268)  (1096 268)  routing T_21_16.sp4_h_r_4 <X> T_21_16.sp4_v_b_9
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 268)  (1108 268)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g3_1
 (21 12)  (1111 268)  (1111 268)  routing T_21_16.sp4_v_t_14 <X> T_21_16.lc_trk_g3_3
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_v_t_14 <X> T_21_16.lc_trk_g3_3
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 268)  (1127 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (50 12)  (1140 268)  (1140 268)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.bnl_op_7 <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 270)  (1124 270)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 270)  (1130 270)  LC_7 Logic Functioning bit
 (42 14)  (1132 270)  (1132 270)  LC_7 Logic Functioning bit
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (21 15)  (1111 271)  (1111 271)  routing T_21_16.bnl_op_7 <X> T_21_16.lc_trk_g3_7
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (1130 271)  (1130 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (4 0)  (1148 256)  (1148 256)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_v_b_0
 (14 0)  (1158 256)  (1158 256)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g0_0
 (21 0)  (1165 256)  (1165 256)  routing T_22_16.sp4_v_b_11 <X> T_22_16.lc_trk_g0_3
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1167 256)  (1167 256)  routing T_22_16.sp4_v_b_11 <X> T_22_16.lc_trk_g0_3
 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 256)  (1175 256)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (38 0)  (1182 256)  (1182 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (45 0)  (1189 256)  (1189 256)  LC_0 Logic Functioning bit
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1165 257)  (1165 257)  routing T_22_16.sp4_v_b_11 <X> T_22_16.lc_trk_g0_3
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (37 1)  (1181 257)  (1181 257)  LC_0 Logic Functioning bit
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (47 1)  (1191 257)  (1191 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 4)  (1156 260)  (1156 260)  routing T_22_16.sp4_h_l_39 <X> T_22_16.sp4_h_r_5
 (14 4)  (1158 260)  (1158 260)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g1_0
 (15 4)  (1159 260)  (1159 260)  routing T_22_16.sp4_h_l_4 <X> T_22_16.lc_trk_g1_1
 (16 4)  (1160 260)  (1160 260)  routing T_22_16.sp4_h_l_4 <X> T_22_16.lc_trk_g1_1
 (17 4)  (1161 260)  (1161 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 260)  (1162 260)  routing T_22_16.sp4_h_l_4 <X> T_22_16.lc_trk_g1_1
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.bot_op_3 <X> T_22_16.lc_trk_g1_3
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 260)  (1179 260)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (13 5)  (1157 261)  (1157 261)  routing T_22_16.sp4_h_l_39 <X> T_22_16.sp4_h_r_5
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1162 261)  (1162 261)  routing T_22_16.sp4_h_l_4 <X> T_22_16.lc_trk_g1_1
 (26 5)  (1170 261)  (1170 261)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 261)  (1171 261)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 261)  (1175 261)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 261)  (1176 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 261)  (1177 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (35 5)  (1179 261)  (1179 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (11 9)  (1155 265)  (1155 265)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_h_r_8
 (15 10)  (1159 266)  (1159 266)  routing T_22_16.rgt_op_5 <X> T_22_16.lc_trk_g2_5
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 266)  (1162 266)  routing T_22_16.rgt_op_5 <X> T_22_16.lc_trk_g2_5
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.rgt_op_7 <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 266)  (1168 266)  routing T_22_16.rgt_op_7 <X> T_22_16.lc_trk_g2_7
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g2_6
 (26 10)  (1170 266)  (1170 266)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 266)  (1178 266)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1171 267)  (1171 267)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp12_v_b_11 <X> T_22_16.lc_trk_g3_3
 (26 12)  (1170 268)  (1170 268)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 268)  (1179 268)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_6
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.tnr_op_2 <X> T_22_16.lc_trk_g3_2
 (26 13)  (1170 269)  (1170 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 269)  (1176 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1177 269)  (1177 269)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_6
 (34 13)  (1178 269)  (1178 269)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_6
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (1163 270)  (1163 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (13 15)  (1157 271)  (1157 271)  routing T_22_16.sp4_v_b_6 <X> T_22_16.sp4_h_l_46
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1162 271)  (1162 271)  routing T_22_16.sp4_r_v_b_45 <X> T_22_16.lc_trk_g3_5


LogicTile_23_16

 (14 0)  (1212 256)  (1212 256)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (14 1)  (1212 257)  (1212 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (15 1)  (1213 257)  (1213 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (16 1)  (1214 257)  (1214 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (6 2)  (1204 258)  (1204 258)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_t_37
 (11 2)  (1209 258)  (1209 258)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_t_39
 (16 2)  (1214 258)  (1214 258)  routing T_23_16.sp12_h_r_13 <X> T_23_16.lc_trk_g0_5
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 258)  (1233 258)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.input_2_1
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (38 2)  (1236 258)  (1236 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (46 2)  (1244 258)  (1244 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1245 258)  (1245 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1246 258)  (1246 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 259)  (1230 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1231 259)  (1231 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.input_2_1
 (35 3)  (1233 259)  (1233 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.input_2_1
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (37 3)  (1235 259)  (1235 259)  LC_1 Logic Functioning bit
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (42 3)  (1240 259)  (1240 259)  LC_1 Logic Functioning bit
 (15 6)  (1213 262)  (1213 262)  routing T_23_16.sp4_h_r_21 <X> T_23_16.lc_trk_g1_5
 (16 6)  (1214 262)  (1214 262)  routing T_23_16.sp4_h_r_21 <X> T_23_16.lc_trk_g1_5
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1216 262)  (1216 262)  routing T_23_16.sp4_h_r_21 <X> T_23_16.lc_trk_g1_5
 (12 7)  (1210 263)  (1210 263)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_v_t_40
 (18 7)  (1216 263)  (1216 263)  routing T_23_16.sp4_h_r_21 <X> T_23_16.lc_trk_g1_5
 (12 8)  (1210 264)  (1210 264)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_h_r_8
 (13 9)  (1211 265)  (1211 265)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_h_r_8
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (27 10)  (1225 266)  (1225 266)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 266)  (1226 266)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 266)  (1231 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 266)  (1232 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (21 11)  (1219 267)  (1219 267)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (27 11)  (1225 267)  (1225 267)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 267)  (1226 267)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (1238 267)  (1238 267)  LC_5 Logic Functioning bit
 (42 11)  (1240 267)  (1240 267)  LC_5 Logic Functioning bit
 (9 12)  (1207 268)  (1207 268)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_h_r_10
 (10 12)  (1208 268)  (1208 268)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_h_r_10
 (15 12)  (1213 268)  (1213 268)  routing T_23_16.sp4_v_t_28 <X> T_23_16.lc_trk_g3_1
 (16 12)  (1214 268)  (1214 268)  routing T_23_16.sp4_v_t_28 <X> T_23_16.lc_trk_g3_1
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (6 13)  (1204 269)  (1204 269)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_h_r_9
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (15 14)  (1213 270)  (1213 270)  routing T_23_16.tnr_op_5 <X> T_23_16.lc_trk_g3_5
 (17 14)  (1215 270)  (1215 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 270)  (1226 270)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 270)  (1229 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 270)  (1231 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 270)  (1232 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (27 15)  (1225 271)  (1225 271)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 271)  (1226 271)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 271)  (1227 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1235 271)  (1235 271)  LC_7 Logic Functioning bit
 (39 15)  (1237 271)  (1237 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (26 0)  (1278 256)  (1278 256)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (39 0)  (1291 256)  (1291 256)  LC_0 Logic Functioning bit
 (27 1)  (1279 257)  (1279 257)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 257)  (1280 257)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 257)  (1288 257)  LC_0 Logic Functioning bit
 (38 1)  (1290 257)  (1290 257)  LC_0 Logic Functioning bit
 (5 2)  (1257 258)  (1257 258)  routing T_24_16.sp4_v_t_37 <X> T_24_16.sp4_h_l_37
 (6 3)  (1258 259)  (1258 259)  routing T_24_16.sp4_v_t_37 <X> T_24_16.sp4_h_l_37
 (15 5)  (1267 261)  (1267 261)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g1_0
 (16 5)  (1268 261)  (1268 261)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g1_0
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 271)  (1270 271)  routing T_24_16.sp4_r_v_b_45 <X> T_24_16.lc_trk_g3_5


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 256)  (1331 256)  routing T_25_16.sp4_v_b_2 <X> T_25_16.lc_trk_g0_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (10 1)  (1316 257)  (1316 257)  routing T_25_16.sp4_h_r_8 <X> T_25_16.sp4_v_b_1
 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_v_b_2 <X> T_25_16.lc_trk_g0_2
 (28 1)  (1334 257)  (1334 257)  routing T_25_16.lc_trk_g2_0 <X> T_25_16.input0_0
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 259)  (1314 259)  routing T_25_16.sp4_v_b_10 <X> T_25_16.sp4_v_t_36
 (10 3)  (1316 259)  (1316 259)  routing T_25_16.sp4_v_b_10 <X> T_25_16.sp4_v_t_36
 (28 3)  (1334 259)  (1334 259)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (17 4)  (1323 260)  (1323 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (18 5)  (1324 261)  (1324 261)  routing T_25_16.sp4_r_v_b_25 <X> T_25_16.lc_trk_g1_1
 (22 5)  (1328 261)  (1328 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 261)  (1331 261)  routing T_25_16.sp4_r_v_b_26 <X> T_25_16.lc_trk_g1_2
 (26 5)  (1332 261)  (1332 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input0_2
 (28 5)  (1334 261)  (1334 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp12_h_r_13 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (1331 262)  (1331 262)  routing T_25_16.sp4_v_b_14 <X> T_25_16.lc_trk_g1_6
 (26 6)  (1332 262)  (1332 262)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (16 7)  (1322 263)  (1322 263)  routing T_25_16.sp12_h_r_12 <X> T_25_16.lc_trk_g1_4
 (17 7)  (1323 263)  (1323 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1328 263)  (1328 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 263)  (1329 263)  routing T_25_16.sp4_v_b_14 <X> T_25_16.lc_trk_g1_6
 (25 7)  (1331 263)  (1331 263)  routing T_25_16.sp4_v_b_14 <X> T_25_16.lc_trk_g1_6
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (27 7)  (1333 263)  (1333 263)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (4 8)  (1310 264)  (1310 264)  routing T_25_16.sp4_v_t_43 <X> T_25_16.sp4_v_b_6
 (14 8)  (1320 264)  (1320 264)  routing T_25_16.sp4_h_l_21 <X> T_25_16.lc_trk_g2_0
 (15 8)  (1321 264)  (1321 264)  routing T_25_16.sp4_h_l_20 <X> T_25_16.lc_trk_g2_1
 (16 8)  (1322 264)  (1322 264)  routing T_25_16.sp4_h_l_20 <X> T_25_16.lc_trk_g2_1
 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 264)  (1324 264)  routing T_25_16.sp4_h_l_20 <X> T_25_16.lc_trk_g2_1
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_16 lc_trk_g2_3
 (23 8)  (1329 264)  (1329 264)  routing T_25_16.sp12_v_t_16 <X> T_25_16.lc_trk_g2_3
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_h_r_34 <X> T_25_16.lc_trk_g2_2
 (26 8)  (1332 264)  (1332 264)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.input0_4
 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.wire_bram/ram/WDATA_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (15 9)  (1321 265)  (1321 265)  routing T_25_16.sp4_h_l_21 <X> T_25_16.lc_trk_g2_0
 (16 9)  (1322 265)  (1322 265)  routing T_25_16.sp4_h_l_21 <X> T_25_16.lc_trk_g2_0
 (17 9)  (1323 265)  (1323 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.sp12_v_t_16 <X> T_25_16.lc_trk_g2_3
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_h_r_34 <X> T_25_16.lc_trk_g2_2
 (24 9)  (1330 265)  (1330 265)  routing T_25_16.sp4_h_r_34 <X> T_25_16.lc_trk_g2_2
 (27 9)  (1333 265)  (1333 265)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.wire_bram/ram/WDATA_3
 (41 9)  (1347 265)  (1347 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp12_v_t_3 <X> T_25_16.lc_trk_g2_4
 (35 10)  (1341 266)  (1341 266)  routing T_25_16.lc_trk_g1_4 <X> T_25_16.input2_5
 (10 11)  (1316 267)  (1316 267)  routing T_25_16.sp4_h_l_39 <X> T_25_16.sp4_v_t_42
 (14 11)  (1320 267)  (1320 267)  routing T_25_16.sp12_v_t_3 <X> T_25_16.lc_trk_g2_4
 (15 11)  (1321 267)  (1321 267)  routing T_25_16.sp12_v_t_3 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (1332 267)  (1332 267)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.input0_5
 (28 11)  (1334 267)  (1334 267)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 267)  (1340 267)  routing T_25_16.lc_trk_g1_4 <X> T_25_16.input2_5
 (25 12)  (1331 268)  (1331 268)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (26 12)  (1332 268)  (1332 268)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_6
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 269)  (1328 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 269)  (1329 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (24 13)  (1330 269)  (1330 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (25 13)  (1331 269)  (1331 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (27 13)  (1333 269)  (1333 269)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_6
 (28 13)  (1334 269)  (1334 269)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 269)  (1340 269)  routing T_25_16.lc_trk_g1_1 <X> T_25_16.input2_6
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (8 15)  (1314 271)  (1314 271)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_t_47
 (27 15)  (1333 271)  (1333 271)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.input0_7
 (28 15)  (1334 271)  (1334 271)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 271)  (1340 271)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input2_7
 (35 15)  (1341 271)  (1341 271)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input2_7


LogicTile_26_16

 (6 2)  (1354 258)  (1354 258)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_t_37
 (2 10)  (1350 266)  (1350 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 14)  (1352 270)  (1352 270)  routing T_26_16.sp4_h_r_9 <X> T_26_16.sp4_v_t_44
 (5 15)  (1353 271)  (1353 271)  routing T_26_16.sp4_h_r_9 <X> T_26_16.sp4_v_t_44


LogicTile_27_16

 (2 8)  (1404 264)  (1404 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_31_16

 (12 0)  (1630 256)  (1630 256)  routing T_31_16.sp4_v_t_39 <X> T_31_16.sp4_h_r_2


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (6 6)  (1732 262)  (1732 262)  routing T_33_16.span4_horz_15 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 262)  (1734 262)  routing T_33_16.span4_horz_15 <X> T_33_16.lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_horz_15 <X> T_33_16.lc_trk_g0_7
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit
 (8 15)  (1734 271)  (1734 271)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7


LogicTile_1_15

 (17 0)  (35 240)  (35 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (36 240)  (36 240)  routing T_1_15.wire_logic_cluster/lc_1/out <X> T_1_15.lc_trk_g0_1
 (25 0)  (43 240)  (43 240)  routing T_1_15.sp4_v_b_10 <X> T_1_15.lc_trk_g0_2
 (26 0)  (44 240)  (44 240)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 240)  (45 240)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 240)  (46 240)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 240)  (47 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 240)  (48 240)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 240)  (49 240)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 240)  (50 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 240)  (52 240)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 240)  (53 240)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.input_2_0
 (36 0)  (54 240)  (54 240)  LC_0 Logic Functioning bit
 (37 0)  (55 240)  (55 240)  LC_0 Logic Functioning bit
 (40 0)  (58 240)  (58 240)  LC_0 Logic Functioning bit
 (41 0)  (59 240)  (59 240)  LC_0 Logic Functioning bit
 (22 1)  (40 241)  (40 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 241)  (41 241)  routing T_1_15.sp4_v_b_10 <X> T_1_15.lc_trk_g0_2
 (25 1)  (43 241)  (43 241)  routing T_1_15.sp4_v_b_10 <X> T_1_15.lc_trk_g0_2
 (26 1)  (44 241)  (44 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 241)  (45 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 241)  (46 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 241)  (47 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 241)  (48 241)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 241)  (49 241)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 241)  (50 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (55 241)  (55 241)  LC_0 Logic Functioning bit
 (39 1)  (57 241)  (57 241)  LC_0 Logic Functioning bit
 (40 1)  (58 241)  (58 241)  LC_0 Logic Functioning bit
 (41 1)  (59 241)  (59 241)  LC_0 Logic Functioning bit
 (46 1)  (64 241)  (64 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (16 2)  (34 242)  (34 242)  routing T_1_15.sp4_v_b_5 <X> T_1_15.lc_trk_g0_5
 (17 2)  (35 242)  (35 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (36 242)  (36 242)  routing T_1_15.sp4_v_b_5 <X> T_1_15.lc_trk_g0_5
 (22 2)  (40 242)  (40 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (43 242)  (43 242)  routing T_1_15.bnr_op_6 <X> T_1_15.lc_trk_g0_6
 (29 2)  (47 242)  (47 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 242)  (48 242)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 242)  (49 242)  routing T_1_15.lc_trk_g1_5 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 242)  (50 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 242)  (52 242)  routing T_1_15.lc_trk_g1_5 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 242)  (56 242)  LC_1 Logic Functioning bit
 (39 2)  (57 242)  (57 242)  LC_1 Logic Functioning bit
 (42 2)  (60 242)  (60 242)  LC_1 Logic Functioning bit
 (43 2)  (61 242)  (61 242)  LC_1 Logic Functioning bit
 (50 2)  (68 242)  (68 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (32 243)  (32 243)  routing T_1_15.sp4_r_v_b_28 <X> T_1_15.lc_trk_g0_4
 (17 3)  (35 243)  (35 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (39 243)  (39 243)  routing T_1_15.sp4_r_v_b_31 <X> T_1_15.lc_trk_g0_7
 (22 3)  (40 243)  (40 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 243)  (43 243)  routing T_1_15.bnr_op_6 <X> T_1_15.lc_trk_g0_6
 (27 3)  (45 243)  (45 243)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 243)  (47 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 243)  (48 243)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 243)  (54 243)  LC_1 Logic Functioning bit
 (37 3)  (55 243)  (55 243)  LC_1 Logic Functioning bit
 (40 3)  (58 243)  (58 243)  LC_1 Logic Functioning bit
 (41 3)  (59 243)  (59 243)  LC_1 Logic Functioning bit
 (14 4)  (32 244)  (32 244)  routing T_1_15.bnr_op_0 <X> T_1_15.lc_trk_g1_0
 (16 4)  (34 244)  (34 244)  routing T_1_15.sp4_v_b_1 <X> T_1_15.lc_trk_g1_1
 (17 4)  (35 244)  (35 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 244)  (36 244)  routing T_1_15.sp4_v_b_1 <X> T_1_15.lc_trk_g1_1
 (25 4)  (43 244)  (43 244)  routing T_1_15.bnr_op_2 <X> T_1_15.lc_trk_g1_2
 (27 4)  (45 244)  (45 244)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 244)  (47 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 244)  (49 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 244)  (50 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 244)  (52 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 244)  (53 244)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.input_2_2
 (36 4)  (54 244)  (54 244)  LC_2 Logic Functioning bit
 (38 4)  (56 244)  (56 244)  LC_2 Logic Functioning bit
 (41 4)  (59 244)  (59 244)  LC_2 Logic Functioning bit
 (43 4)  (61 244)  (61 244)  LC_2 Logic Functioning bit
 (14 5)  (32 245)  (32 245)  routing T_1_15.bnr_op_0 <X> T_1_15.lc_trk_g1_0
 (17 5)  (35 245)  (35 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (40 245)  (40 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 245)  (43 245)  routing T_1_15.bnr_op_2 <X> T_1_15.lc_trk_g1_2
 (27 5)  (45 245)  (45 245)  routing T_1_15.lc_trk_g1_1 <X> T_1_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 245)  (47 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 245)  (48 245)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 245)  (50 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (54 245)  (54 245)  LC_2 Logic Functioning bit
 (38 5)  (56 245)  (56 245)  LC_2 Logic Functioning bit
 (41 5)  (59 245)  (59 245)  LC_2 Logic Functioning bit
 (13 6)  (31 246)  (31 246)  routing T_1_15.sp4_h_r_5 <X> T_1_15.sp4_v_t_40
 (14 6)  (32 246)  (32 246)  routing T_1_15.bnr_op_4 <X> T_1_15.lc_trk_g1_4
 (17 6)  (35 246)  (35 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 246)  (36 246)  routing T_1_15.wire_logic_cluster/lc_5/out <X> T_1_15.lc_trk_g1_5
 (28 6)  (46 246)  (46 246)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 246)  (47 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 246)  (50 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 246)  (51 246)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 246)  (54 246)  LC_3 Logic Functioning bit
 (46 6)  (64 246)  (64 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (68 246)  (68 246)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (30 247)  (30 247)  routing T_1_15.sp4_h_r_5 <X> T_1_15.sp4_v_t_40
 (14 7)  (32 247)  (32 247)  routing T_1_15.bnr_op_4 <X> T_1_15.lc_trk_g1_4
 (17 7)  (35 247)  (35 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (40 247)  (40 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 247)  (42 247)  routing T_1_15.bot_op_6 <X> T_1_15.lc_trk_g1_6
 (29 7)  (47 247)  (47 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 247)  (48 247)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (38 7)  (56 247)  (56 247)  LC_3 Logic Functioning bit
 (14 8)  (32 248)  (32 248)  routing T_1_15.rgt_op_0 <X> T_1_15.lc_trk_g2_0
 (15 8)  (33 248)  (33 248)  routing T_1_15.sp4_h_r_33 <X> T_1_15.lc_trk_g2_1
 (16 8)  (34 248)  (34 248)  routing T_1_15.sp4_h_r_33 <X> T_1_15.lc_trk_g2_1
 (17 8)  (35 248)  (35 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (36 248)  (36 248)  routing T_1_15.sp4_h_r_33 <X> T_1_15.lc_trk_g2_1
 (25 8)  (43 248)  (43 248)  routing T_1_15.sp4_v_t_23 <X> T_1_15.lc_trk_g2_2
 (28 8)  (46 248)  (46 248)  routing T_1_15.lc_trk_g2_1 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 248)  (47 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 248)  (49 248)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 248)  (50 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 248)  (51 248)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 248)  (52 248)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 248)  (53 248)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.input_2_4
 (37 8)  (55 248)  (55 248)  LC_4 Logic Functioning bit
 (39 8)  (57 248)  (57 248)  LC_4 Logic Functioning bit
 (40 8)  (58 248)  (58 248)  LC_4 Logic Functioning bit
 (41 8)  (59 248)  (59 248)  LC_4 Logic Functioning bit
 (15 9)  (33 249)  (33 249)  routing T_1_15.rgt_op_0 <X> T_1_15.lc_trk_g2_0
 (17 9)  (35 249)  (35 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (40 249)  (40 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 249)  (41 249)  routing T_1_15.sp4_v_t_23 <X> T_1_15.lc_trk_g2_2
 (25 9)  (43 249)  (43 249)  routing T_1_15.sp4_v_t_23 <X> T_1_15.lc_trk_g2_2
 (26 9)  (44 249)  (44 249)  routing T_1_15.lc_trk_g0_2 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 249)  (47 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 249)  (50 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (55 249)  (55 249)  LC_4 Logic Functioning bit
 (39 9)  (57 249)  (57 249)  LC_4 Logic Functioning bit
 (42 9)  (60 249)  (60 249)  LC_4 Logic Functioning bit
 (43 9)  (61 249)  (61 249)  LC_4 Logic Functioning bit
 (26 10)  (44 250)  (44 250)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 250)  (47 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 250)  (49 250)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 250)  (50 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 250)  (51 250)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 250)  (55 250)  LC_5 Logic Functioning bit
 (38 10)  (56 250)  (56 250)  LC_5 Logic Functioning bit
 (41 10)  (59 250)  (59 250)  LC_5 Logic Functioning bit
 (42 10)  (60 250)  (60 250)  LC_5 Logic Functioning bit
 (50 10)  (68 250)  (68 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (32 251)  (32 251)  routing T_1_15.sp4_r_v_b_36 <X> T_1_15.lc_trk_g2_4
 (17 11)  (35 251)  (35 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (40 251)  (40 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (44 251)  (44 251)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 251)  (47 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 251)  (48 251)  routing T_1_15.lc_trk_g0_2 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 251)  (49 251)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (38 11)  (56 251)  (56 251)  LC_5 Logic Functioning bit
 (39 11)  (57 251)  (57 251)  LC_5 Logic Functioning bit
 (42 11)  (60 251)  (60 251)  LC_5 Logic Functioning bit
 (43 11)  (61 251)  (61 251)  LC_5 Logic Functioning bit
 (26 12)  (44 252)  (44 252)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 252)  (45 252)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 252)  (47 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 252)  (49 252)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 252)  (50 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 252)  (51 252)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 252)  (52 252)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 252)  (53 252)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.input_2_6
 (38 12)  (56 252)  (56 252)  LC_6 Logic Functioning bit
 (39 12)  (57 252)  (57 252)  LC_6 Logic Functioning bit
 (42 12)  (60 252)  (60 252)  LC_6 Logic Functioning bit
 (43 12)  (61 252)  (61 252)  LC_6 Logic Functioning bit
 (26 13)  (44 253)  (44 253)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 253)  (46 253)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 253)  (47 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 253)  (50 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 253)  (51 253)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.input_2_6
 (36 13)  (54 253)  (54 253)  LC_6 Logic Functioning bit
 (37 13)  (55 253)  (55 253)  LC_6 Logic Functioning bit
 (40 13)  (58 253)  (58 253)  LC_6 Logic Functioning bit
 (41 13)  (59 253)  (59 253)  LC_6 Logic Functioning bit
 (22 14)  (40 254)  (40 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 254)  (41 254)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (24 14)  (42 254)  (42 254)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (25 14)  (43 254)  (43 254)  routing T_1_15.sp12_v_b_6 <X> T_1_15.lc_trk_g3_6
 (26 14)  (44 254)  (44 254)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 254)  (47 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 254)  (48 254)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 254)  (49 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 254)  (50 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 254)  (51 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 254)  (52 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 254)  (53 254)  routing T_1_15.lc_trk_g0_5 <X> T_1_15.input_2_7
 (38 14)  (56 254)  (56 254)  LC_7 Logic Functioning bit
 (39 14)  (57 254)  (57 254)  LC_7 Logic Functioning bit
 (42 14)  (60 254)  (60 254)  LC_7 Logic Functioning bit
 (43 14)  (61 254)  (61 254)  LC_7 Logic Functioning bit
 (47 14)  (65 254)  (65 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (35 255)  (35 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (39 255)  (39 255)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (22 15)  (40 255)  (40 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 255)  (42 255)  routing T_1_15.sp12_v_b_6 <X> T_1_15.lc_trk_g3_6
 (25 15)  (43 255)  (43 255)  routing T_1_15.sp12_v_b_6 <X> T_1_15.lc_trk_g3_6
 (27 15)  (45 255)  (45 255)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 255)  (46 255)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 255)  (47 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 255)  (49 255)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 255)  (50 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (54 255)  (54 255)  LC_7 Logic Functioning bit
 (37 15)  (55 255)  (55 255)  LC_7 Logic Functioning bit
 (40 15)  (58 255)  (58 255)  LC_7 Logic Functioning bit
 (41 15)  (59 255)  (59 255)  LC_7 Logic Functioning bit


LogicTile_2_15

 (2 0)  (74 240)  (74 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (86 240)  (86 240)  routing T_2_15.bnr_op_0 <X> T_2_15.lc_trk_g0_0
 (17 0)  (89 240)  (89 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (90 240)  (90 240)  routing T_2_15.bnr_op_1 <X> T_2_15.lc_trk_g0_1
 (22 0)  (94 240)  (94 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (95 240)  (95 240)  routing T_2_15.sp4_v_b_19 <X> T_2_15.lc_trk_g0_3
 (24 0)  (96 240)  (96 240)  routing T_2_15.sp4_v_b_19 <X> T_2_15.lc_trk_g0_3
 (25 0)  (97 240)  (97 240)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (27 0)  (99 240)  (99 240)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 240)  (100 240)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 240)  (101 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 240)  (104 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 240)  (106 240)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 240)  (107 240)  routing T_2_15.lc_trk_g0_4 <X> T_2_15.input_2_0
 (38 0)  (110 240)  (110 240)  LC_0 Logic Functioning bit
 (39 0)  (111 240)  (111 240)  LC_0 Logic Functioning bit
 (42 0)  (114 240)  (114 240)  LC_0 Logic Functioning bit
 (43 0)  (115 240)  (115 240)  LC_0 Logic Functioning bit
 (14 1)  (86 241)  (86 241)  routing T_2_15.bnr_op_0 <X> T_2_15.lc_trk_g0_0
 (17 1)  (89 241)  (89 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (90 241)  (90 241)  routing T_2_15.bnr_op_1 <X> T_2_15.lc_trk_g0_1
 (22 1)  (94 241)  (94 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 241)  (95 241)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (24 1)  (96 241)  (96 241)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (27 1)  (99 241)  (99 241)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 241)  (101 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 241)  (104 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (108 241)  (108 241)  LC_0 Logic Functioning bit
 (37 1)  (109 241)  (109 241)  LC_0 Logic Functioning bit
 (40 1)  (112 241)  (112 241)  LC_0 Logic Functioning bit
 (41 1)  (113 241)  (113 241)  LC_0 Logic Functioning bit
 (14 2)  (86 242)  (86 242)  routing T_2_15.bnr_op_4 <X> T_2_15.lc_trk_g0_4
 (15 2)  (87 242)  (87 242)  routing T_2_15.bot_op_5 <X> T_2_15.lc_trk_g0_5
 (17 2)  (89 242)  (89 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (99 242)  (99 242)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 242)  (101 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 242)  (102 242)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 242)  (103 242)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 242)  (104 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 242)  (105 242)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 242)  (110 242)  LC_1 Logic Functioning bit
 (39 2)  (111 242)  (111 242)  LC_1 Logic Functioning bit
 (42 2)  (114 242)  (114 242)  LC_1 Logic Functioning bit
 (43 2)  (115 242)  (115 242)  LC_1 Logic Functioning bit
 (14 3)  (86 243)  (86 243)  routing T_2_15.bnr_op_4 <X> T_2_15.lc_trk_g0_4
 (17 3)  (89 243)  (89 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (100 243)  (100 243)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 243)  (101 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 243)  (103 243)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 243)  (104 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (107 243)  (107 243)  routing T_2_15.lc_trk_g0_3 <X> T_2_15.input_2_1
 (36 3)  (108 243)  (108 243)  LC_1 Logic Functioning bit
 (37 3)  (109 243)  (109 243)  LC_1 Logic Functioning bit
 (40 3)  (112 243)  (112 243)  LC_1 Logic Functioning bit
 (41 3)  (113 243)  (113 243)  LC_1 Logic Functioning bit
 (14 4)  (86 244)  (86 244)  routing T_2_15.lft_op_0 <X> T_2_15.lc_trk_g1_0
 (17 4)  (89 244)  (89 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (94 244)  (94 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 244)  (95 244)  routing T_2_15.sp4_v_b_19 <X> T_2_15.lc_trk_g1_3
 (24 4)  (96 244)  (96 244)  routing T_2_15.sp4_v_b_19 <X> T_2_15.lc_trk_g1_3
 (29 4)  (101 244)  (101 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 244)  (103 244)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (113 244)  (113 244)  LC_2 Logic Functioning bit
 (43 4)  (115 244)  (115 244)  LC_2 Logic Functioning bit
 (15 5)  (87 245)  (87 245)  routing T_2_15.lft_op_0 <X> T_2_15.lc_trk_g1_0
 (17 5)  (89 245)  (89 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (99 245)  (99 245)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 245)  (101 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 245)  (104 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (105 245)  (105 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.input_2_2
 (35 5)  (107 245)  (107 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.input_2_2
 (41 5)  (113 245)  (113 245)  LC_2 Logic Functioning bit
 (15 6)  (87 246)  (87 246)  routing T_2_15.sp4_v_b_21 <X> T_2_15.lc_trk_g1_5
 (16 6)  (88 246)  (88 246)  routing T_2_15.sp4_v_b_21 <X> T_2_15.lc_trk_g1_5
 (17 6)  (89 246)  (89 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 246)  (105 246)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 246)  (106 246)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (39 6)  (111 246)  (111 246)  LC_3 Logic Functioning bit
 (42 6)  (114 246)  (114 246)  LC_3 Logic Functioning bit
 (43 6)  (115 246)  (115 246)  LC_3 Logic Functioning bit
 (50 6)  (122 246)  (122 246)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (89 247)  (89 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (99 247)  (99 247)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 247)  (101 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 247)  (102 247)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 247)  (108 247)  LC_3 Logic Functioning bit
 (37 7)  (109 247)  (109 247)  LC_3 Logic Functioning bit
 (40 7)  (112 247)  (112 247)  LC_3 Logic Functioning bit
 (41 7)  (113 247)  (113 247)  LC_3 Logic Functioning bit
 (14 8)  (86 248)  (86 248)  routing T_2_15.wire_logic_cluster/lc_0/out <X> T_2_15.lc_trk_g2_0
 (15 8)  (87 248)  (87 248)  routing T_2_15.sp4_v_t_28 <X> T_2_15.lc_trk_g2_1
 (16 8)  (88 248)  (88 248)  routing T_2_15.sp4_v_t_28 <X> T_2_15.lc_trk_g2_1
 (17 8)  (89 248)  (89 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (97 248)  (97 248)  routing T_2_15.bnl_op_2 <X> T_2_15.lc_trk_g2_2
 (27 8)  (99 248)  (99 248)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 248)  (101 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 248)  (102 248)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 248)  (103 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 248)  (105 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 248)  (106 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 248)  (109 248)  LC_4 Logic Functioning bit
 (39 8)  (111 248)  (111 248)  LC_4 Logic Functioning bit
 (41 8)  (113 248)  (113 248)  LC_4 Logic Functioning bit
 (42 8)  (114 248)  (114 248)  LC_4 Logic Functioning bit
 (43 8)  (115 248)  (115 248)  LC_4 Logic Functioning bit
 (50 8)  (122 248)  (122 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (89 249)  (89 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (94 249)  (94 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 249)  (97 249)  routing T_2_15.bnl_op_2 <X> T_2_15.lc_trk_g2_2
 (28 9)  (100 249)  (100 249)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 249)  (101 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 249)  (108 249)  LC_4 Logic Functioning bit
 (38 9)  (110 249)  (110 249)  LC_4 Logic Functioning bit
 (40 9)  (112 249)  (112 249)  LC_4 Logic Functioning bit
 (27 10)  (99 250)  (99 250)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 250)  (101 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 250)  (103 250)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 250)  (104 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 250)  (105 250)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 250)  (108 250)  LC_5 Logic Functioning bit
 (37 10)  (109 250)  (109 250)  LC_5 Logic Functioning bit
 (38 10)  (110 250)  (110 250)  LC_5 Logic Functioning bit
 (39 10)  (111 250)  (111 250)  LC_5 Logic Functioning bit
 (22 11)  (94 251)  (94 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 251)  (95 251)  routing T_2_15.sp4_v_b_46 <X> T_2_15.lc_trk_g2_6
 (24 11)  (96 251)  (96 251)  routing T_2_15.sp4_v_b_46 <X> T_2_15.lc_trk_g2_6
 (27 11)  (99 251)  (99 251)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 251)  (100 251)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 251)  (101 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 251)  (102 251)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 251)  (103 251)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (112 251)  (112 251)  LC_5 Logic Functioning bit
 (41 11)  (113 251)  (113 251)  LC_5 Logic Functioning bit
 (42 11)  (114 251)  (114 251)  LC_5 Logic Functioning bit
 (43 11)  (115 251)  (115 251)  LC_5 Logic Functioning bit
 (8 12)  (80 252)  (80 252)  routing T_2_15.sp4_v_b_4 <X> T_2_15.sp4_h_r_10
 (9 12)  (81 252)  (81 252)  routing T_2_15.sp4_v_b_4 <X> T_2_15.sp4_h_r_10
 (10 12)  (82 252)  (82 252)  routing T_2_15.sp4_v_b_4 <X> T_2_15.sp4_h_r_10
 (14 12)  (86 252)  (86 252)  routing T_2_15.bnl_op_0 <X> T_2_15.lc_trk_g3_0
 (17 12)  (89 252)  (89 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 252)  (90 252)  routing T_2_15.wire_logic_cluster/lc_1/out <X> T_2_15.lc_trk_g3_1
 (26 12)  (98 252)  (98 252)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 252)  (99 252)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 252)  (100 252)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 252)  (106 252)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 252)  (110 252)  LC_6 Logic Functioning bit
 (39 12)  (111 252)  (111 252)  LC_6 Logic Functioning bit
 (42 12)  (114 252)  (114 252)  LC_6 Logic Functioning bit
 (43 12)  (115 252)  (115 252)  LC_6 Logic Functioning bit
 (14 13)  (86 253)  (86 253)  routing T_2_15.bnl_op_0 <X> T_2_15.lc_trk_g3_0
 (17 13)  (89 253)  (89 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (98 253)  (98 253)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 253)  (100 253)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 253)  (101 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 253)  (104 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (106 253)  (106 253)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.input_2_6
 (35 13)  (107 253)  (107 253)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.input_2_6
 (36 13)  (108 253)  (108 253)  LC_6 Logic Functioning bit
 (37 13)  (109 253)  (109 253)  LC_6 Logic Functioning bit
 (40 13)  (112 253)  (112 253)  LC_6 Logic Functioning bit
 (41 13)  (113 253)  (113 253)  LC_6 Logic Functioning bit
 (14 14)  (86 254)  (86 254)  routing T_2_15.bnl_op_4 <X> T_2_15.lc_trk_g3_4
 (26 14)  (98 254)  (98 254)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 254)  (101 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 254)  (104 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 254)  (105 254)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 254)  (109 254)  LC_7 Logic Functioning bit
 (50 14)  (122 254)  (122 254)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (86 255)  (86 255)  routing T_2_15.bnl_op_4 <X> T_2_15.lc_trk_g3_4
 (17 15)  (89 255)  (89 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (99 255)  (99 255)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 255)  (101 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (38 15)  (110 255)  (110 255)  LC_7 Logic Functioning bit


LogicTile_3_15

 (6 0)  (132 240)  (132 240)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_b_0
 (21 0)  (147 240)  (147 240)  routing T_3_15.wire_logic_cluster/lc_3/out <X> T_3_15.lc_trk_g0_3
 (22 0)  (148 240)  (148 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (155 240)  (155 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 240)  (157 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 240)  (158 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 240)  (159 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 240)  (160 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 240)  (161 240)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.input_2_0
 (41 0)  (167 240)  (167 240)  LC_0 Logic Functioning bit
 (30 1)  (156 241)  (156 241)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 241)  (157 241)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 241)  (158 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (160 241)  (160 241)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.input_2_0
 (35 1)  (161 241)  (161 241)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.input_2_0
 (41 1)  (167 241)  (167 241)  LC_0 Logic Functioning bit
 (14 2)  (140 242)  (140 242)  routing T_3_15.lft_op_4 <X> T_3_15.lc_trk_g0_4
 (28 2)  (154 242)  (154 242)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 242)  (155 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 242)  (156 242)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 242)  (157 242)  routing T_3_15.lc_trk_g0_4 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 242)  (158 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (164 242)  (164 242)  LC_1 Logic Functioning bit
 (43 2)  (169 242)  (169 242)  LC_1 Logic Functioning bit
 (50 2)  (176 242)  (176 242)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (141 243)  (141 243)  routing T_3_15.lft_op_4 <X> T_3_15.lc_trk_g0_4
 (17 3)  (143 243)  (143 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (153 243)  (153 243)  routing T_3_15.lc_trk_g1_0 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 243)  (155 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 243)  (163 243)  LC_1 Logic Functioning bit
 (40 3)  (166 243)  (166 243)  LC_1 Logic Functioning bit
 (47 3)  (173 243)  (173 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (134 244)  (134 244)  routing T_3_15.sp4_v_b_4 <X> T_3_15.sp4_h_r_4
 (9 4)  (135 244)  (135 244)  routing T_3_15.sp4_v_b_4 <X> T_3_15.sp4_h_r_4
 (14 4)  (140 244)  (140 244)  routing T_3_15.bnr_op_0 <X> T_3_15.lc_trk_g1_0
 (22 4)  (148 244)  (148 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 244)  (150 244)  routing T_3_15.bot_op_3 <X> T_3_15.lc_trk_g1_3
 (26 4)  (152 244)  (152 244)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 244)  (153 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 244)  (154 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 244)  (155 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 244)  (156 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 244)  (157 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 244)  (158 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 244)  (159 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 244)  (162 244)  LC_2 Logic Functioning bit
 (37 4)  (163 244)  (163 244)  LC_2 Logic Functioning bit
 (38 4)  (164 244)  (164 244)  LC_2 Logic Functioning bit
 (41 4)  (167 244)  (167 244)  LC_2 Logic Functioning bit
 (43 4)  (169 244)  (169 244)  LC_2 Logic Functioning bit
 (14 5)  (140 245)  (140 245)  routing T_3_15.bnr_op_0 <X> T_3_15.lc_trk_g1_0
 (17 5)  (143 245)  (143 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (148 245)  (148 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (149 245)  (149 245)  routing T_3_15.sp12_h_r_10 <X> T_3_15.lc_trk_g1_2
 (27 5)  (153 245)  (153 245)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 245)  (154 245)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 245)  (155 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 245)  (157 245)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 245)  (158 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (160 245)  (160 245)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.input_2_2
 (35 5)  (161 245)  (161 245)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.input_2_2
 (38 5)  (164 245)  (164 245)  LC_2 Logic Functioning bit
 (41 5)  (167 245)  (167 245)  LC_2 Logic Functioning bit
 (43 5)  (169 245)  (169 245)  LC_2 Logic Functioning bit
 (15 6)  (141 246)  (141 246)  routing T_3_15.lft_op_5 <X> T_3_15.lc_trk_g1_5
 (17 6)  (143 246)  (143 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 246)  (144 246)  routing T_3_15.lft_op_5 <X> T_3_15.lc_trk_g1_5
 (21 6)  (147 246)  (147 246)  routing T_3_15.lft_op_7 <X> T_3_15.lc_trk_g1_7
 (22 6)  (148 246)  (148 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (150 246)  (150 246)  routing T_3_15.lft_op_7 <X> T_3_15.lc_trk_g1_7
 (27 6)  (153 246)  (153 246)  routing T_3_15.lc_trk_g1_5 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 246)  (155 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 246)  (156 246)  routing T_3_15.lc_trk_g1_5 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 246)  (158 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 246)  (159 246)  routing T_3_15.lc_trk_g2_0 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 246)  (162 246)  LC_3 Logic Functioning bit
 (39 6)  (165 246)  (165 246)  LC_3 Logic Functioning bit
 (40 6)  (166 246)  (166 246)  LC_3 Logic Functioning bit
 (41 6)  (167 246)  (167 246)  LC_3 Logic Functioning bit
 (42 6)  (168 246)  (168 246)  LC_3 Logic Functioning bit
 (43 6)  (169 246)  (169 246)  LC_3 Logic Functioning bit
 (50 6)  (176 246)  (176 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (152 247)  (152 247)  routing T_3_15.lc_trk_g1_2 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 247)  (153 247)  routing T_3_15.lc_trk_g1_2 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 247)  (155 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 247)  (162 247)  LC_3 Logic Functioning bit
 (37 7)  (163 247)  (163 247)  LC_3 Logic Functioning bit
 (38 7)  (164 247)  (164 247)  LC_3 Logic Functioning bit
 (39 7)  (165 247)  (165 247)  LC_3 Logic Functioning bit
 (41 7)  (167 247)  (167 247)  LC_3 Logic Functioning bit
 (42 7)  (168 247)  (168 247)  LC_3 Logic Functioning bit
 (14 9)  (140 249)  (140 249)  routing T_3_15.sp4_h_r_24 <X> T_3_15.lc_trk_g2_0
 (15 9)  (141 249)  (141 249)  routing T_3_15.sp4_h_r_24 <X> T_3_15.lc_trk_g2_0
 (16 9)  (142 249)  (142 249)  routing T_3_15.sp4_h_r_24 <X> T_3_15.lc_trk_g2_0
 (17 9)  (143 249)  (143 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (9 10)  (135 250)  (135 250)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_42
 (10 10)  (136 250)  (136 250)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_42
 (21 10)  (147 250)  (147 250)  routing T_3_15.bnl_op_7 <X> T_3_15.lc_trk_g2_7
 (22 10)  (148 250)  (148 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (140 251)  (140 251)  routing T_3_15.tnl_op_4 <X> T_3_15.lc_trk_g2_4
 (15 11)  (141 251)  (141 251)  routing T_3_15.tnl_op_4 <X> T_3_15.lc_trk_g2_4
 (17 11)  (143 251)  (143 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (147 251)  (147 251)  routing T_3_15.bnl_op_7 <X> T_3_15.lc_trk_g2_7
 (11 14)  (137 254)  (137 254)  routing T_3_15.sp4_v_b_3 <X> T_3_15.sp4_v_t_46
 (13 14)  (139 254)  (139 254)  routing T_3_15.sp4_v_b_3 <X> T_3_15.sp4_v_t_46
 (17 14)  (143 254)  (143 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (144 254)  (144 254)  routing T_3_15.bnl_op_5 <X> T_3_15.lc_trk_g3_5
 (25 14)  (151 254)  (151 254)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g3_6
 (4 15)  (130 255)  (130 255)  routing T_3_15.sp4_v_b_4 <X> T_3_15.sp4_h_l_44
 (16 15)  (142 255)  (142 255)  routing T_3_15.sp12_v_b_12 <X> T_3_15.lc_trk_g3_4
 (17 15)  (143 255)  (143 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (144 255)  (144 255)  routing T_3_15.bnl_op_5 <X> T_3_15.lc_trk_g3_5
 (22 15)  (148 255)  (148 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (149 255)  (149 255)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g3_6
 (24 15)  (150 255)  (150 255)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g3_6
 (25 15)  (151 255)  (151 255)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g3_6


LogicTile_4_15

 (28 6)  (208 246)  (208 246)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 246)  (209 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 246)  (210 246)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 246)  (212 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 246)  (213 246)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 246)  (215 246)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.input_2_3
 (36 6)  (216 246)  (216 246)  LC_3 Logic Functioning bit
 (37 6)  (217 246)  (217 246)  LC_3 Logic Functioning bit
 (38 6)  (218 246)  (218 246)  LC_3 Logic Functioning bit
 (39 6)  (219 246)  (219 246)  LC_3 Logic Functioning bit
 (40 6)  (220 246)  (220 246)  LC_3 Logic Functioning bit
 (41 6)  (221 246)  (221 246)  LC_3 Logic Functioning bit
 (42 6)  (222 246)  (222 246)  LC_3 Logic Functioning bit
 (43 6)  (223 246)  (223 246)  LC_3 Logic Functioning bit
 (52 6)  (232 246)  (232 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (208 247)  (208 247)  routing T_4_15.lc_trk_g2_1 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 247)  (209 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 247)  (211 247)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 247)  (212 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (213 247)  (213 247)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.input_2_3
 (36 7)  (216 247)  (216 247)  LC_3 Logic Functioning bit
 (38 7)  (218 247)  (218 247)  LC_3 Logic Functioning bit
 (39 7)  (219 247)  (219 247)  LC_3 Logic Functioning bit
 (40 7)  (220 247)  (220 247)  LC_3 Logic Functioning bit
 (41 7)  (221 247)  (221 247)  LC_3 Logic Functioning bit
 (42 7)  (222 247)  (222 247)  LC_3 Logic Functioning bit
 (43 7)  (223 247)  (223 247)  LC_3 Logic Functioning bit
 (16 8)  (196 248)  (196 248)  routing T_4_15.sp4_v_t_12 <X> T_4_15.lc_trk_g2_1
 (17 8)  (197 248)  (197 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (198 248)  (198 248)  routing T_4_15.sp4_v_t_12 <X> T_4_15.lc_trk_g2_1
 (22 9)  (202 249)  (202 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (203 249)  (203 249)  routing T_4_15.sp4_v_b_42 <X> T_4_15.lc_trk_g2_2
 (24 9)  (204 249)  (204 249)  routing T_4_15.sp4_v_b_42 <X> T_4_15.lc_trk_g2_2
 (14 10)  (194 250)  (194 250)  routing T_4_15.sp12_v_t_3 <X> T_4_15.lc_trk_g2_4
 (17 10)  (197 250)  (197 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (194 251)  (194 251)  routing T_4_15.sp12_v_t_3 <X> T_4_15.lc_trk_g2_4
 (15 11)  (195 251)  (195 251)  routing T_4_15.sp12_v_t_3 <X> T_4_15.lc_trk_g2_4
 (17 11)  (197 251)  (197 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4


LogicTile_5_15

 (8 5)  (242 245)  (242 245)  routing T_5_15.sp4_h_l_47 <X> T_5_15.sp4_v_b_4
 (9 5)  (243 245)  (243 245)  routing T_5_15.sp4_h_l_47 <X> T_5_15.sp4_v_b_4
 (10 5)  (244 245)  (244 245)  routing T_5_15.sp4_h_l_47 <X> T_5_15.sp4_v_b_4
 (5 8)  (239 248)  (239 248)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_6
 (6 9)  (240 249)  (240 249)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_6


LogicTile_6_15

 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 240)  (311 240)  routing T_6_15.sp4_v_b_19 <X> T_6_15.lc_trk_g0_3
 (24 0)  (312 240)  (312 240)  routing T_6_15.sp4_v_b_19 <X> T_6_15.lc_trk_g0_3
 (22 3)  (310 243)  (310 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 243)  (311 243)  routing T_6_15.sp4_v_b_22 <X> T_6_15.lc_trk_g0_6
 (24 3)  (312 243)  (312 243)  routing T_6_15.sp4_v_b_22 <X> T_6_15.lc_trk_g0_6
 (26 4)  (314 244)  (314 244)  routing T_6_15.lc_trk_g0_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 244)  (315 244)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 244)  (318 244)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 244)  (324 244)  LC_2 Logic Functioning bit
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (40 4)  (328 244)  (328 244)  LC_2 Logic Functioning bit
 (41 4)  (329 244)  (329 244)  LC_2 Logic Functioning bit
 (42 4)  (330 244)  (330 244)  LC_2 Logic Functioning bit
 (43 4)  (331 244)  (331 244)  LC_2 Logic Functioning bit
 (52 4)  (340 244)  (340 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (314 245)  (314 245)  routing T_6_15.lc_trk_g0_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 245)  (319 245)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 245)  (324 245)  LC_2 Logic Functioning bit
 (38 5)  (326 245)  (326 245)  LC_2 Logic Functioning bit
 (41 5)  (329 245)  (329 245)  LC_2 Logic Functioning bit
 (43 5)  (331 245)  (331 245)  LC_2 Logic Functioning bit
 (15 7)  (303 247)  (303 247)  routing T_6_15.sp4_v_t_9 <X> T_6_15.lc_trk_g1_4
 (16 7)  (304 247)  (304 247)  routing T_6_15.sp4_v_t_9 <X> T_6_15.lc_trk_g1_4
 (17 7)  (305 247)  (305 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4


LogicTile_7_15

 (4 2)  (346 242)  (346 242)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_t_37
 (5 3)  (347 243)  (347 243)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_t_37
 (8 10)  (350 250)  (350 250)  routing T_7_15.sp4_v_t_36 <X> T_7_15.sp4_h_l_42
 (9 10)  (351 250)  (351 250)  routing T_7_15.sp4_v_t_36 <X> T_7_15.sp4_h_l_42
 (10 10)  (352 250)  (352 250)  routing T_7_15.sp4_v_t_36 <X> T_7_15.sp4_h_l_42


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 241)  (422 241)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.input0_0
 (28 1)  (424 241)  (424 241)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.input0_0
 (29 1)  (425 241)  (425 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (412 242)  (412 242)  routing T_8_15.sp12_h_l_10 <X> T_8_15.lc_trk_g0_5
 (17 2)  (413 242)  (413 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_10 lc_trk_g0_5
 (28 3)  (424 243)  (424 243)  routing T_8_15.lc_trk_g2_1 <X> T_8_15.input0_1
 (29 3)  (425 243)  (425 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (27 5)  (423 245)  (423 245)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.input0_2
 (28 5)  (424 245)  (424 245)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.input0_2
 (29 5)  (425 245)  (425 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (22 7)  (418 247)  (418 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (421 247)  (421 247)  routing T_8_15.sp4_r_v_b_30 <X> T_8_15.lc_trk_g1_6
 (27 7)  (423 247)  (423 247)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input0_3
 (28 7)  (424 247)  (424 247)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input0_3
 (29 7)  (425 247)  (425 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (16 8)  (412 248)  (412 248)  routing T_8_15.sp4_v_b_25 <X> T_8_15.lc_trk_g2_1
 (17 8)  (413 248)  (413 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 248)  (414 248)  routing T_8_15.sp4_v_b_25 <X> T_8_15.lc_trk_g2_1
 (21 8)  (417 248)  (417 248)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g2_3
 (22 8)  (418 248)  (418 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (419 248)  (419 248)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g2_3
 (24 8)  (420 248)  (420 248)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g2_3
 (26 8)  (422 248)  (422 248)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.input0_4
 (28 8)  (424 248)  (424 248)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (40 8)  (436 248)  (436 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (22 9)  (418 249)  (418 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 249)  (421 249)  routing T_8_15.sp4_r_v_b_34 <X> T_8_15.lc_trk_g2_2
 (26 9)  (422 249)  (422 249)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.input0_4
 (28 9)  (424 249)  (424 249)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.input0_4
 (29 9)  (425 249)  (425 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_bram/ram/WDATA_11
 (14 10)  (410 250)  (410 250)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (17 10)  (413 250)  (413 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (421 250)  (421 250)  routing T_8_15.sp4_v_t_27 <X> T_8_15.lc_trk_g2_6
 (26 10)  (422 250)  (422 250)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_5
 (35 10)  (431 250)  (431 250)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input2_5
 (16 11)  (412 251)  (412 251)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 251)  (418 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (419 251)  (419 251)  routing T_8_15.sp4_v_t_27 <X> T_8_15.lc_trk_g2_6
 (25 11)  (421 251)  (421 251)  routing T_8_15.sp4_v_t_27 <X> T_8_15.lc_trk_g2_6
 (26 11)  (422 251)  (422 251)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_5
 (27 11)  (423 251)  (423 251)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_5
 (29 11)  (425 251)  (425 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (428 251)  (428 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (429 251)  (429 251)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input2_5
 (10 12)  (406 252)  (406 252)  routing T_8_15.sp4_v_t_40 <X> T_8_15.sp4_h_r_10
 (17 12)  (413 252)  (413 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (418 252)  (418 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (422 252)  (422 252)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.input0_6
 (17 13)  (413 253)  (413 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (417 253)  (417 253)  routing T_8_15.sp4_r_v_b_43 <X> T_8_15.lc_trk_g3_3
 (28 13)  (424 253)  (424 253)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.input0_6
 (29 13)  (425 253)  (425 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (428 253)  (428 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 253)  (429 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input2_6
 (34 13)  (430 253)  (430 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input2_6
 (35 13)  (431 253)  (431 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input2_6
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 254)  (410 254)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g3_4
 (15 14)  (411 254)  (411 254)  routing T_8_15.sp4_v_b_45 <X> T_8_15.lc_trk_g3_5
 (16 14)  (412 254)  (412 254)  routing T_8_15.sp4_v_b_45 <X> T_8_15.lc_trk_g3_5
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (422 254)  (422 254)  routing T_8_15.lc_trk_g0_5 <X> T_8_15.input0_7
 (35 14)  (431 254)  (431 254)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input2_7
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (15 15)  (411 255)  (411 255)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g3_4
 (16 15)  (412 255)  (412 255)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g3_4
 (17 15)  (413 255)  (413 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (29 15)  (425 255)  (425 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 255)  (428 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 255)  (429 255)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input2_7
 (34 15)  (430 255)  (430 255)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input2_7


LogicTile_9_15

 (8 2)  (446 242)  (446 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_h_l_36
 (10 2)  (448 242)  (448 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_h_l_36
 (19 4)  (457 244)  (457 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (10 5)  (448 245)  (448 245)  routing T_9_15.sp4_h_r_11 <X> T_9_15.sp4_v_b_4
 (12 5)  (450 245)  (450 245)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_b_5
 (19 5)  (457 245)  (457 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (5 12)  (443 252)  (443 252)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_9
 (8 12)  (446 252)  (446 252)  routing T_9_15.sp4_v_b_10 <X> T_9_15.sp4_h_r_10
 (9 12)  (447 252)  (447 252)  routing T_9_15.sp4_v_b_10 <X> T_9_15.sp4_h_r_10
 (4 13)  (442 253)  (442 253)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_9


LogicTile_10_15

 (11 0)  (503 240)  (503 240)  routing T_10_15.sp4_v_t_46 <X> T_10_15.sp4_v_b_2
 (10 1)  (502 241)  (502 241)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_b_1
 (12 1)  (504 241)  (504 241)  routing T_10_15.sp4_v_t_46 <X> T_10_15.sp4_v_b_2
 (3 2)  (495 242)  (495 242)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (3 3)  (495 243)  (495 243)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (12 14)  (504 254)  (504 254)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_h_l_46
 (13 15)  (505 255)  (505 255)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_h_l_46


LogicTile_11_15

 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (554 241)  (554 241)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_b_1
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 242)  (551 242)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_h_l_37
 (4 3)  (550 243)  (550 243)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_h_l_37
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 246)  (569 246)  routing T_11_15.sp4_v_b_23 <X> T_11_15.lc_trk_g1_7
 (24 6)  (570 246)  (570 246)  routing T_11_15.sp4_v_b_23 <X> T_11_15.lc_trk_g1_7
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 247)  (581 247)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.input_2_3
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (21 10)  (567 250)  (567 250)  routing T_11_15.bnl_op_7 <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (567 251)  (567 251)  routing T_11_15.bnl_op_7 <X> T_11_15.lc_trk_g2_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 254)  (570 254)  routing T_11_15.tnl_op_7 <X> T_11_15.lc_trk_g3_7
 (21 15)  (567 255)  (567 255)  routing T_11_15.tnl_op_7 <X> T_11_15.lc_trk_g3_7


LogicTile_12_15

 (21 0)  (621 240)  (621 240)  routing T_12_15.lft_op_3 <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.lft_op_3 <X> T_12_15.lc_trk_g0_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g1_3
 (14 10)  (614 250)  (614 250)  routing T_12_15.sp4_h_r_44 <X> T_12_15.lc_trk_g2_4
 (15 10)  (615 250)  (615 250)  routing T_12_15.sp4_v_t_32 <X> T_12_15.lc_trk_g2_5
 (16 10)  (616 250)  (616 250)  routing T_12_15.sp4_v_t_32 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_h_r_44 <X> T_12_15.lc_trk_g2_4
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_h_r_44 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_h_r_44 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 251)  (635 251)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_5
 (52 11)  (652 251)  (652 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (653 251)  (653 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 253)  (608 253)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_10
 (9 13)  (609 253)  (609 253)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_10
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (46 13)  (646 253)  (646 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (653 253)  (653 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.bnl_op_6 <X> T_12_15.lc_trk_g3_6
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.bnl_op_6 <X> T_12_15.lc_trk_g3_6


LogicTile_13_15

 (12 6)  (666 246)  (666 246)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_40
 (11 7)  (665 247)  (665 247)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_40
 (13 7)  (667 247)  (667 247)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_40
 (19 10)  (673 250)  (673 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_42
 (10 11)  (664 251)  (664 251)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_42
 (12 14)  (666 254)  (666 254)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_h_l_46
 (13 15)  (667 255)  (667 255)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_h_l_46


LogicTile_14_15

 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_v_b_0 <X> T_14_15.sp12_v_t_23
 (9 9)  (717 249)  (717 249)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_v_b_7
 (10 9)  (718 249)  (718 249)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_v_b_7
 (3 10)  (711 250)  (711 250)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_h_l_22
 (3 11)  (711 251)  (711 251)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_h_l_22
 (8 11)  (716 251)  (716 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (9 11)  (717 251)  (717 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (11 11)  (719 251)  (719 251)  routing T_14_15.sp4_h_r_0 <X> T_14_15.sp4_h_l_45
 (13 11)  (721 251)  (721 251)  routing T_14_15.sp4_h_r_0 <X> T_14_15.sp4_h_l_45


LogicTile_15_15

 (25 0)  (787 240)  (787 240)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g0_2
 (8 1)  (770 241)  (770 241)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_v_b_1
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 241)  (785 241)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g0_2
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp12_h_l_4 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.sp12_h_l_4 <X> T_15_15.lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (46 2)  (808 242)  (808 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp12_h_l_4 <X> T_15_15.lc_trk_g0_7
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (21 4)  (783 244)  (783 244)  routing T_15_15.sp12_h_r_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.sp12_h_r_3 <X> T_15_15.lc_trk_g1_3
 (21 5)  (783 245)  (783 245)  routing T_15_15.sp12_h_r_3 <X> T_15_15.lc_trk_g1_3
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_t_43
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_b_11
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 15)  (766 255)  (766 255)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_44
 (6 15)  (768 255)  (768 255)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_44


LogicTile_16_15

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (824 243)  (824 243)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_t_36
 (9 3)  (825 243)  (825 243)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_t_36
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_r_v_b_25 <X> T_16_15.lc_trk_g1_1
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (864 246)  (864 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (867 246)  (867 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (48 7)  (864 247)  (864 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (834 251)  (834 251)  routing T_16_15.sp4_r_v_b_37 <X> T_16_15.lc_trk_g2_5
 (9 12)  (825 252)  (825 252)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_r_10
 (21 12)  (837 252)  (837 252)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g3_3


LogicTile_17_15

 (15 0)  (889 240)  (889 240)  routing T_17_15.bot_op_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 242)  (899 242)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (8 3)  (882 243)  (882 243)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_36
 (9 3)  (883 243)  (883 243)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_36
 (10 3)  (884 243)  (884 243)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_36
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (19 9)  (893 249)  (893 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (12 10)  (886 250)  (886 250)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_h_l_45
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (13 11)  (887 251)  (887 251)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_h_l_45
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (46 13)  (920 253)  (920 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_18_15

 (12 0)  (940 240)  (940 240)  routing T_18_15.sp4_v_b_2 <X> T_18_15.sp4_h_r_2
 (21 0)  (949 240)  (949 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 240)  (951 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (47 0)  (975 240)  (975 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (980 240)  (980 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (939 241)  (939 241)  routing T_18_15.sp4_v_b_2 <X> T_18_15.sp4_h_r_2
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (34 1)  (962 241)  (962 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (51 1)  (979 241)  (979 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 242)  (933 242)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_l_37
 (25 2)  (953 242)  (953 242)  routing T_18_15.sp12_h_l_5 <X> T_18_15.lc_trk_g0_6
 (26 2)  (954 242)  (954 242)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (40 2)  (968 242)  (968 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (46 2)  (974 242)  (974 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (980 242)  (980 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (934 243)  (934 243)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_l_37
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (952 243)  (952 243)  routing T_18_15.sp12_h_l_5 <X> T_18_15.lc_trk_g0_6
 (25 3)  (953 243)  (953 243)  routing T_18_15.sp12_h_l_5 <X> T_18_15.lc_trk_g0_6
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (51 3)  (979 243)  (979 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (943 244)  (943 244)  routing T_18_15.sp12_h_r_1 <X> T_18_15.lc_trk_g1_1
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (946 244)  (946 244)  routing T_18_15.sp12_h_r_1 <X> T_18_15.lc_trk_g1_1
 (25 4)  (953 244)  (953 244)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (47 4)  (975 244)  (975 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (980 244)  (980 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (941 245)  (941 245)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_r_5
 (18 5)  (946 245)  (946 245)  routing T_18_15.sp12_h_r_1 <X> T_18_15.lc_trk_g1_1
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (51 5)  (979 245)  (979 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 6)  (928 246)  (928 246)  routing T_18_15.glb_netwk_2 <X> T_18_15.glb2local_0
 (1 6)  (929 246)  (929 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (942 246)  (942 246)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (15 6)  (943 246)  (943 246)  routing T_18_15.bot_op_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (953 246)  (953 246)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (15 7)  (943 247)  (943 247)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (16 7)  (944 247)  (944 247)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 247)  (952 247)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (946 248)  (946 248)  routing T_18_15.bnl_op_1 <X> T_18_15.lc_trk_g2_1
 (25 8)  (953 248)  (953 248)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (18 9)  (946 249)  (946 249)  routing T_18_15.bnl_op_1 <X> T_18_15.lc_trk_g2_1
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 250)  (962 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (51 10)  (979 250)  (979 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (936 251)  (936 251)  routing T_18_15.sp4_h_l_42 <X> T_18_15.sp4_v_t_42
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 251)  (963 251)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (51 12)  (979 252)  (979 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (981 252)  (981 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (46 13)  (974 253)  (974 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (931 254)  (931 254)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_v_t_22
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 254)  (946 254)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g3_5
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 254)  (959 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (968 254)  (968 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (42 14)  (970 254)  (970 254)  LC_7 Logic Functioning bit
 (50 14)  (978 254)  (978 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (931 255)  (931 255)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_v_t_22
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (41 15)  (969 255)  (969 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (46 15)  (974 255)  (974 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (976 255)  (976 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (979 255)  (979 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_15

 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 242)  (990 242)  routing T_19_15.sp4_h_r_1 <X> T_19_15.sp4_h_l_36
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (15 8)  (997 248)  (997 248)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g2_1
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g2_2
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g2_1
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (5 10)  (987 250)  (987 250)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_h_l_43
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (4 11)  (986 251)  (986 251)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_h_l_43
 (9 11)  (991 251)  (991 251)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_v_t_42
 (10 11)  (992 251)  (992 251)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_v_t_42
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (51 11)  (1033 251)  (1033 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 12)  (982 252)  (982 252)  routing T_19_15.glb_netwk_2 <X> T_19_15.glb2local_3
 (1 12)  (983 252)  (983 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 255)  (982 255)  routing T_19_15.glb_netwk_2 <X> T_19_15.wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (14 0)  (1050 240)  (1050 240)  routing T_20_15.wire_logic_cluster/lc_0/out <X> T_20_15.lc_trk_g0_0
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 240)  (1060 240)  routing T_20_15.top_op_3 <X> T_20_15.lc_trk_g0_3
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 240)  (1066 240)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (38 0)  (1074 240)  (1074 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (45 0)  (1081 240)  (1081 240)  LC_0 Logic Functioning bit
 (17 1)  (1053 241)  (1053 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1057 241)  (1057 241)  routing T_20_15.top_op_3 <X> T_20_15.lc_trk_g0_3
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (35 1)  (1071 241)  (1071 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (46 1)  (1082 241)  (1082 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (1087 241)  (1087 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.wire_logic_cluster/lc_7/out <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 244)  (1054 244)  routing T_20_15.bnr_op_1 <X> T_20_15.lc_trk_g1_1
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 244)  (1064 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 244)  (1066 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 244)  (1073 244)  LC_2 Logic Functioning bit
 (39 4)  (1075 244)  (1075 244)  LC_2 Logic Functioning bit
 (40 4)  (1076 244)  (1076 244)  LC_2 Logic Functioning bit
 (42 4)  (1078 244)  (1078 244)  LC_2 Logic Functioning bit
 (18 5)  (1054 245)  (1054 245)  routing T_20_15.bnr_op_1 <X> T_20_15.lc_trk_g1_1
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (38 5)  (1074 245)  (1074 245)  LC_2 Logic Functioning bit
 (0 6)  (1036 246)  (1036 246)  routing T_20_15.glb_netwk_2 <X> T_20_15.glb2local_0
 (1 6)  (1037 246)  (1037 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (13 6)  (1049 246)  (1049 246)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_t_40
 (12 7)  (1048 247)  (1048 247)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_t_40
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.bot_op_4 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.tnr_op_1 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.rgt_op_7 <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.rgt_op_7 <X> T_20_15.lc_trk_g2_7
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 250)  (1071 250)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.input_2_5
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 251)  (1069 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.input_2_5
 (35 11)  (1071 251)  (1071 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.input_2_5
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.tnr_op_3 <X> T_20_15.lc_trk_g3_3
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (48 12)  (1084 252)  (1084 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (41 13)  (1077 253)  (1077 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (46 13)  (1082 253)  (1082 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (28 14)  (1064 254)  (1064 254)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (1076 254)  (1076 254)  LC_7 Logic Functioning bit
 (42 14)  (1078 254)  (1078 254)  LC_7 Logic Functioning bit
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.tnr_op_6 <X> T_20_15.lc_trk_g3_6
 (40 15)  (1076 255)  (1076 255)  LC_7 Logic Functioning bit
 (42 15)  (1078 255)  (1078 255)  LC_7 Logic Functioning bit
 (46 15)  (1082 255)  (1082 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_15

 (2 0)  (1092 240)  (1092 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (1098 240)  (1098 240)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_h_r_1
 (15 0)  (1105 240)  (1105 240)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (16 0)  (1106 240)  (1106 240)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1108 241)  (1108 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 242)  (1111 242)  routing T_21_15.lft_op_7 <X> T_21_15.lc_trk_g0_7
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 242)  (1114 242)  routing T_21_15.lft_op_7 <X> T_21_15.lc_trk_g0_7
 (26 2)  (1116 242)  (1116 242)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g1_1 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 242)  (1130 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (8 3)  (1098 243)  (1098 243)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_t_36
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1116 243)  (1116 243)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (15 4)  (1105 244)  (1105 244)  routing T_21_15.bot_op_1 <X> T_21_15.lc_trk_g1_1
 (17 4)  (1107 244)  (1107 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 244)  (1125 244)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.input_2_2
 (36 4)  (1126 244)  (1126 244)  LC_2 Logic Functioning bit
 (38 4)  (1128 244)  (1128 244)  LC_2 Logic Functioning bit
 (43 4)  (1133 244)  (1133 244)  LC_2 Logic Functioning bit
 (45 4)  (1135 244)  (1135 244)  LC_2 Logic Functioning bit
 (26 5)  (1116 245)  (1116 245)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 245)  (1120 245)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 245)  (1122 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1124 245)  (1124 245)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.input_2_2
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (37 5)  (1127 245)  (1127 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (42 5)  (1132 245)  (1132 245)  LC_2 Logic Functioning bit
 (51 5)  (1141 245)  (1141 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1108 246)  (1108 246)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g1_5
 (26 6)  (1116 246)  (1116 246)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 246)  (1117 246)  routing T_21_15.lc_trk_g1_1 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 246)  (1123 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 246)  (1130 246)  LC_3 Logic Functioning bit
 (42 6)  (1132 246)  (1132 246)  LC_3 Logic Functioning bit
 (13 7)  (1103 247)  (1103 247)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (18 7)  (1108 247)  (1108 247)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g1_5
 (28 7)  (1118 247)  (1118 247)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 247)  (1121 247)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (51 7)  (1141 247)  (1141 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 9)  (1098 249)  (1098 249)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_b_7
 (9 9)  (1099 249)  (1099 249)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_b_7
 (10 9)  (1100 249)  (1100 249)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_b_7
 (0 10)  (1090 250)  (1090 250)  routing T_21_15.glb_netwk_2 <X> T_21_15.glb2local_2
 (1 10)  (1091 250)  (1091 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 250)  (1108 250)  routing T_21_15.bnl_op_5 <X> T_21_15.lc_trk_g2_5
 (21 10)  (1111 250)  (1111 250)  routing T_21_15.wire_logic_cluster/lc_7/out <X> T_21_15.lc_trk_g2_7
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (1108 251)  (1108 251)  routing T_21_15.bnl_op_5 <X> T_21_15.lc_trk_g2_5
 (4 12)  (1094 252)  (1094 252)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (6 12)  (1096 252)  (1096 252)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 252)  (1114 252)  routing T_21_15.tnl_op_3 <X> T_21_15.lc_trk_g3_3
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g3_2
 (26 12)  (1116 252)  (1116 252)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 252)  (1121 252)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 252)  (1123 252)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 252)  (1125 252)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.input_2_6
 (38 12)  (1128 252)  (1128 252)  LC_6 Logic Functioning bit
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (41 12)  (1131 252)  (1131 252)  LC_6 Logic Functioning bit
 (5 13)  (1095 253)  (1095 253)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.tnl_op_3 <X> T_21_15.lc_trk_g3_3
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 253)  (1121 253)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 253)  (1122 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 253)  (1125 253)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.input_2_6
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (40 13)  (1130 253)  (1130 253)  LC_6 Logic Functioning bit
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.bnl_op_5 <X> T_21_15.lc_trk_g3_5
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 254)  (1113 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (24 14)  (1114 254)  (1114 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (37 14)  (1127 254)  (1127 254)  LC_7 Logic Functioning bit
 (43 14)  (1133 254)  (1133 254)  LC_7 Logic Functioning bit
 (45 14)  (1135 254)  (1135 254)  LC_7 Logic Functioning bit
 (47 14)  (1137 254)  (1137 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1140 254)  (1140 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (1108 255)  (1108 255)  routing T_21_15.bnl_op_5 <X> T_21_15.lc_trk_g3_5
 (26 15)  (1116 255)  (1116 255)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 255)  (1118 255)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 255)  (1126 255)  LC_7 Logic Functioning bit
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (42 15)  (1132 255)  (1132 255)  LC_7 Logic Functioning bit
 (46 15)  (1136 255)  (1136 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_15

 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 242)  (1158 242)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g0_4
 (15 2)  (1159 242)  (1159 242)  routing T_22_15.top_op_5 <X> T_22_15.lc_trk_g0_5
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (15 3)  (1159 243)  (1159 243)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g0_4
 (16 3)  (1160 243)  (1160 243)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1162 243)  (1162 243)  routing T_22_15.top_op_5 <X> T_22_15.lc_trk_g0_5
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (10 4)  (1154 244)  (1154 244)  routing T_22_15.sp4_v_t_46 <X> T_22_15.sp4_h_r_4
 (21 4)  (1165 244)  (1165 244)  routing T_22_15.wire_logic_cluster/lc_3/out <X> T_22_15.lc_trk_g1_3
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 244)  (1169 244)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g1_2
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 244)  (1179 244)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.input_2_2
 (11 5)  (1155 245)  (1155 245)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_h_r_5
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1167 245)  (1167 245)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g1_2
 (24 5)  (1168 245)  (1168 245)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g1_2
 (26 5)  (1170 245)  (1170 245)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1178 245)  (1178 245)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 246)  (1162 246)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (19 6)  (1163 246)  (1163 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (45 6)  (1189 246)  (1189 246)  LC_3 Logic Functioning bit
 (47 6)  (1191 246)  (1191 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 246)  (1194 246)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1162 247)  (1162 247)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 247)  (1174 247)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (42 7)  (1186 247)  (1186 247)  LC_3 Logic Functioning bit
 (51 7)  (1195 247)  (1195 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 10)  (1144 250)  (1144 250)  routing T_22_15.glb_netwk_2 <X> T_22_15.glb2local_2
 (1 10)  (1145 250)  (1145 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (21 11)  (1165 251)  (1165 251)  routing T_22_15.sp4_r_v_b_39 <X> T_22_15.lc_trk_g2_7
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (24 11)  (1168 251)  (1168 251)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (11 12)  (1155 252)  (1155 252)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (13 12)  (1157 252)  (1157 252)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (12 13)  (1156 253)  (1156 253)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 254)  (1179 254)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (51 14)  (1195 254)  (1195 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_v_b_6 <X> T_22_15.sp4_h_l_46
 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1177 255)  (1177 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (22 2)  (1220 242)  (1220 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1219 243)  (1219 243)  routing T_23_15.sp4_r_v_b_31 <X> T_23_15.lc_trk_g0_7
 (22 6)  (1220 246)  (1220 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (1219 247)  (1219 247)  routing T_23_15.sp4_r_v_b_31 <X> T_23_15.lc_trk_g1_7
 (11 10)  (1209 250)  (1209 250)  routing T_23_15.sp4_h_l_38 <X> T_23_15.sp4_v_t_45
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_v_t_16 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1216 250)  (1216 250)  routing T_23_15.sp4_v_t_16 <X> T_23_15.lc_trk_g2_5
 (26 10)  (1224 250)  (1224 250)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 250)  (1225 250)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 250)  (1227 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 250)  (1228 250)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 250)  (1231 250)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 250)  (1232 250)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 250)  (1233 250)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.input_2_5
 (36 10)  (1234 250)  (1234 250)  LC_5 Logic Functioning bit
 (37 10)  (1235 250)  (1235 250)  LC_5 Logic Functioning bit
 (39 10)  (1237 250)  (1237 250)  LC_5 Logic Functioning bit
 (43 10)  (1241 250)  (1241 250)  LC_5 Logic Functioning bit
 (46 10)  (1244 250)  (1244 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1246 250)  (1246 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (28 11)  (1226 251)  (1226 251)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 251)  (1227 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 251)  (1228 251)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 251)  (1230 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1233 251)  (1233 251)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.input_2_5
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (41 11)  (1239 251)  (1239 251)  LC_5 Logic Functioning bit
 (42 11)  (1240 251)  (1240 251)  LC_5 Logic Functioning bit
 (43 11)  (1241 251)  (1241 251)  LC_5 Logic Functioning bit
 (16 12)  (1214 252)  (1214 252)  routing T_23_15.sp12_v_t_14 <X> T_23_15.lc_trk_g3_1
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (1216 253)  (1216 253)  routing T_23_15.sp12_v_t_14 <X> T_23_15.lc_trk_g3_1


LogicTile_24_15

 (5 3)  (1257 243)  (1257 243)  routing T_24_15.sp4_h_l_37 <X> T_24_15.sp4_v_t_37
 (11 10)  (1263 250)  (1263 250)  routing T_24_15.sp4_h_l_38 <X> T_24_15.sp4_v_t_45


RAM_Tile_25_15

 (13 0)  (1319 240)  (1319 240)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_v_b_2
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 241)  (1318 241)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_v_b_2
 (26 1)  (1332 241)  (1332 241)  routing T_25_15.lc_trk_g1_3 <X> T_25_15.input0_0
 (27 1)  (1333 241)  (1333 241)  routing T_25_15.lc_trk_g1_3 <X> T_25_15.input0_0
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 242)  (1332 242)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (26 3)  (1332 243)  (1332 243)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (27 3)  (1333 243)  (1333 243)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_v_t_42 <X> T_25_15.sp4_v_b_3
 (6 4)  (1312 244)  (1312 244)  routing T_25_15.sp4_v_t_42 <X> T_25_15.sp4_v_b_3
 (22 4)  (1328 244)  (1328 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_t_6 lc_trk_g1_3
 (23 4)  (1329 244)  (1329 244)  routing T_25_15.sp4_v_t_6 <X> T_25_15.lc_trk_g1_3
 (24 4)  (1330 244)  (1330 244)  routing T_25_15.sp4_v_t_6 <X> T_25_15.lc_trk_g1_3
 (25 4)  (1331 244)  (1331 244)  routing T_25_15.sp4_h_r_10 <X> T_25_15.lc_trk_g1_2
 (26 4)  (1332 244)  (1332 244)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.input0_2
 (22 5)  (1328 245)  (1328 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1329 245)  (1329 245)  routing T_25_15.sp4_h_r_10 <X> T_25_15.lc_trk_g1_2
 (24 5)  (1330 245)  (1330 245)  routing T_25_15.sp4_h_r_10 <X> T_25_15.lc_trk_g1_2
 (28 5)  (1334 245)  (1334 245)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (26 6)  (1332 246)  (1332 246)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_3
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 247)  (1329 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (24 7)  (1330 247)  (1330 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (25 7)  (1331 247)  (1331 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (26 7)  (1332 247)  (1332 247)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_3
 (27 7)  (1333 247)  (1333 247)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_3
 (28 7)  (1334 247)  (1334 247)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input0_3
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (5 8)  (1311 248)  (1311 248)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_h_r_6
 (26 8)  (1332 248)  (1332 248)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_4
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (26 9)  (1332 249)  (1332 249)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_4
 (28 9)  (1334 249)  (1334 249)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (39 9)  (1345 249)  (1345 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 10)  (1320 250)  (1320 250)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (15 10)  (1321 250)  (1321 250)  routing T_25_15.sp12_v_b_5 <X> T_25_15.lc_trk_g2_5
 (17 10)  (1323 250)  (1323 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 250)  (1324 250)  routing T_25_15.sp12_v_b_5 <X> T_25_15.lc_trk_g2_5
 (19 10)  (1325 250)  (1325 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_20 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp12_v_t_20 <X> T_25_15.lc_trk_g2_7
 (35 10)  (1341 250)  (1341 250)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input2_5
 (10 11)  (1316 251)  (1316 251)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_v_t_42
 (15 11)  (1321 251)  (1321 251)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (16 11)  (1322 251)  (1322 251)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 251)  (1324 251)  routing T_25_15.sp12_v_b_5 <X> T_25_15.lc_trk_g2_5
 (21 11)  (1327 251)  (1327 251)  routing T_25_15.sp12_v_t_20 <X> T_25_15.lc_trk_g2_7
 (22 11)  (1328 251)  (1328 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 251)  (1331 251)  routing T_25_15.sp4_r_v_b_38 <X> T_25_15.lc_trk_g2_6
 (26 11)  (1332 251)  (1332 251)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input0_5
 (27 11)  (1333 251)  (1333 251)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input0_5
 (28 11)  (1334 251)  (1334 251)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input0_5
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 251)  (1339 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input2_5
 (35 11)  (1341 251)  (1341 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input2_5
 (8 12)  (1314 252)  (1314 252)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_h_r_10
 (10 12)  (1316 252)  (1316 252)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_h_r_10
 (14 12)  (1320 252)  (1320 252)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (15 12)  (1321 252)  (1321 252)  routing T_25_15.sp4_h_l_28 <X> T_25_15.lc_trk_g3_1
 (16 12)  (1322 252)  (1322 252)  routing T_25_15.sp4_h_l_28 <X> T_25_15.lc_trk_g3_1
 (17 12)  (1323 252)  (1323 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 252)  (1324 252)  routing T_25_15.sp4_h_l_28 <X> T_25_15.lc_trk_g3_1
 (22 12)  (1328 252)  (1328 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 252)  (1329 252)  routing T_25_15.sp12_v_b_19 <X> T_25_15.lc_trk_g3_3
 (25 12)  (1331 252)  (1331 252)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (14 13)  (1320 253)  (1320 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (15 13)  (1321 253)  (1321 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1324 253)  (1324 253)  routing T_25_15.sp4_h_l_28 <X> T_25_15.lc_trk_g3_1
 (21 13)  (1327 253)  (1327 253)  routing T_25_15.sp12_v_b_19 <X> T_25_15.lc_trk_g3_3
 (22 13)  (1328 253)  (1328 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 253)  (1329 253)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (25 13)  (1331 253)  (1331 253)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (27 13)  (1333 253)  (1333 253)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.input0_6
 (28 13)  (1334 253)  (1334 253)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.input0_6
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 253)  (1339 253)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input2_6
 (34 13)  (1340 253)  (1340 253)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input2_6
 (35 13)  (1341 253)  (1341 253)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input2_6
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1331 254)  (1331 254)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (35 14)  (1341 254)  (1341 254)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.input2_7
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (18 15)  (1324 255)  (1324 255)  routing T_25_15.sp4_r_v_b_45 <X> T_25_15.lc_trk_g3_5
 (22 15)  (1328 255)  (1328 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 255)  (1329 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (24 15)  (1330 255)  (1330 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (25 15)  (1331 255)  (1331 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (26 15)  (1332 255)  (1332 255)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.input0_7
 (27 15)  (1333 255)  (1333 255)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.input0_7
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 255)  (1339 255)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.input2_7


LogicTile_26_15

 (8 2)  (1356 242)  (1356 242)  routing T_26_15.sp4_v_t_42 <X> T_26_15.sp4_h_l_36
 (9 2)  (1357 242)  (1357 242)  routing T_26_15.sp4_v_t_42 <X> T_26_15.sp4_h_l_36
 (10 2)  (1358 242)  (1358 242)  routing T_26_15.sp4_v_t_42 <X> T_26_15.sp4_h_l_36
 (11 4)  (1359 244)  (1359 244)  routing T_26_15.sp4_h_l_46 <X> T_26_15.sp4_v_b_5
 (13 4)  (1361 244)  (1361 244)  routing T_26_15.sp4_h_l_46 <X> T_26_15.sp4_v_b_5
 (12 5)  (1360 245)  (1360 245)  routing T_26_15.sp4_h_l_46 <X> T_26_15.sp4_v_b_5
 (8 9)  (1356 249)  (1356 249)  routing T_26_15.sp4_h_l_36 <X> T_26_15.sp4_v_b_7
 (9 9)  (1357 249)  (1357 249)  routing T_26_15.sp4_h_l_36 <X> T_26_15.sp4_v_b_7
 (10 9)  (1358 249)  (1358 249)  routing T_26_15.sp4_h_l_36 <X> T_26_15.sp4_v_b_7
 (8 13)  (1356 253)  (1356 253)  routing T_26_15.sp4_h_l_41 <X> T_26_15.sp4_v_b_10
 (9 13)  (1357 253)  (1357 253)  routing T_26_15.sp4_h_l_41 <X> T_26_15.sp4_v_b_10
 (10 13)  (1358 253)  (1358 253)  routing T_26_15.sp4_h_l_41 <X> T_26_15.sp4_v_b_10
 (8 14)  (1356 254)  (1356 254)  routing T_26_15.sp4_v_t_47 <X> T_26_15.sp4_h_l_47
 (9 14)  (1357 254)  (1357 254)  routing T_26_15.sp4_v_t_47 <X> T_26_15.sp4_h_l_47
 (12 14)  (1360 254)  (1360 254)  routing T_26_15.sp4_v_t_46 <X> T_26_15.sp4_h_l_46
 (11 15)  (1359 255)  (1359 255)  routing T_26_15.sp4_v_t_46 <X> T_26_15.sp4_h_l_46


LogicTile_29_15

 (3 2)  (1513 242)  (1513 242)  routing T_29_15.sp12_v_t_23 <X> T_29_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_1_14

 (21 0)  (39 224)  (39 224)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g0_3
 (22 0)  (40 224)  (40 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (44 224)  (44 224)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 224)  (47 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 224)  (49 224)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 224)  (50 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 224)  (52 224)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 224)  (53 224)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_0
 (37 0)  (55 224)  (55 224)  LC_0 Logic Functioning bit
 (39 0)  (57 224)  (57 224)  LC_0 Logic Functioning bit
 (40 0)  (58 224)  (58 224)  LC_0 Logic Functioning bit
 (41 0)  (59 224)  (59 224)  LC_0 Logic Functioning bit
 (53 0)  (71 224)  (71 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (39 225)  (39 225)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g0_3
 (26 1)  (44 225)  (44 225)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 225)  (45 225)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 225)  (47 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 225)  (48 225)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 225)  (49 225)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 225)  (50 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 225)  (51 225)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_0
 (34 1)  (52 225)  (52 225)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_0
 (38 1)  (56 225)  (56 225)  LC_0 Logic Functioning bit
 (39 1)  (57 225)  (57 225)  LC_0 Logic Functioning bit
 (41 1)  (59 225)  (59 225)  LC_0 Logic Functioning bit
 (43 1)  (61 225)  (61 225)  LC_0 Logic Functioning bit
 (51 1)  (69 225)  (69 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (17 2)  (35 226)  (35 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 226)  (36 226)  routing T_1_14.bnr_op_5 <X> T_1_14.lc_trk_g0_5
 (27 2)  (45 226)  (45 226)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 226)  (46 226)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 226)  (47 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 226)  (50 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 226)  (52 226)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 226)  (56 226)  LC_1 Logic Functioning bit
 (39 2)  (57 226)  (57 226)  LC_1 Logic Functioning bit
 (42 2)  (60 226)  (60 226)  LC_1 Logic Functioning bit
 (43 2)  (61 226)  (61 226)  LC_1 Logic Functioning bit
 (50 2)  (68 226)  (68 226)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (36 227)  (36 227)  routing T_1_14.bnr_op_5 <X> T_1_14.lc_trk_g0_5
 (22 3)  (40 227)  (40 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 227)  (42 227)  routing T_1_14.top_op_6 <X> T_1_14.lc_trk_g0_6
 (25 3)  (43 227)  (43 227)  routing T_1_14.top_op_6 <X> T_1_14.lc_trk_g0_6
 (26 3)  (44 227)  (44 227)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 227)  (45 227)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 227)  (46 227)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 227)  (47 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 227)  (48 227)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 227)  (54 227)  LC_1 Logic Functioning bit
 (37 3)  (55 227)  (55 227)  LC_1 Logic Functioning bit
 (40 3)  (58 227)  (58 227)  LC_1 Logic Functioning bit
 (41 3)  (59 227)  (59 227)  LC_1 Logic Functioning bit
 (53 3)  (71 227)  (71 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (26 228)  (26 228)  routing T_1_14.sp4_v_b_4 <X> T_1_14.sp4_h_r_4
 (9 4)  (27 228)  (27 228)  routing T_1_14.sp4_v_b_4 <X> T_1_14.sp4_h_r_4
 (16 4)  (34 228)  (34 228)  routing T_1_14.sp4_v_b_1 <X> T_1_14.lc_trk_g1_1
 (17 4)  (35 228)  (35 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 228)  (36 228)  routing T_1_14.sp4_v_b_1 <X> T_1_14.lc_trk_g1_1
 (26 4)  (44 228)  (44 228)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 228)  (47 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 228)  (49 228)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 228)  (50 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 228)  (52 228)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 228)  (53 228)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_2
 (42 4)  (60 228)  (60 228)  LC_2 Logic Functioning bit
 (43 4)  (61 228)  (61 228)  LC_2 Logic Functioning bit
 (14 5)  (32 229)  (32 229)  routing T_1_14.top_op_0 <X> T_1_14.lc_trk_g1_0
 (15 5)  (33 229)  (33 229)  routing T_1_14.top_op_0 <X> T_1_14.lc_trk_g1_0
 (17 5)  (35 229)  (35 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (44 229)  (44 229)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 229)  (45 229)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 229)  (47 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 229)  (48 229)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 229)  (49 229)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 229)  (50 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 229)  (51 229)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_2
 (34 5)  (52 229)  (52 229)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.input_2_2
 (36 5)  (54 229)  (54 229)  LC_2 Logic Functioning bit
 (37 5)  (55 229)  (55 229)  LC_2 Logic Functioning bit
 (14 6)  (32 230)  (32 230)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g1_4
 (15 6)  (33 230)  (33 230)  routing T_1_14.top_op_5 <X> T_1_14.lc_trk_g1_5
 (17 6)  (35 230)  (35 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (39 230)  (39 230)  routing T_1_14.sp4_v_b_7 <X> T_1_14.lc_trk_g1_7
 (22 6)  (40 230)  (40 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (41 230)  (41 230)  routing T_1_14.sp4_v_b_7 <X> T_1_14.lc_trk_g1_7
 (25 6)  (43 230)  (43 230)  routing T_1_14.bnr_op_6 <X> T_1_14.lc_trk_g1_6
 (26 6)  (44 230)  (44 230)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 230)  (47 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 230)  (48 230)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 230)  (49 230)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 230)  (50 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 230)  (52 230)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 230)  (54 230)  LC_3 Logic Functioning bit
 (37 6)  (55 230)  (55 230)  LC_3 Logic Functioning bit
 (40 6)  (58 230)  (58 230)  LC_3 Logic Functioning bit
 (41 6)  (59 230)  (59 230)  LC_3 Logic Functioning bit
 (14 7)  (32 231)  (32 231)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g1_4
 (17 7)  (35 231)  (35 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (36 231)  (36 231)  routing T_1_14.top_op_5 <X> T_1_14.lc_trk_g1_5
 (22 7)  (40 231)  (40 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 231)  (43 231)  routing T_1_14.bnr_op_6 <X> T_1_14.lc_trk_g1_6
 (27 7)  (45 231)  (45 231)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 231)  (47 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 231)  (48 231)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 231)  (50 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (52 231)  (52 231)  routing T_1_14.lc_trk_g1_0 <X> T_1_14.input_2_3
 (38 7)  (56 231)  (56 231)  LC_3 Logic Functioning bit
 (39 7)  (57 231)  (57 231)  LC_3 Logic Functioning bit
 (42 7)  (60 231)  (60 231)  LC_3 Logic Functioning bit
 (43 7)  (61 231)  (61 231)  LC_3 Logic Functioning bit
 (8 8)  (26 232)  (26 232)  routing T_1_14.sp4_v_b_7 <X> T_1_14.sp4_h_r_7
 (9 8)  (27 232)  (27 232)  routing T_1_14.sp4_v_b_7 <X> T_1_14.sp4_h_r_7
 (12 8)  (30 232)  (30 232)  routing T_1_14.sp4_v_b_8 <X> T_1_14.sp4_h_r_8
 (26 8)  (44 232)  (44 232)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 232)  (45 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 232)  (46 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 232)  (47 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 232)  (48 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 232)  (49 232)  routing T_1_14.lc_trk_g0_5 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 232)  (50 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (56 232)  (56 232)  LC_4 Logic Functioning bit
 (43 8)  (61 232)  (61 232)  LC_4 Logic Functioning bit
 (50 8)  (68 232)  (68 232)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (29 233)  (29 233)  routing T_1_14.sp4_v_b_8 <X> T_1_14.sp4_h_r_8
 (26 9)  (44 233)  (44 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 233)  (45 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 233)  (46 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 233)  (47 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 233)  (48 233)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (55 233)  (55 233)  LC_4 Logic Functioning bit
 (42 9)  (60 233)  (60 233)  LC_4 Logic Functioning bit
 (26 10)  (44 234)  (44 234)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 234)  (45 234)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 234)  (46 234)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 234)  (47 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 234)  (49 234)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 234)  (50 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 234)  (52 234)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 234)  (54 234)  LC_5 Logic Functioning bit
 (37 10)  (55 234)  (55 234)  LC_5 Logic Functioning bit
 (40 10)  (58 234)  (58 234)  LC_5 Logic Functioning bit
 (41 10)  (59 234)  (59 234)  LC_5 Logic Functioning bit
 (26 11)  (44 235)  (44 235)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 235)  (45 235)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 235)  (47 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 235)  (49 235)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 235)  (50 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 235)  (53 235)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.input_2_5
 (38 11)  (56 235)  (56 235)  LC_5 Logic Functioning bit
 (39 11)  (57 235)  (57 235)  LC_5 Logic Functioning bit
 (42 11)  (60 235)  (60 235)  LC_5 Logic Functioning bit
 (43 11)  (61 235)  (61 235)  LC_5 Logic Functioning bit
 (53 11)  (71 235)  (71 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (34 236)  (34 236)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g3_1
 (17 12)  (35 236)  (35 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (36 236)  (36 236)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g3_1
 (22 12)  (40 236)  (40 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 236)  (41 236)  routing T_1_14.sp12_v_b_11 <X> T_1_14.lc_trk_g3_3
 (26 12)  (44 236)  (44 236)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 236)  (45 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 236)  (47 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 236)  (48 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 236)  (50 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 236)  (54 236)  LC_6 Logic Functioning bit
 (37 12)  (55 236)  (55 236)  LC_6 Logic Functioning bit
 (38 12)  (56 236)  (56 236)  LC_6 Logic Functioning bit
 (39 12)  (57 236)  (57 236)  LC_6 Logic Functioning bit
 (18 13)  (36 237)  (36 237)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g3_1
 (22 13)  (40 237)  (40 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (41 237)  (41 237)  routing T_1_14.sp12_v_t_9 <X> T_1_14.lc_trk_g3_2
 (26 13)  (44 237)  (44 237)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 237)  (45 237)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 237)  (47 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 237)  (48 237)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 237)  (49 237)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 237)  (58 237)  LC_6 Logic Functioning bit
 (41 13)  (59 237)  (59 237)  LC_6 Logic Functioning bit
 (42 13)  (60 237)  (60 237)  LC_6 Logic Functioning bit
 (43 13)  (61 237)  (61 237)  LC_6 Logic Functioning bit
 (4 14)  (22 238)  (22 238)  routing T_1_14.sp4_v_b_1 <X> T_1_14.sp4_v_t_44
 (6 14)  (24 238)  (24 238)  routing T_1_14.sp4_v_b_1 <X> T_1_14.sp4_v_t_44
 (17 14)  (35 238)  (35 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (40 238)  (40 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 238)  (41 238)  routing T_1_14.sp4_v_b_47 <X> T_1_14.lc_trk_g3_7
 (24 14)  (42 238)  (42 238)  routing T_1_14.sp4_v_b_47 <X> T_1_14.lc_trk_g3_7
 (25 14)  (43 238)  (43 238)  routing T_1_14.sp12_v_b_6 <X> T_1_14.lc_trk_g3_6
 (18 15)  (36 239)  (36 239)  routing T_1_14.sp4_r_v_b_45 <X> T_1_14.lc_trk_g3_5
 (22 15)  (40 239)  (40 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 239)  (42 239)  routing T_1_14.sp12_v_b_6 <X> T_1_14.lc_trk_g3_6
 (25 15)  (43 239)  (43 239)  routing T_1_14.sp12_v_b_6 <X> T_1_14.lc_trk_g3_6


LogicTile_2_14

 (8 0)  (80 224)  (80 224)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_h_r_1
 (9 0)  (81 224)  (81 224)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_h_r_1
 (16 0)  (88 224)  (88 224)  routing T_2_14.sp4_v_b_1 <X> T_2_14.lc_trk_g0_1
 (17 0)  (89 224)  (89 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (90 224)  (90 224)  routing T_2_14.sp4_v_b_1 <X> T_2_14.lc_trk_g0_1
 (21 0)  (93 224)  (93 224)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g0_3
 (22 0)  (94 224)  (94 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 224)  (95 224)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g0_3
 (26 0)  (98 224)  (98 224)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (103 224)  (103 224)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 224)  (104 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (112 224)  (112 224)  LC_0 Logic Functioning bit
 (42 0)  (114 224)  (114 224)  LC_0 Logic Functioning bit
 (21 1)  (93 225)  (93 225)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g0_3
 (22 1)  (94 225)  (94 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 225)  (95 225)  routing T_2_14.sp4_v_b_18 <X> T_2_14.lc_trk_g0_2
 (24 1)  (96 225)  (96 225)  routing T_2_14.sp4_v_b_18 <X> T_2_14.lc_trk_g0_2
 (29 1)  (101 225)  (101 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 225)  (103 225)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (41 1)  (113 225)  (113 225)  LC_0 Logic Functioning bit
 (43 1)  (115 225)  (115 225)  LC_0 Logic Functioning bit
 (51 1)  (123 225)  (123 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (124 225)  (124 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (11 2)  (83 226)  (83 226)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_39
 (13 2)  (85 226)  (85 226)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_39
 (14 2)  (86 226)  (86 226)  routing T_2_14.sp4_v_b_4 <X> T_2_14.lc_trk_g0_4
 (15 2)  (87 226)  (87 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (16 2)  (88 226)  (88 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (17 2)  (89 226)  (89 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 226)  (90 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (21 2)  (93 226)  (93 226)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g0_7
 (22 2)  (94 226)  (94 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (95 226)  (95 226)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g0_7
 (26 2)  (98 226)  (98 226)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 226)  (99 226)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 226)  (101 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 226)  (103 226)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 226)  (104 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (110 226)  (110 226)  LC_1 Logic Functioning bit
 (40 2)  (112 226)  (112 226)  LC_1 Logic Functioning bit
 (41 2)  (113 226)  (113 226)  LC_1 Logic Functioning bit
 (9 3)  (81 227)  (81 227)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_v_t_36
 (16 3)  (88 227)  (88 227)  routing T_2_14.sp4_v_b_4 <X> T_2_14.lc_trk_g0_4
 (17 3)  (89 227)  (89 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (90 227)  (90 227)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (21 3)  (93 227)  (93 227)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g0_7
 (22 3)  (94 227)  (94 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 227)  (96 227)  routing T_2_14.bot_op_6 <X> T_2_14.lc_trk_g0_6
 (26 3)  (98 227)  (98 227)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 227)  (101 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 227)  (104 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 227)  (106 227)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_1
 (35 3)  (107 227)  (107 227)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_1
 (38 3)  (110 227)  (110 227)  LC_1 Logic Functioning bit
 (41 3)  (113 227)  (113 227)  LC_1 Logic Functioning bit
 (5 4)  (77 228)  (77 228)  routing T_2_14.sp4_v_t_38 <X> T_2_14.sp4_h_r_3
 (16 4)  (88 228)  (88 228)  routing T_2_14.sp4_v_b_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (89 228)  (89 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 228)  (90 228)  routing T_2_14.sp4_v_b_1 <X> T_2_14.lc_trk_g1_1
 (22 4)  (94 228)  (94 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 228)  (96 228)  routing T_2_14.bot_op_3 <X> T_2_14.lc_trk_g1_3
 (26 4)  (98 228)  (98 228)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 228)  (99 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 228)  (102 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 228)  (103 228)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (43 4)  (115 228)  (115 228)  LC_2 Logic Functioning bit
 (50 4)  (122 228)  (122 228)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (94 229)  (94 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 229)  (95 229)  routing T_2_14.sp4_v_b_18 <X> T_2_14.lc_trk_g1_2
 (24 5)  (96 229)  (96 229)  routing T_2_14.sp4_v_b_18 <X> T_2_14.lc_trk_g1_2
 (26 5)  (98 229)  (98 229)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 229)  (108 229)  LC_2 Logic Functioning bit
 (38 5)  (110 229)  (110 229)  LC_2 Logic Functioning bit
 (41 5)  (113 229)  (113 229)  LC_2 Logic Functioning bit
 (14 6)  (86 230)  (86 230)  routing T_2_14.bnr_op_4 <X> T_2_14.lc_trk_g1_4
 (16 6)  (88 230)  (88 230)  routing T_2_14.sp4_v_b_5 <X> T_2_14.lc_trk_g1_5
 (17 6)  (89 230)  (89 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (90 230)  (90 230)  routing T_2_14.sp4_v_b_5 <X> T_2_14.lc_trk_g1_5
 (22 6)  (94 230)  (94 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 230)  (96 230)  routing T_2_14.bot_op_7 <X> T_2_14.lc_trk_g1_7
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 230)  (100 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 230)  (102 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 230)  (103 230)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 230)  (106 230)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 230)  (107 230)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.input_2_3
 (38 6)  (110 230)  (110 230)  LC_3 Logic Functioning bit
 (39 6)  (111 230)  (111 230)  LC_3 Logic Functioning bit
 (42 6)  (114 230)  (114 230)  LC_3 Logic Functioning bit
 (43 6)  (115 230)  (115 230)  LC_3 Logic Functioning bit
 (8 7)  (80 231)  (80 231)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_v_t_41
 (10 7)  (82 231)  (82 231)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_v_t_41
 (14 7)  (86 231)  (86 231)  routing T_2_14.bnr_op_4 <X> T_2_14.lc_trk_g1_4
 (17 7)  (89 231)  (89 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (98 231)  (98 231)  routing T_2_14.lc_trk_g0_3 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (105 231)  (105 231)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.input_2_3
 (34 7)  (106 231)  (106 231)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.input_2_3
 (35 7)  (107 231)  (107 231)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.input_2_3
 (36 7)  (108 231)  (108 231)  LC_3 Logic Functioning bit
 (37 7)  (109 231)  (109 231)  LC_3 Logic Functioning bit
 (40 7)  (112 231)  (112 231)  LC_3 Logic Functioning bit
 (41 7)  (113 231)  (113 231)  LC_3 Logic Functioning bit
 (51 7)  (123 231)  (123 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (89 232)  (89 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 232)  (90 232)  routing T_2_14.bnl_op_1 <X> T_2_14.lc_trk_g2_1
 (26 8)  (98 232)  (98 232)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 232)  (101 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 232)  (104 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 232)  (105 232)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 232)  (106 232)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 232)  (108 232)  LC_4 Logic Functioning bit
 (39 8)  (111 232)  (111 232)  LC_4 Logic Functioning bit
 (43 8)  (115 232)  (115 232)  LC_4 Logic Functioning bit
 (18 9)  (90 233)  (90 233)  routing T_2_14.bnl_op_1 <X> T_2_14.lc_trk_g2_1
 (26 9)  (98 233)  (98 233)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 233)  (99 233)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 233)  (101 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 233)  (104 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 233)  (107 233)  routing T_2_14.lc_trk_g0_2 <X> T_2_14.input_2_4
 (37 9)  (109 233)  (109 233)  LC_4 Logic Functioning bit
 (38 9)  (110 233)  (110 233)  LC_4 Logic Functioning bit
 (40 9)  (112 233)  (112 233)  LC_4 Logic Functioning bit
 (41 9)  (113 233)  (113 233)  LC_4 Logic Functioning bit
 (42 9)  (114 233)  (114 233)  LC_4 Logic Functioning bit
 (11 10)  (83 234)  (83 234)  routing T_2_14.sp4_h_r_2 <X> T_2_14.sp4_v_t_45
 (13 10)  (85 234)  (85 234)  routing T_2_14.sp4_h_r_2 <X> T_2_14.sp4_v_t_45
 (17 10)  (89 234)  (89 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 234)  (90 234)  routing T_2_14.bnl_op_5 <X> T_2_14.lc_trk_g2_5
 (25 10)  (97 234)  (97 234)  routing T_2_14.bnl_op_6 <X> T_2_14.lc_trk_g2_6
 (27 10)  (99 234)  (99 234)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 234)  (101 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 234)  (103 234)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 234)  (104 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (113 234)  (113 234)  LC_5 Logic Functioning bit
 (43 10)  (115 234)  (115 234)  LC_5 Logic Functioning bit
 (12 11)  (84 235)  (84 235)  routing T_2_14.sp4_h_r_2 <X> T_2_14.sp4_v_t_45
 (18 11)  (90 235)  (90 235)  routing T_2_14.bnl_op_5 <X> T_2_14.lc_trk_g2_5
 (22 11)  (94 235)  (94 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (97 235)  (97 235)  routing T_2_14.bnl_op_6 <X> T_2_14.lc_trk_g2_6
 (28 11)  (100 235)  (100 235)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 235)  (101 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 235)  (102 235)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 235)  (103 235)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 235)  (109 235)  LC_5 Logic Functioning bit
 (39 11)  (111 235)  (111 235)  LC_5 Logic Functioning bit
 (14 12)  (86 236)  (86 236)  routing T_2_14.sp4_v_b_24 <X> T_2_14.lc_trk_g3_0
 (28 12)  (100 236)  (100 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 236)  (101 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 236)  (102 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 236)  (104 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 236)  (108 236)  LC_6 Logic Functioning bit
 (37 12)  (109 236)  (109 236)  LC_6 Logic Functioning bit
 (38 12)  (110 236)  (110 236)  LC_6 Logic Functioning bit
 (39 12)  (111 236)  (111 236)  LC_6 Logic Functioning bit
 (16 13)  (88 237)  (88 237)  routing T_2_14.sp4_v_b_24 <X> T_2_14.lc_trk_g3_0
 (17 13)  (89 237)  (89 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (27 13)  (99 237)  (99 237)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 237)  (101 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 237)  (103 237)  routing T_2_14.lc_trk_g0_3 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 237)  (112 237)  LC_6 Logic Functioning bit
 (41 13)  (113 237)  (113 237)  LC_6 Logic Functioning bit
 (42 13)  (114 237)  (114 237)  LC_6 Logic Functioning bit
 (43 13)  (115 237)  (115 237)  LC_6 Logic Functioning bit
 (13 14)  (85 238)  (85 238)  routing T_2_14.sp4_v_b_11 <X> T_2_14.sp4_v_t_46
 (14 14)  (86 238)  (86 238)  routing T_2_14.bnl_op_4 <X> T_2_14.lc_trk_g3_4
 (17 14)  (89 238)  (89 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (97 238)  (97 238)  routing T_2_14.sp4_h_r_46 <X> T_2_14.lc_trk_g3_6
 (26 14)  (98 238)  (98 238)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 238)  (99 238)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 238)  (101 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 238)  (103 238)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 238)  (104 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 238)  (105 238)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 238)  (108 238)  LC_7 Logic Functioning bit
 (38 14)  (110 238)  (110 238)  LC_7 Logic Functioning bit
 (8 15)  (80 239)  (80 239)  routing T_2_14.sp4_v_b_7 <X> T_2_14.sp4_v_t_47
 (10 15)  (82 239)  (82 239)  routing T_2_14.sp4_v_b_7 <X> T_2_14.sp4_v_t_47
 (14 15)  (86 239)  (86 239)  routing T_2_14.bnl_op_4 <X> T_2_14.lc_trk_g3_4
 (17 15)  (89 239)  (89 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (94 239)  (94 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (95 239)  (95 239)  routing T_2_14.sp4_h_r_46 <X> T_2_14.lc_trk_g3_6
 (24 15)  (96 239)  (96 239)  routing T_2_14.sp4_h_r_46 <X> T_2_14.lc_trk_g3_6
 (25 15)  (97 239)  (97 239)  routing T_2_14.sp4_h_r_46 <X> T_2_14.lc_trk_g3_6
 (27 15)  (99 239)  (99 239)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 239)  (100 239)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 239)  (101 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 239)  (102 239)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 239)  (103 239)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 239)  (108 239)  LC_7 Logic Functioning bit
 (37 15)  (109 239)  (109 239)  LC_7 Logic Functioning bit
 (38 15)  (110 239)  (110 239)  LC_7 Logic Functioning bit
 (39 15)  (111 239)  (111 239)  LC_7 Logic Functioning bit
 (40 15)  (112 239)  (112 239)  LC_7 Logic Functioning bit
 (42 15)  (114 239)  (114 239)  LC_7 Logic Functioning bit


LogicTile_3_14

 (14 0)  (140 224)  (140 224)  routing T_3_14.lft_op_0 <X> T_3_14.lc_trk_g0_0
 (17 0)  (143 224)  (143 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (144 224)  (144 224)  routing T_3_14.bnr_op_1 <X> T_3_14.lc_trk_g0_1
 (26 0)  (152 224)  (152 224)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 224)  (154 224)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 224)  (155 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 224)  (156 224)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 224)  (158 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 224)  (159 224)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 224)  (160 224)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 224)  (161 224)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.input_2_0
 (36 0)  (162 224)  (162 224)  LC_0 Logic Functioning bit
 (37 0)  (163 224)  (163 224)  LC_0 Logic Functioning bit
 (38 0)  (164 224)  (164 224)  LC_0 Logic Functioning bit
 (41 0)  (167 224)  (167 224)  LC_0 Logic Functioning bit
 (43 0)  (169 224)  (169 224)  LC_0 Logic Functioning bit
 (15 1)  (141 225)  (141 225)  routing T_3_14.lft_op_0 <X> T_3_14.lc_trk_g0_0
 (17 1)  (143 225)  (143 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (144 225)  (144 225)  routing T_3_14.bnr_op_1 <X> T_3_14.lc_trk_g0_1
 (22 1)  (148 225)  (148 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 225)  (150 225)  routing T_3_14.bot_op_2 <X> T_3_14.lc_trk_g0_2
 (27 1)  (153 225)  (153 225)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 225)  (155 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 225)  (156 225)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 225)  (157 225)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 225)  (158 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (160 225)  (160 225)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.input_2_0
 (35 1)  (161 225)  (161 225)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.input_2_0
 (38 1)  (164 225)  (164 225)  LC_0 Logic Functioning bit
 (41 1)  (167 225)  (167 225)  LC_0 Logic Functioning bit
 (43 1)  (169 225)  (169 225)  LC_0 Logic Functioning bit
 (14 2)  (140 226)  (140 226)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g0_4
 (22 2)  (148 226)  (148 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (150 226)  (150 226)  routing T_3_14.bot_op_7 <X> T_3_14.lc_trk_g0_7
 (25 2)  (151 226)  (151 226)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (26 2)  (152 226)  (152 226)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 226)  (154 226)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 226)  (155 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 226)  (158 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (161 226)  (161 226)  routing T_3_14.lc_trk_g0_7 <X> T_3_14.input_2_1
 (41 2)  (167 226)  (167 226)  LC_1 Logic Functioning bit
 (15 3)  (141 227)  (141 227)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g0_4
 (16 3)  (142 227)  (142 227)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g0_4
 (17 3)  (143 227)  (143 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (148 227)  (148 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (149 227)  (149 227)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (25 3)  (151 227)  (151 227)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (27 3)  (153 227)  (153 227)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 227)  (154 227)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 227)  (155 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 227)  (156 227)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 227)  (157 227)  routing T_3_14.lc_trk_g0_2 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 227)  (158 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (161 227)  (161 227)  routing T_3_14.lc_trk_g0_7 <X> T_3_14.input_2_1
 (37 3)  (163 227)  (163 227)  LC_1 Logic Functioning bit
 (40 3)  (166 227)  (166 227)  LC_1 Logic Functioning bit
 (42 3)  (168 227)  (168 227)  LC_1 Logic Functioning bit
 (19 4)  (145 228)  (145 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (152 228)  (152 228)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 228)  (155 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 228)  (157 228)  routing T_3_14.lc_trk_g2_5 <X> T_3_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 228)  (158 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 228)  (159 228)  routing T_3_14.lc_trk_g2_5 <X> T_3_14.wire_logic_cluster/lc_2/in_3
 (53 4)  (179 228)  (179 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (152 229)  (152 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 229)  (153 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 229)  (154 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 229)  (155 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (40 5)  (166 229)  (166 229)  LC_2 Logic Functioning bit
 (42 5)  (168 229)  (168 229)  LC_2 Logic Functioning bit
 (15 6)  (141 230)  (141 230)  routing T_3_14.lft_op_5 <X> T_3_14.lc_trk_g1_5
 (17 6)  (143 230)  (143 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 230)  (144 230)  routing T_3_14.lft_op_5 <X> T_3_14.lc_trk_g1_5
 (21 6)  (147 230)  (147 230)  routing T_3_14.bnr_op_7 <X> T_3_14.lc_trk_g1_7
 (22 6)  (148 230)  (148 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (152 230)  (152 230)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 230)  (153 230)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 230)  (154 230)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 230)  (155 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 230)  (158 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (167 230)  (167 230)  LC_3 Logic Functioning bit
 (43 6)  (169 230)  (169 230)  LC_3 Logic Functioning bit
 (50 6)  (176 230)  (176 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (147 231)  (147 231)  routing T_3_14.bnr_op_7 <X> T_3_14.lc_trk_g1_7
 (27 7)  (153 231)  (153 231)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 231)  (154 231)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 231)  (155 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 231)  (156 231)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 231)  (157 231)  routing T_3_14.lc_trk_g0_2 <X> T_3_14.wire_logic_cluster/lc_3/in_3
 (39 7)  (165 231)  (165 231)  LC_3 Logic Functioning bit
 (40 7)  (166 231)  (166 231)  LC_3 Logic Functioning bit
 (14 8)  (140 232)  (140 232)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g2_0
 (22 8)  (148 232)  (148 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 232)  (149 232)  routing T_3_14.sp12_v_b_11 <X> T_3_14.lc_trk_g2_3
 (25 8)  (151 232)  (151 232)  routing T_3_14.wire_logic_cluster/lc_2/out <X> T_3_14.lc_trk_g2_2
 (26 8)  (152 232)  (152 232)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (32 8)  (158 232)  (158 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 232)  (159 232)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 232)  (162 232)  LC_4 Logic Functioning bit
 (38 8)  (164 232)  (164 232)  LC_4 Logic Functioning bit
 (40 8)  (166 232)  (166 232)  LC_4 Logic Functioning bit
 (42 8)  (168 232)  (168 232)  LC_4 Logic Functioning bit
 (14 9)  (140 233)  (140 233)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g2_0
 (16 9)  (142 233)  (142 233)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g2_0
 (17 9)  (143 233)  (143 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (148 233)  (148 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (153 233)  (153 233)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 233)  (154 233)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 233)  (155 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 233)  (157 233)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (163 233)  (163 233)  LC_4 Logic Functioning bit
 (39 9)  (165 233)  (165 233)  LC_4 Logic Functioning bit
 (41 9)  (167 233)  (167 233)  LC_4 Logic Functioning bit
 (43 9)  (169 233)  (169 233)  LC_4 Logic Functioning bit
 (16 10)  (142 234)  (142 234)  routing T_3_14.sp4_v_b_37 <X> T_3_14.lc_trk_g2_5
 (17 10)  (143 234)  (143 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 234)  (144 234)  routing T_3_14.sp4_v_b_37 <X> T_3_14.lc_trk_g2_5
 (21 10)  (147 234)  (147 234)  routing T_3_14.wire_logic_cluster/lc_7/out <X> T_3_14.lc_trk_g2_7
 (22 10)  (148 234)  (148 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (153 234)  (153 234)  routing T_3_14.lc_trk_g3_1 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 234)  (154 234)  routing T_3_14.lc_trk_g3_1 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 234)  (155 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 234)  (157 234)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 234)  (158 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 234)  (162 234)  LC_5 Logic Functioning bit
 (38 10)  (164 234)  (164 234)  LC_5 Logic Functioning bit
 (51 10)  (177 234)  (177 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (135 235)  (135 235)  routing T_3_14.sp4_v_b_7 <X> T_3_14.sp4_v_t_42
 (18 11)  (144 235)  (144 235)  routing T_3_14.sp4_v_b_37 <X> T_3_14.lc_trk_g2_5
 (31 11)  (157 235)  (157 235)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 235)  (162 235)  LC_5 Logic Functioning bit
 (38 11)  (164 235)  (164 235)  LC_5 Logic Functioning bit
 (15 12)  (141 236)  (141 236)  routing T_3_14.sp4_h_r_33 <X> T_3_14.lc_trk_g3_1
 (16 12)  (142 236)  (142 236)  routing T_3_14.sp4_h_r_33 <X> T_3_14.lc_trk_g3_1
 (17 12)  (143 236)  (143 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 236)  (144 236)  routing T_3_14.sp4_h_r_33 <X> T_3_14.lc_trk_g3_1
 (22 12)  (148 236)  (148 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (151 236)  (151 236)  routing T_3_14.bnl_op_2 <X> T_3_14.lc_trk_g3_2
 (29 12)  (155 236)  (155 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 236)  (158 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 236)  (159 236)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (167 236)  (167 236)  LC_6 Logic Functioning bit
 (43 12)  (169 236)  (169 236)  LC_6 Logic Functioning bit
 (22 13)  (148 237)  (148 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (151 237)  (151 237)  routing T_3_14.bnl_op_2 <X> T_3_14.lc_trk_g3_2
 (28 13)  (154 237)  (154 237)  routing T_3_14.lc_trk_g2_0 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 237)  (155 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 237)  (157 237)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (51 13)  (177 237)  (177 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (138 238)  (138 238)  routing T_3_14.sp4_h_r_8 <X> T_3_14.sp4_h_l_46
 (16 14)  (142 238)  (142 238)  routing T_3_14.sp12_v_t_10 <X> T_3_14.lc_trk_g3_5
 (17 14)  (143 238)  (143 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (148 238)  (148 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 238)  (149 238)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (24 14)  (150 238)  (150 238)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (29 14)  (155 238)  (155 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 238)  (157 238)  routing T_3_14.lc_trk_g0_4 <X> T_3_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 238)  (158 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (163 238)  (163 238)  LC_7 Logic Functioning bit
 (39 14)  (165 238)  (165 238)  LC_7 Logic Functioning bit
 (41 14)  (167 238)  (167 238)  LC_7 Logic Functioning bit
 (43 14)  (169 238)  (169 238)  LC_7 Logic Functioning bit
 (13 15)  (139 239)  (139 239)  routing T_3_14.sp4_h_r_8 <X> T_3_14.sp4_h_l_46
 (14 15)  (140 239)  (140 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (15 15)  (141 239)  (141 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (16 15)  (142 239)  (142 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (17 15)  (143 239)  (143 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (147 239)  (147 239)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (37 15)  (163 239)  (163 239)  LC_7 Logic Functioning bit
 (39 15)  (165 239)  (165 239)  LC_7 Logic Functioning bit
 (41 15)  (167 239)  (167 239)  LC_7 Logic Functioning bit
 (43 15)  (169 239)  (169 239)  LC_7 Logic Functioning bit


LogicTile_4_14

 (28 0)  (208 224)  (208 224)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 224)  (209 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 224)  (210 224)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 224)  (212 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 224)  (214 224)  routing T_4_14.lc_trk_g1_0 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 224)  (215 224)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (36 0)  (216 224)  (216 224)  LC_0 Logic Functioning bit
 (43 0)  (223 224)  (223 224)  LC_0 Logic Functioning bit
 (26 1)  (206 225)  (206 225)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 225)  (207 225)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 225)  (209 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 225)  (212 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (213 225)  (213 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (34 1)  (214 225)  (214 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (35 1)  (215 225)  (215 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (36 1)  (216 225)  (216 225)  LC_0 Logic Functioning bit
 (22 4)  (202 228)  (202 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (207 228)  (207 228)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 228)  (208 228)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 228)  (209 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 228)  (211 228)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 228)  (212 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 228)  (214 228)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 228)  (216 228)  LC_2 Logic Functioning bit
 (38 4)  (218 228)  (218 228)  LC_2 Logic Functioning bit
 (48 4)  (228 228)  (228 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (233 228)  (233 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (194 229)  (194 229)  routing T_4_14.sp4_r_v_b_24 <X> T_4_14.lc_trk_g1_0
 (17 5)  (197 229)  (197 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (30 5)  (210 229)  (210 229)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 229)  (216 229)  LC_2 Logic Functioning bit
 (38 5)  (218 229)  (218 229)  LC_2 Logic Functioning bit
 (17 7)  (197 231)  (197 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (12 8)  (192 232)  (192 232)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8
 (11 9)  (191 233)  (191 233)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8
 (13 9)  (193 233)  (193 233)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8
 (17 10)  (197 234)  (197 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 234)  (198 234)  routing T_4_14.bnl_op_5 <X> T_4_14.lc_trk_g2_5
 (9 11)  (189 235)  (189 235)  routing T_4_14.sp4_v_b_11 <X> T_4_14.sp4_v_t_42
 (10 11)  (190 235)  (190 235)  routing T_4_14.sp4_v_b_11 <X> T_4_14.sp4_v_t_42
 (18 11)  (198 235)  (198 235)  routing T_4_14.bnl_op_5 <X> T_4_14.lc_trk_g2_5
 (22 13)  (202 237)  (202 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 237)  (203 237)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g3_2
 (24 13)  (204 237)  (204 237)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g3_2
 (25 13)  (205 237)  (205 237)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g3_2
 (21 14)  (201 238)  (201 238)  routing T_4_14.rgt_op_7 <X> T_4_14.lc_trk_g3_7
 (22 14)  (202 238)  (202 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 238)  (204 238)  routing T_4_14.rgt_op_7 <X> T_4_14.lc_trk_g3_7


LogicTile_5_14

 (25 0)  (259 224)  (259 224)  routing T_5_14.lft_op_2 <X> T_5_14.lc_trk_g0_2
 (26 0)  (260 224)  (260 224)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 224)  (262 224)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 224)  (263 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 224)  (266 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 224)  (268 224)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 224)  (270 224)  LC_0 Logic Functioning bit
 (38 0)  (272 224)  (272 224)  LC_0 Logic Functioning bit
 (40 0)  (274 224)  (274 224)  LC_0 Logic Functioning bit
 (41 0)  (275 224)  (275 224)  LC_0 Logic Functioning bit
 (42 0)  (276 224)  (276 224)  LC_0 Logic Functioning bit
 (43 0)  (277 224)  (277 224)  LC_0 Logic Functioning bit
 (22 1)  (256 225)  (256 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 225)  (258 225)  routing T_5_14.lft_op_2 <X> T_5_14.lc_trk_g0_2
 (26 1)  (260 225)  (260 225)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 225)  (261 225)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 225)  (263 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 225)  (265 225)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (271 225)  (271 225)  LC_0 Logic Functioning bit
 (39 1)  (273 225)  (273 225)  LC_0 Logic Functioning bit
 (47 1)  (281 225)  (281 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (234 226)  (234 226)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 2)  (235 226)  (235 226)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (236 226)  (236 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (245 226)  (245 226)  routing T_5_14.sp4_v_b_11 <X> T_5_14.sp4_v_t_39
 (12 3)  (246 227)  (246 227)  routing T_5_14.sp4_v_b_11 <X> T_5_14.sp4_v_t_39
 (22 4)  (256 228)  (256 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (257 228)  (257 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (24 4)  (258 228)  (258 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (25 4)  (259 228)  (259 228)  routing T_5_14.sp4_v_b_2 <X> T_5_14.lc_trk_g1_2
 (31 4)  (265 228)  (265 228)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 228)  (266 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 228)  (267 228)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 228)  (270 228)  LC_2 Logic Functioning bit
 (37 4)  (271 228)  (271 228)  LC_2 Logic Functioning bit
 (38 4)  (272 228)  (272 228)  LC_2 Logic Functioning bit
 (39 4)  (273 228)  (273 228)  LC_2 Logic Functioning bit
 (41 4)  (275 228)  (275 228)  LC_2 Logic Functioning bit
 (43 4)  (277 228)  (277 228)  LC_2 Logic Functioning bit
 (22 5)  (256 229)  (256 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (257 229)  (257 229)  routing T_5_14.sp4_v_b_2 <X> T_5_14.lc_trk_g1_2
 (26 5)  (260 229)  (260 229)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 229)  (263 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 229)  (265 229)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 229)  (270 229)  LC_2 Logic Functioning bit
 (37 5)  (271 229)  (271 229)  LC_2 Logic Functioning bit
 (38 5)  (272 229)  (272 229)  LC_2 Logic Functioning bit
 (39 5)  (273 229)  (273 229)  LC_2 Logic Functioning bit
 (40 5)  (274 229)  (274 229)  LC_2 Logic Functioning bit
 (42 5)  (276 229)  (276 229)  LC_2 Logic Functioning bit
 (52 5)  (286 229)  (286 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (256 230)  (256 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 230)  (258 230)  routing T_5_14.bot_op_7 <X> T_5_14.lc_trk_g1_7
 (31 6)  (265 230)  (265 230)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 230)  (266 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 230)  (267 230)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 230)  (270 230)  LC_3 Logic Functioning bit
 (37 6)  (271 230)  (271 230)  LC_3 Logic Functioning bit
 (38 6)  (272 230)  (272 230)  LC_3 Logic Functioning bit
 (39 6)  (273 230)  (273 230)  LC_3 Logic Functioning bit
 (45 6)  (279 230)  (279 230)  LC_3 Logic Functioning bit
 (47 6)  (281 230)  (281 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (265 231)  (265 231)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 231)  (270 231)  LC_3 Logic Functioning bit
 (37 7)  (271 231)  (271 231)  LC_3 Logic Functioning bit
 (38 7)  (272 231)  (272 231)  LC_3 Logic Functioning bit
 (39 7)  (273 231)  (273 231)  LC_3 Logic Functioning bit
 (17 8)  (251 232)  (251 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (252 232)  (252 232)  routing T_5_14.bnl_op_1 <X> T_5_14.lc_trk_g2_1
 (16 9)  (250 233)  (250 233)  routing T_5_14.sp12_v_b_8 <X> T_5_14.lc_trk_g2_0
 (17 9)  (251 233)  (251 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (252 233)  (252 233)  routing T_5_14.bnl_op_1 <X> T_5_14.lc_trk_g2_1
 (21 10)  (255 234)  (255 234)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g2_7
 (22 10)  (256 234)  (256 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 234)  (257 234)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g2_7
 (24 10)  (258 234)  (258 234)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g2_7
 (25 10)  (259 234)  (259 234)  routing T_5_14.sp4_h_r_38 <X> T_5_14.lc_trk_g2_6
 (22 11)  (256 235)  (256 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (257 235)  (257 235)  routing T_5_14.sp4_h_r_38 <X> T_5_14.lc_trk_g2_6
 (24 11)  (258 235)  (258 235)  routing T_5_14.sp4_h_r_38 <X> T_5_14.lc_trk_g2_6
 (8 13)  (242 237)  (242 237)  routing T_5_14.sp4_h_l_41 <X> T_5_14.sp4_v_b_10
 (9 13)  (243 237)  (243 237)  routing T_5_14.sp4_h_l_41 <X> T_5_14.sp4_v_b_10
 (10 13)  (244 237)  (244 237)  routing T_5_14.sp4_h_l_41 <X> T_5_14.sp4_v_b_10
 (5 14)  (239 238)  (239 238)  routing T_5_14.sp4_v_b_9 <X> T_5_14.sp4_h_l_44
 (28 14)  (262 238)  (262 238)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 238)  (263 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 238)  (266 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 238)  (268 238)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 238)  (274 238)  LC_7 Logic Functioning bit
 (42 14)  (276 238)  (276 238)  LC_7 Logic Functioning bit
 (31 15)  (265 239)  (265 239)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 239)  (274 239)  LC_7 Logic Functioning bit
 (42 15)  (276 239)  (276 239)  LC_7 Logic Functioning bit


LogicTile_6_14

 (11 3)  (299 227)  (299 227)  routing T_6_14.sp4_h_r_6 <X> T_6_14.sp4_h_l_39
 (13 3)  (301 227)  (301 227)  routing T_6_14.sp4_h_r_6 <X> T_6_14.sp4_h_l_39


LogicTile_7_14

 (2 0)  (344 224)  (344 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 224)  (417 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (22 0)  (418 224)  (418 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 224)  (419 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (24 0)  (420 224)  (420 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (25 0)  (421 224)  (421 224)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g0_2
 (26 0)  (422 224)  (422 224)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_0
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 225)  (417 225)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (22 1)  (418 225)  (418 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 225)  (419 225)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g0_2
 (24 1)  (420 225)  (420 225)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g0_2
 (26 1)  (422 225)  (422 225)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_0
 (28 1)  (424 225)  (424 225)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 226)  (400 226)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_v_t_37
 (6 2)  (402 226)  (402 226)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_v_t_37
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 226)  (417 226)  routing T_8_14.sp12_h_l_4 <X> T_8_14.lc_trk_g0_7
 (22 2)  (418 226)  (418 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 226)  (420 226)  routing T_8_14.sp12_h_l_4 <X> T_8_14.lc_trk_g0_7
 (26 2)  (422 226)  (422 226)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input0_1
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 227)  (404 227)  routing T_8_14.sp4_h_r_7 <X> T_8_14.sp4_v_t_36
 (9 3)  (405 227)  (405 227)  routing T_8_14.sp4_h_r_7 <X> T_8_14.sp4_v_t_36
 (10 3)  (406 227)  (406 227)  routing T_8_14.sp4_h_r_7 <X> T_8_14.sp4_v_t_36
 (21 3)  (417 227)  (417 227)  routing T_8_14.sp12_h_l_4 <X> T_8_14.lc_trk_g0_7
 (22 3)  (418 227)  (418 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 227)  (419 227)  routing T_8_14.sp4_h_r_6 <X> T_8_14.lc_trk_g0_6
 (24 3)  (420 227)  (420 227)  routing T_8_14.sp4_h_r_6 <X> T_8_14.lc_trk_g0_6
 (25 3)  (421 227)  (421 227)  routing T_8_14.sp4_h_r_6 <X> T_8_14.lc_trk_g0_6
 (27 3)  (423 227)  (423 227)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (3 4)  (399 228)  (399 228)  routing T_8_14.sp12_v_t_23 <X> T_8_14.sp12_h_r_0
 (8 4)  (404 228)  (404 228)  routing T_8_14.sp4_h_l_45 <X> T_8_14.sp4_h_r_4
 (10 4)  (406 228)  (406 228)  routing T_8_14.sp4_h_l_45 <X> T_8_14.sp4_h_r_4
 (15 4)  (411 228)  (411 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (16 4)  (412 228)  (412 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (17 4)  (413 228)  (413 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 228)  (414 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_bram/ram/WCLKE
 (14 5)  (410 229)  (410 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (15 5)  (411 229)  (411 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (16 5)  (412 229)  (412 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (413 229)  (413 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (414 229)  (414 229)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (26 5)  (422 229)  (422 229)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_2
 (28 5)  (424 229)  (424 229)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (14 6)  (410 230)  (410 230)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (16 6)  (412 230)  (412 230)  routing T_8_14.sp4_v_b_5 <X> T_8_14.lc_trk_g1_5
 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 230)  (414 230)  routing T_8_14.sp4_v_b_5 <X> T_8_14.lc_trk_g1_5
 (25 6)  (421 230)  (421 230)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (26 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (9 7)  (405 231)  (405 231)  routing T_8_14.sp4_v_b_8 <X> T_8_14.sp4_v_t_41
 (10 7)  (406 231)  (406 231)  routing T_8_14.sp4_v_b_8 <X> T_8_14.sp4_v_t_41
 (15 7)  (411 231)  (411 231)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (16 7)  (412 231)  (412 231)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (17 7)  (413 231)  (413 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (22 7)  (418 231)  (418 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 231)  (419 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (24 7)  (420 231)  (420 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (25 7)  (421 231)  (421 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (26 7)  (422 231)  (422 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (28 7)  (424 231)  (424 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 232)  (426 232)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_bram/ram/WDATA_3
 (39 8)  (435 232)  (435 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 9)  (401 233)  (401 233)  routing T_8_14.sp4_h_r_6 <X> T_8_14.sp4_v_b_6
 (8 9)  (404 233)  (404 233)  routing T_8_14.sp4_h_r_7 <X> T_8_14.sp4_v_b_7
 (17 9)  (413 233)  (413 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (423 233)  (423 233)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_bram/ram/WDATA_3
 (4 10)  (400 234)  (400 234)  routing T_8_14.sp4_h_r_6 <X> T_8_14.sp4_v_t_43
 (13 10)  (409 234)  (409 234)  routing T_8_14.sp4_v_b_8 <X> T_8_14.sp4_v_t_45
 (15 10)  (411 234)  (411 234)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g2_5
 (16 10)  (412 234)  (412 234)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g2_5
 (17 10)  (413 234)  (413 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (5 11)  (401 235)  (401 235)  routing T_8_14.sp4_h_r_6 <X> T_8_14.sp4_v_t_43
 (18 11)  (414 235)  (414 235)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g2_5
 (22 11)  (418 235)  (418 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (419 235)  (419 235)  routing T_8_14.sp12_v_t_21 <X> T_8_14.lc_trk_g2_6
 (25 11)  (421 235)  (421 235)  routing T_8_14.sp12_v_t_21 <X> T_8_14.lc_trk_g2_6
 (26 11)  (422 235)  (422 235)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 235)  (428 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 235)  (430 235)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.input2_5
 (35 12)  (431 236)  (431 236)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input2_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (428 237)  (428 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 237)  (431 237)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input2_6
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (26 14)  (422 238)  (422 238)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_7
 (35 14)  (431 238)  (431 238)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.input2_7
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (8 15)  (404 239)  (404 239)  routing T_8_14.sp4_h_r_10 <X> T_8_14.sp4_v_t_47
 (9 15)  (405 239)  (405 239)  routing T_8_14.sp4_h_r_10 <X> T_8_14.sp4_v_t_47
 (22 15)  (418 239)  (418 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 239)  (421 239)  routing T_8_14.sp4_r_v_b_46 <X> T_8_14.lc_trk_g3_6
 (26 15)  (422 239)  (422 239)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_7
 (27 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 239)  (429 239)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.input2_7


LogicTile_9_14

 (3 0)  (441 224)  (441 224)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_b_0
 (3 1)  (441 225)  (441 225)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_b_0
 (8 3)  (446 227)  (446 227)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_36
 (10 3)  (448 227)  (448 227)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_36
 (2 4)  (440 228)  (440 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 6)  (440 230)  (440 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 8)  (442 232)  (442 232)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_v_b_6
 (13 10)  (451 234)  (451 234)  routing T_9_14.sp4_v_b_8 <X> T_9_14.sp4_v_t_45


LogicTile_10_14

 (11 0)  (503 224)  (503 224)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_v_b_2
 (13 0)  (505 224)  (505 224)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_v_b_2
 (21 0)  (513 224)  (513 224)  routing T_10_14.sp4_v_b_11 <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (515 224)  (515 224)  routing T_10_14.sp4_v_b_11 <X> T_10_14.lc_trk_g0_3
 (21 1)  (513 225)  (513 225)  routing T_10_14.sp4_v_b_11 <X> T_10_14.lc_trk_g0_3
 (25 2)  (517 226)  (517 226)  routing T_10_14.sp4_v_b_6 <X> T_10_14.lc_trk_g0_6
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (515 227)  (515 227)  routing T_10_14.sp4_v_b_6 <X> T_10_14.lc_trk_g0_6
 (12 4)  (504 228)  (504 228)  routing T_10_14.sp4_v_b_11 <X> T_10_14.sp4_h_r_5
 (11 5)  (503 229)  (503 229)  routing T_10_14.sp4_v_b_11 <X> T_10_14.sp4_h_r_5
 (13 5)  (505 229)  (505 229)  routing T_10_14.sp4_v_b_11 <X> T_10_14.sp4_h_r_5
 (5 8)  (497 232)  (497 232)  routing T_10_14.sp4_v_b_6 <X> T_10_14.sp4_h_r_6
 (6 9)  (498 233)  (498 233)  routing T_10_14.sp4_v_b_6 <X> T_10_14.sp4_h_r_6
 (5 10)  (497 234)  (497 234)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_l_43
 (6 11)  (498 235)  (498 235)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_l_43
 (14 11)  (506 235)  (506 235)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g2_4
 (15 11)  (507 235)  (507 235)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g2_4
 (16 11)  (508 235)  (508 235)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (3 13)  (495 237)  (495 237)  routing T_10_14.sp12_h_l_22 <X> T_10_14.sp12_h_r_1
 (25 14)  (517 238)  (517 238)  routing T_10_14.rgt_op_6 <X> T_10_14.lc_trk_g3_6
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 238)  (523 238)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 238)  (525 238)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 238)  (527 238)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.input_2_7
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 239)  (516 239)  routing T_10_14.rgt_op_6 <X> T_10_14.lc_trk_g3_6
 (26 15)  (518 239)  (518 239)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 239)  (524 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 239)  (525 239)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.input_2_7
 (34 15)  (526 239)  (526 239)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.input_2_7
 (35 15)  (527 239)  (527 239)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.input_2_7
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g0_3
 (21 1)  (567 225)  (567 225)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g0_3
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 226)  (555 226)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_h_l_36
 (10 2)  (556 226)  (556 226)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_h_l_36
 (6 4)  (552 228)  (552 228)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_v_b_3
 (14 4)  (560 228)  (560 228)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (21 4)  (567 228)  (567 228)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g1_3
 (8 5)  (554 229)  (554 229)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_4
 (14 5)  (560 229)  (560 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (16 5)  (562 229)  (562 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (567 229)  (567 229)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g1_3
 (8 6)  (554 230)  (554 230)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_h_l_41
 (25 6)  (571 230)  (571 230)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g1_6
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (21 10)  (567 234)  (567 234)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 234)  (569 234)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g2_7
 (27 10)  (573 234)  (573 234)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (6 11)  (552 235)  (552 235)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_h_l_43
 (21 11)  (567 235)  (567 235)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g2_7
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 235)  (581 235)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.input_2_5
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (15 12)  (561 236)  (561 236)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g3_1
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g3_1
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (41 12)  (587 236)  (587 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g3_1
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (41 13)  (587 237)  (587 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (11 15)  (557 239)  (557 239)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_h_l_46
 (13 15)  (559 239)  (559 239)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_h_l_46


LogicTile_12_14

 (11 0)  (611 224)  (611 224)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_b_2
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 226)  (605 226)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_37
 (4 3)  (604 227)  (604 227)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_37
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (15 3)  (615 227)  (615 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (608 228)  (608 228)  routing T_12_14.sp4_h_l_41 <X> T_12_14.sp4_h_r_4
 (25 6)  (625 230)  (625 230)  routing T_12_14.lft_op_6 <X> T_12_14.lc_trk_g1_6
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 230)  (640 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (46 6)  (646 230)  (646 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 230)  (647 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.lft_op_6 <X> T_12_14.lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_3
 (48 7)  (648 231)  (648 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (613 232)  (613 232)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_v_b_8
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (21 9)  (621 233)  (621 233)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (9 14)  (609 238)  (609 238)  routing T_12_14.sp4_h_r_7 <X> T_12_14.sp4_h_l_47
 (10 14)  (610 238)  (610 238)  routing T_12_14.sp4_h_r_7 <X> T_12_14.sp4_h_l_47
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_13_14

 (3 0)  (657 224)  (657 224)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_v_b_0


LogicTile_14_14

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (710 228)  (710 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 4)  (724 228)  (724 228)  routing T_14_14.sp12_h_r_9 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (3 8)  (711 232)  (711 232)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_b_1
 (3 9)  (711 233)  (711 233)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_b_1
 (3 10)  (711 234)  (711 234)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_h_l_22
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (3 11)  (711 235)  (711 235)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_h_l_22
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (46 11)  (754 235)  (754 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_15_14

 (3 2)  (765 226)  (765 226)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_h_l_23
 (3 3)  (765 227)  (765 227)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_h_l_23
 (9 6)  (771 230)  (771 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (10 6)  (772 230)  (772 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (4 7)  (766 231)  (766 231)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_h_l_38
 (6 7)  (768 231)  (768 231)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_h_l_38
 (6 11)  (768 235)  (768 235)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_h_l_43
 (5 12)  (767 236)  (767 236)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_h_r_9
 (6 13)  (768 237)  (768 237)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_h_r_9
 (8 14)  (770 238)  (770 238)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_h_l_47
 (12 15)  (774 239)  (774 239)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_v_t_46


LogicTile_16_14

 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (820 228)  (820 228)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_v_b_3
 (5 4)  (821 228)  (821 228)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_h_r_3
 (12 4)  (828 228)  (828 228)  routing T_16_14.sp4_v_b_5 <X> T_16_14.sp4_h_r_5
 (4 5)  (820 229)  (820 229)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_h_r_3
 (6 5)  (822 229)  (822 229)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_h_r_3
 (11 5)  (827 229)  (827 229)  routing T_16_14.sp4_v_b_5 <X> T_16_14.sp4_h_r_5
 (8 10)  (824 234)  (824 234)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_h_l_42
 (10 10)  (826 234)  (826 234)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_h_l_42
 (25 12)  (841 236)  (841 236)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g3_2
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 237)  (839 237)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g3_2
 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_h_l_44


LogicTile_17_14

 (3 0)  (877 224)  (877 224)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_v_b_0
 (14 0)  (888 224)  (888 224)  routing T_17_14.lft_op_0 <X> T_17_14.lc_trk_g0_0
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (3 1)  (877 225)  (877 225)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_v_b_0
 (5 1)  (879 225)  (879 225)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_v_b_0
 (12 1)  (886 225)  (886 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_v_b_2
 (15 1)  (889 225)  (889 225)  routing T_17_14.lft_op_0 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (892 225)  (892 225)  routing T_17_14.sp4_r_v_b_34 <X> T_17_14.lc_trk_g0_1
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp12_h_r_10 <X> T_17_14.lc_trk_g0_2
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 226)  (877 226)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_h_l_23
 (6 2)  (880 226)  (880 226)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_t_37
 (14 2)  (888 226)  (888 226)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g0_4
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (3 3)  (877 227)  (877 227)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_h_l_23
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g0_4
 (16 3)  (890 227)  (890 227)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (51 3)  (925 227)  (925 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 5)  (888 229)  (888 229)  routing T_17_14.sp4_h_r_0 <X> T_17_14.lc_trk_g1_0
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_h_r_0 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_h_r_0 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g1_2
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (46 6)  (920 230)  (920 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 231)  (908 231)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.input_2_3
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.input_2_4
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (47 8)  (921 232)  (921 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 232)  (922 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (926 232)  (926 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (10 9)  (884 233)  (884 233)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_v_b_7
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (52 9)  (926 233)  (926 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (889 234)  (889 234)  routing T_17_14.rgt_op_5 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.rgt_op_5 <X> T_17_14.lc_trk_g2_5
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.tnr_op_7 <X> T_17_14.lc_trk_g3_7
 (3 15)  (877 239)  (877 239)  routing T_17_14.sp12_h_l_22 <X> T_17_14.sp12_v_t_22


LogicTile_18_14

 (4 1)  (932 225)  (932 225)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_r_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (25 4)  (953 228)  (953 228)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (0 6)  (928 230)  (928 230)  routing T_18_14.glb_netwk_2 <X> T_18_14.glb2local_0
 (1 6)  (929 230)  (929 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (943 230)  (943 230)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (946 231)  (946 231)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (4 8)  (932 232)  (932 232)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_v_b_6
 (6 8)  (934 232)  (934 232)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_v_b_6
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (47 10)  (975 234)  (975 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (979 234)  (979 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (46 11)  (974 235)  (974 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (979 235)  (979 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (47 12)  (975 236)  (975 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (979 236)  (979 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (981 236)  (981 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (11 14)  (939 238)  (939 238)  routing T_18_14.sp4_v_b_3 <X> T_18_14.sp4_v_t_46
 (13 14)  (941 238)  (941 238)  routing T_18_14.sp4_v_b_3 <X> T_18_14.sp4_v_t_46


LogicTile_19_14

 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (44 0)  (1026 224)  (1026 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (47 0)  (1029 224)  (1029 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1033 224)  (1033 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1034 224)  (1034 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (49 1)  (1031 225)  (1031 225)  Carry_In_Mux bit 

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 226)  (990 226)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_36
 (10 2)  (992 226)  (992 226)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_36
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g0_6
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (44 2)  (1026 226)  (1026 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (47 2)  (1029 226)  (1029 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 227)  (1006 227)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g0_6
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 227)  (1009 227)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (5 4)  (987 228)  (987 228)  routing T_19_14.sp4_v_b_9 <X> T_19_14.sp4_h_r_3
 (12 4)  (994 228)  (994 228)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.wire_logic_cluster/lc_3/out <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.wire_logic_cluster/lc_2/out <X> T_19_14.lc_trk_g1_2
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (44 4)  (1026 228)  (1026 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (47 4)  (1029 228)  (1029 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1033 228)  (1033 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (1034 228)  (1034 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (986 229)  (986 229)  routing T_19_14.sp4_v_b_9 <X> T_19_14.sp4_h_r_3
 (6 5)  (988 229)  (988 229)  routing T_19_14.sp4_v_b_9 <X> T_19_14.sp4_h_r_3
 (11 5)  (993 229)  (993 229)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (13 5)  (995 229)  (995 229)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (1023 229)  (1023 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (46 5)  (1028 229)  (1028 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (1029 229)  (1029 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (1007 230)  (1007 230)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g1_6
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 230)  (1019 230)  LC_3 Logic Functioning bit
 (39 6)  (1021 230)  (1021 230)  LC_3 Logic Functioning bit
 (44 6)  (1026 230)  (1026 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (47 6)  (1029 230)  (1029 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g1_6
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (1023 231)  (1023 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (51 7)  (1033 231)  (1033 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1035 231)  (1035 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (990 232)  (990 232)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_h_r_7
 (9 8)  (991 232)  (991 232)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_h_r_7
 (10 8)  (992 232)  (992 232)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_h_r_7
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 232)  (1019 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (44 8)  (1026 232)  (1026 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (46 8)  (1028 232)  (1028 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (46 9)  (1028 233)  (1028 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (987 234)  (987 234)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_43
 (8 10)  (990 234)  (990 234)  routing T_19_14.sp4_h_r_11 <X> T_19_14.sp4_h_l_42
 (10 10)  (992 234)  (992 234)  routing T_19_14.sp4_h_r_11 <X> T_19_14.sp4_h_l_42
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 234)  (1000 234)  routing T_19_14.wire_logic_cluster/lc_5/out <X> T_19_14.lc_trk_g2_5
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (46 10)  (1028 234)  (1028 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (986 235)  (986 235)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_43
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 235)  (1012 235)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 235)  (1022 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (46 11)  (1028 235)  (1028 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (987 236)  (987 236)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_r_9
 (12 12)  (994 236)  (994 236)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (14 12)  (996 236)  (996 236)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g3_0
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1
 (4 13)  (986 237)  (986 237)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_r_9
 (6 13)  (988 237)  (988 237)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_r_9
 (11 13)  (993 237)  (993 237)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (13 13)  (995 237)  (995 237)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (991 238)  (991 238)  routing T_19_14.sp4_h_r_7 <X> T_19_14.sp4_h_l_47
 (10 14)  (992 238)  (992 238)  routing T_19_14.sp4_h_r_7 <X> T_19_14.sp4_h_l_47
 (14 14)  (996 238)  (996 238)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g3_4
 (5 15)  (987 239)  (987 239)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_t_44
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_20_14

 (14 1)  (1050 225)  (1050 225)  routing T_20_14.top_op_0 <X> T_20_14.lc_trk_g0_0
 (15 1)  (1051 225)  (1051 225)  routing T_20_14.top_op_0 <X> T_20_14.lc_trk_g0_0
 (17 1)  (1053 225)  (1053 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.top_op_2 <X> T_20_14.lc_trk_g0_2
 (25 1)  (1061 225)  (1061 225)  routing T_20_14.top_op_2 <X> T_20_14.lc_trk_g0_2
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.wire_logic_cluster/lc_7/out <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 230)  (1070 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 230)  (1071 230)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_3
 (40 6)  (1076 230)  (1076 230)  LC_3 Logic Functioning bit
 (5 7)  (1041 231)  (1041 231)  routing T_20_14.sp4_h_l_38 <X> T_20_14.sp4_v_t_38
 (12 7)  (1048 231)  (1048 231)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_v_t_40
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 231)  (1067 231)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 231)  (1068 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1069 231)  (1069 231)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_3
 (35 7)  (1071 231)  (1071 231)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_3
 (25 8)  (1061 232)  (1061 232)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (1078 232)  (1078 232)  LC_4 Logic Functioning bit
 (50 8)  (1086 232)  (1086 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (43 9)  (1079 233)  (1079 233)  LC_4 Logic Functioning bit
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g2_5
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 234)  (1060 234)  routing T_20_14.tnr_op_7 <X> T_20_14.lc_trk_g2_7
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 234)  (1070 234)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 234)  (1071 234)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.input_2_5
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 235)  (1061 235)  routing T_20_14.sp4_r_v_b_38 <X> T_20_14.lc_trk_g2_6
 (26 11)  (1062 235)  (1062 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 235)  (1063 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 235)  (1068 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 235)  (1069 235)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.input_2_5
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (15 12)  (1051 236)  (1051 236)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g3_1
 (16 12)  (1052 236)  (1052 236)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 236)  (1054 236)  routing T_20_14.sp4_h_r_33 <X> T_20_14.lc_trk_g3_1
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (41 12)  (1077 236)  (1077 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g3_0
 (15 13)  (1051 237)  (1051 237)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g3_0
 (16 13)  (1052 237)  (1052 237)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 237)  (1064 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 237)  (1067 237)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (40 13)  (1076 237)  (1076 237)  LC_6 Logic Functioning bit
 (42 13)  (1078 237)  (1078 237)  LC_6 Logic Functioning bit
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1062 238)  (1062 238)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 238)  (1063 238)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 238)  (1067 238)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 238)  (1071 238)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (39 14)  (1075 238)  (1075 238)  LC_7 Logic Functioning bit
 (40 14)  (1076 238)  (1076 238)  LC_7 Logic Functioning bit
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_r_v_b_47 <X> T_20_14.lc_trk_g3_7
 (28 15)  (1064 239)  (1064 239)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 239)  (1068 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 239)  (1069 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (35 15)  (1071 239)  (1071 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (39 15)  (1075 239)  (1075 239)  LC_7 Logic Functioning bit


LogicTile_21_14

 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 224)  (1113 224)  routing T_21_14.sp12_h_r_11 <X> T_21_14.lc_trk_g0_3
 (27 0)  (1117 224)  (1117 224)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 224)  (1118 224)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 224)  (1130 224)  LC_0 Logic Functioning bit
 (42 0)  (1132 224)  (1132 224)  LC_0 Logic Functioning bit
 (6 1)  (1096 225)  (1096 225)  routing T_21_14.sp4_h_l_37 <X> T_21_14.sp4_h_r_0
 (27 1)  (1117 225)  (1117 225)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 225)  (1118 225)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1123 225)  (1123 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.input_2_0
 (35 1)  (1125 225)  (1125 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.input_2_0
 (40 1)  (1130 225)  (1130 225)  LC_0 Logic Functioning bit
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1107 226)  (1107 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (1117 226)  (1117 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 226)  (1120 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 226)  (1123 226)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (50 2)  (1140 226)  (1140 226)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (1143 226)  (1143 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (1116 227)  (1116 227)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 227)  (1120 227)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (53 3)  (1143 227)  (1143 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (1116 228)  (1116 228)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 228)  (1121 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (39 4)  (1129 228)  (1129 228)  LC_2 Logic Functioning bit
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 229)  (1114 229)  routing T_21_14.top_op_2 <X> T_21_14.lc_trk_g1_2
 (25 5)  (1115 229)  (1115 229)  routing T_21_14.top_op_2 <X> T_21_14.lc_trk_g1_2
 (26 5)  (1116 229)  (1116 229)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 229)  (1117 229)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 229)  (1120 229)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (0 8)  (1090 232)  (1090 232)  routing T_21_14.glb_netwk_2 <X> T_21_14.glb2local_1
 (1 8)  (1091 232)  (1091 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (25 8)  (1115 232)  (1115 232)  routing T_21_14.sp4_v_b_26 <X> T_21_14.lc_trk_g2_2
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 233)  (1113 233)  routing T_21_14.sp4_v_b_26 <X> T_21_14.lc_trk_g2_2
 (8 10)  (1098 234)  (1098 234)  routing T_21_14.sp4_v_t_36 <X> T_21_14.sp4_h_l_42
 (9 10)  (1099 234)  (1099 234)  routing T_21_14.sp4_v_t_36 <X> T_21_14.sp4_h_l_42
 (10 10)  (1100 234)  (1100 234)  routing T_21_14.sp4_v_t_36 <X> T_21_14.sp4_h_l_42
 (8 12)  (1098 236)  (1098 236)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_h_r_10
 (10 12)  (1100 236)  (1100 236)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_h_r_10
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 236)  (1108 236)  routing T_21_14.wire_logic_cluster/lc_1/out <X> T_21_14.lc_trk_g3_1
 (25 12)  (1115 236)  (1115 236)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g3_2
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (1111 238)  (1111 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (22 14)  (1112 238)  (1112 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 238)  (1113 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (24 14)  (1114 238)  (1114 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (25 14)  (1115 238)  (1115 238)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (21 15)  (1111 239)  (1111 239)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 239)  (1113 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6


LogicTile_22_14

 (9 12)  (1153 236)  (1153 236)  routing T_22_14.sp4_v_t_47 <X> T_22_14.sp4_h_r_10
 (5 14)  (1149 238)  (1149 238)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_h_l_44
 (4 15)  (1148 239)  (1148 239)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_h_l_44
 (6 15)  (1150 239)  (1150 239)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_h_l_44


LogicTile_23_14

 (5 0)  (1203 224)  (1203 224)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_h_r_0
 (8 0)  (1206 224)  (1206 224)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_h_r_1
 (10 0)  (1208 224)  (1208 224)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_h_r_1
 (11 0)  (1209 224)  (1209 224)  routing T_23_14.sp4_h_l_45 <X> T_23_14.sp4_v_b_2
 (13 0)  (1211 224)  (1211 224)  routing T_23_14.sp4_h_l_45 <X> T_23_14.sp4_v_b_2
 (4 1)  (1202 225)  (1202 225)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_h_r_0
 (12 1)  (1210 225)  (1210 225)  routing T_23_14.sp4_h_l_45 <X> T_23_14.sp4_v_b_2
 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (1202 228)  (1202 228)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_b_3
 (6 4)  (1204 228)  (1204 228)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_b_3
 (8 4)  (1206 228)  (1206 228)  routing T_23_14.sp4_h_l_41 <X> T_23_14.sp4_h_r_4
 (5 5)  (1203 229)  (1203 229)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_b_3
 (6 5)  (1204 229)  (1204 229)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_h_r_3
 (8 5)  (1206 229)  (1206 229)  routing T_23_14.sp4_h_l_47 <X> T_23_14.sp4_v_b_4
 (9 5)  (1207 229)  (1207 229)  routing T_23_14.sp4_h_l_47 <X> T_23_14.sp4_v_b_4
 (10 5)  (1208 229)  (1208 229)  routing T_23_14.sp4_h_l_47 <X> T_23_14.sp4_v_b_4
 (8 7)  (1206 231)  (1206 231)  routing T_23_14.sp4_h_l_41 <X> T_23_14.sp4_v_t_41
 (2 8)  (1200 232)  (1200 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (1206 232)  (1206 232)  routing T_23_14.sp4_h_l_46 <X> T_23_14.sp4_h_r_7
 (10 8)  (1208 232)  (1208 232)  routing T_23_14.sp4_h_l_46 <X> T_23_14.sp4_h_r_7
 (15 8)  (1213 232)  (1213 232)  routing T_23_14.sp4_h_r_33 <X> T_23_14.lc_trk_g2_1
 (16 8)  (1214 232)  (1214 232)  routing T_23_14.sp4_h_r_33 <X> T_23_14.lc_trk_g2_1
 (17 8)  (1215 232)  (1215 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 232)  (1216 232)  routing T_23_14.sp4_h_r_33 <X> T_23_14.lc_trk_g2_1
 (8 9)  (1206 233)  (1206 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (9 9)  (1207 233)  (1207 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (2 10)  (1200 234)  (1200 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 11)  (1206 235)  (1206 235)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_t_42
 (4 12)  (1202 236)  (1202 236)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_b_9
 (6 12)  (1204 236)  (1204 236)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_b_9
 (9 12)  (1207 236)  (1207 236)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_h_r_10
 (10 12)  (1208 236)  (1208 236)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_h_r_10
 (11 12)  (1209 236)  (1209 236)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_v_b_11
 (13 12)  (1211 236)  (1211 236)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_v_b_11
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 236)  (1231 236)  routing T_23_14.lc_trk_g2_1 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (5 13)  (1203 237)  (1203 237)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_b_9
 (8 13)  (1206 237)  (1206 237)  routing T_23_14.sp4_h_l_41 <X> T_23_14.sp4_v_b_10
 (9 13)  (1207 237)  (1207 237)  routing T_23_14.sp4_h_l_41 <X> T_23_14.sp4_v_b_10
 (10 13)  (1208 237)  (1208 237)  routing T_23_14.sp4_h_l_41 <X> T_23_14.sp4_v_b_10
 (12 13)  (1210 237)  (1210 237)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_v_b_11
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (48 13)  (1246 237)  (1246 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 15)  (1203 239)  (1203 239)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_t_44
 (10 15)  (1208 239)  (1208 239)  routing T_23_14.sp4_h_l_40 <X> T_23_14.sp4_v_t_47


LogicTile_24_14

 (9 3)  (1261 227)  (1261 227)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_36
 (10 3)  (1262 227)  (1262 227)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_36
 (22 3)  (1274 227)  (1274 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1275 227)  (1275 227)  routing T_24_14.sp12_h_r_14 <X> T_24_14.lc_trk_g0_6
 (17 4)  (1269 228)  (1269 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1270 229)  (1270 229)  routing T_24_14.sp4_r_v_b_25 <X> T_24_14.lc_trk_g1_1
 (27 6)  (1279 230)  (1279 230)  routing T_24_14.lc_trk_g1_1 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 230)  (1281 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 230)  (1283 230)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 230)  (1284 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 230)  (1287 230)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.input_2_3
 (36 6)  (1288 230)  (1288 230)  LC_3 Logic Functioning bit
 (37 6)  (1289 230)  (1289 230)  LC_3 Logic Functioning bit
 (38 6)  (1290 230)  (1290 230)  LC_3 Logic Functioning bit
 (41 6)  (1293 230)  (1293 230)  LC_3 Logic Functioning bit
 (43 6)  (1295 230)  (1295 230)  LC_3 Logic Functioning bit
 (52 6)  (1304 230)  (1304 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1305 230)  (1305 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (1280 231)  (1280 231)  routing T_24_14.lc_trk_g2_1 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 231)  (1281 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 231)  (1283 231)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 231)  (1284 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1285 231)  (1285 231)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.input_2_3
 (36 7)  (1288 231)  (1288 231)  LC_3 Logic Functioning bit
 (37 7)  (1289 231)  (1289 231)  LC_3 Logic Functioning bit
 (53 7)  (1305 231)  (1305 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (1269 232)  (1269 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (3 9)  (1255 233)  (1255 233)  routing T_24_14.sp12_h_l_22 <X> T_24_14.sp12_v_b_1
 (17 10)  (1269 234)  (1269 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1270 235)  (1270 235)  routing T_24_14.sp4_r_v_b_37 <X> T_24_14.lc_trk_g2_5


RAM_Tile_25_14

 (4 0)  (1310 224)  (1310 224)  routing T_25_14.sp4_h_l_37 <X> T_25_14.sp4_v_b_0
 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 225)  (1309 225)  routing T_25_14.sp12_h_l_23 <X> T_25_14.sp12_v_b_0
 (5 1)  (1311 225)  (1311 225)  routing T_25_14.sp4_h_l_37 <X> T_25_14.sp4_v_b_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (1334 225)  (1334 225)  routing T_25_14.lc_trk_g2_0 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 226)  (1310 226)  routing T_25_14.sp4_v_b_4 <X> T_25_14.sp4_v_t_37
 (6 2)  (1312 226)  (1312 226)  routing T_25_14.sp4_v_b_4 <X> T_25_14.sp4_v_t_37
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 227)  (1328 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1329 227)  (1329 227)  routing T_25_14.sp12_h_l_21 <X> T_25_14.lc_trk_g0_6
 (25 3)  (1331 227)  (1331 227)  routing T_25_14.sp12_h_l_21 <X> T_25_14.lc_trk_g0_6
 (26 3)  (1332 227)  (1332 227)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_1
 (27 3)  (1333 227)  (1333 227)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_1
 (28 3)  (1334 227)  (1334 227)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (14 5)  (1320 229)  (1320 229)  routing T_25_14.sp12_h_r_16 <X> T_25_14.lc_trk_g1_0
 (16 5)  (1322 229)  (1322 229)  routing T_25_14.sp12_h_r_16 <X> T_25_14.lc_trk_g1_0
 (17 5)  (1323 229)  (1323 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (1332 229)  (1332 229)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.input0_2
 (28 5)  (1334 229)  (1334 229)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (26 6)  (1332 230)  (1332 230)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_3
 (14 7)  (1320 231)  (1320 231)  routing T_25_14.sp12_h_r_20 <X> T_25_14.lc_trk_g1_4
 (16 7)  (1322 231)  (1322 231)  routing T_25_14.sp12_h_r_20 <X> T_25_14.lc_trk_g1_4
 (17 7)  (1323 231)  (1323 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (1332 231)  (1332 231)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_3
 (27 7)  (1333 231)  (1333 231)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_3
 (28 7)  (1334 231)  (1334 231)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_h_r_27 <X> T_25_14.lc_trk_g2_3
 (24 8)  (1330 232)  (1330 232)  routing T_25_14.sp4_h_r_27 <X> T_25_14.lc_trk_g2_3
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_0 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (40 8)  (1346 232)  (1346 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (14 9)  (1320 233)  (1320 233)  routing T_25_14.sp4_h_l_13 <X> T_25_14.lc_trk_g2_0
 (15 9)  (1321 233)  (1321 233)  routing T_25_14.sp4_h_l_13 <X> T_25_14.lc_trk_g2_0
 (16 9)  (1322 233)  (1322 233)  routing T_25_14.sp4_h_l_13 <X> T_25_14.lc_trk_g2_0
 (17 9)  (1323 233)  (1323 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (21 9)  (1327 233)  (1327 233)  routing T_25_14.sp4_h_r_27 <X> T_25_14.lc_trk_g2_3
 (22 9)  (1328 233)  (1328 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 233)  (1329 233)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g2_2
 (24 9)  (1330 233)  (1330 233)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g2_2
 (27 9)  (1333 233)  (1333 233)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.input0_4
 (28 9)  (1334 233)  (1334 233)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.input0_4
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (22 10)  (1328 234)  (1328 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (1329 234)  (1329 234)  routing T_25_14.sp4_h_l_18 <X> T_25_14.lc_trk_g2_7
 (24 10)  (1330 234)  (1330 234)  routing T_25_14.sp4_h_l_18 <X> T_25_14.lc_trk_g2_7
 (35 10)  (1341 234)  (1341 234)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input2_5
 (15 11)  (1321 235)  (1321 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1327 235)  (1327 235)  routing T_25_14.sp4_h_l_18 <X> T_25_14.lc_trk_g2_7
 (26 11)  (1332 235)  (1332 235)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input0_5
 (28 11)  (1334 235)  (1334 235)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 235)  (1339 235)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input2_5
 (34 11)  (1340 235)  (1340 235)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input2_5
 (15 12)  (1321 236)  (1321 236)  routing T_25_14.sp4_h_r_25 <X> T_25_14.lc_trk_g3_1
 (16 12)  (1322 236)  (1322 236)  routing T_25_14.sp4_h_r_25 <X> T_25_14.lc_trk_g3_1
 (17 12)  (1323 236)  (1323 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1327 236)  (1327 236)  routing T_25_14.bnl_op_3 <X> T_25_14.lc_trk_g3_3
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1331 236)  (1331 236)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g3_2
 (26 12)  (1332 236)  (1332 236)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.input0_6
 (35 12)  (1341 236)  (1341 236)  routing T_25_14.lc_trk_g0_6 <X> T_25_14.input2_6
 (8 13)  (1314 237)  (1314 237)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_b_10
 (9 13)  (1315 237)  (1315 237)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_b_10
 (18 13)  (1324 237)  (1324 237)  routing T_25_14.sp4_h_r_25 <X> T_25_14.lc_trk_g3_1
 (21 13)  (1327 237)  (1327 237)  routing T_25_14.bnl_op_3 <X> T_25_14.lc_trk_g3_3
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g3_2
 (27 13)  (1333 237)  (1333 237)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.input0_6
 (28 13)  (1334 237)  (1334 237)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.input0_6
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 237)  (1341 237)  routing T_25_14.lc_trk_g0_6 <X> T_25_14.input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (5 14)  (1311 238)  (1311 238)  routing T_25_14.sp4_v_t_38 <X> T_25_14.sp4_h_l_44
 (11 14)  (1317 238)  (1317 238)  routing T_25_14.sp4_v_b_3 <X> T_25_14.sp4_v_t_46
 (13 14)  (1319 238)  (1319 238)  routing T_25_14.sp4_v_b_3 <X> T_25_14.sp4_v_t_46
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1331 238)  (1331 238)  routing T_25_14.sp4_v_b_38 <X> T_25_14.lc_trk_g3_6
 (26 14)  (1332 238)  (1332 238)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input0_7
 (35 14)  (1341 238)  (1341 238)  routing T_25_14.lc_trk_g1_4 <X> T_25_14.input2_7
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (4 15)  (1310 239)  (1310 239)  routing T_25_14.sp4_v_t_38 <X> T_25_14.sp4_h_l_44
 (6 15)  (1312 239)  (1312 239)  routing T_25_14.sp4_v_t_38 <X> T_25_14.sp4_h_l_44
 (14 15)  (1320 239)  (1320 239)  routing T_25_14.sp4_h_l_17 <X> T_25_14.lc_trk_g3_4
 (15 15)  (1321 239)  (1321 239)  routing T_25_14.sp4_h_l_17 <X> T_25_14.lc_trk_g3_4
 (16 15)  (1322 239)  (1322 239)  routing T_25_14.sp4_h_l_17 <X> T_25_14.lc_trk_g3_4
 (17 15)  (1323 239)  (1323 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1324 239)  (1324 239)  routing T_25_14.sp4_r_v_b_45 <X> T_25_14.lc_trk_g3_5
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1329 239)  (1329 239)  routing T_25_14.sp4_v_b_38 <X> T_25_14.lc_trk_g3_6
 (25 15)  (1331 239)  (1331 239)  routing T_25_14.sp4_v_b_38 <X> T_25_14.lc_trk_g3_6
 (26 15)  (1332 239)  (1332 239)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input0_7
 (28 15)  (1334 239)  (1334 239)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input0_7
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 239)  (1340 239)  routing T_25_14.lc_trk_g1_4 <X> T_25_14.input2_7


LogicTile_26_14

 (11 0)  (1359 224)  (1359 224)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (13 0)  (1361 224)  (1361 224)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (9 1)  (1357 225)  (1357 225)  routing T_26_14.sp4_v_t_40 <X> T_26_14.sp4_v_b_1
 (10 1)  (1358 225)  (1358 225)  routing T_26_14.sp4_v_t_40 <X> T_26_14.sp4_v_b_1
 (12 1)  (1360 225)  (1360 225)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (10 2)  (1358 226)  (1358 226)  routing T_26_14.sp4_v_b_8 <X> T_26_14.sp4_h_l_36
 (11 2)  (1359 226)  (1359 226)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_t_39
 (10 3)  (1358 227)  (1358 227)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_t_36
 (4 4)  (1352 228)  (1352 228)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_3
 (6 4)  (1354 228)  (1354 228)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_3
 (5 5)  (1353 229)  (1353 229)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_3
 (8 5)  (1356 229)  (1356 229)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_b_4
 (9 5)  (1357 229)  (1357 229)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_b_4
 (10 5)  (1358 229)  (1358 229)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_b_4
 (6 6)  (1354 230)  (1354 230)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_t_38
 (13 10)  (1361 234)  (1361 234)  routing T_26_14.sp4_v_b_8 <X> T_26_14.sp4_v_t_45


IO_Tile_0_13

 (11 13)  (6 221)  (6 221)  routing T_0_13.span4_horz_19 <X> T_0_13.span4_horz_43
 (12 13)  (5 221)  (5 221)  routing T_0_13.span4_horz_19 <X> T_0_13.span4_horz_43


LogicTile_1_13

 (14 0)  (32 208)  (32 208)  routing T_1_13.sp4_v_b_8 <X> T_1_13.lc_trk_g0_0
 (21 0)  (39 208)  (39 208)  routing T_1_13.wire_logic_cluster/lc_3/out <X> T_1_13.lc_trk_g0_3
 (22 0)  (40 208)  (40 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (45 208)  (45 208)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 208)  (49 208)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 208)  (50 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 208)  (51 208)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 208)  (52 208)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 208)  (53 208)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.input_2_0
 (36 0)  (54 208)  (54 208)  LC_0 Logic Functioning bit
 (38 0)  (56 208)  (56 208)  LC_0 Logic Functioning bit
 (39 0)  (57 208)  (57 208)  LC_0 Logic Functioning bit
 (42 0)  (60 208)  (60 208)  LC_0 Logic Functioning bit
 (14 1)  (32 209)  (32 209)  routing T_1_13.sp4_v_b_8 <X> T_1_13.lc_trk_g0_0
 (16 1)  (34 209)  (34 209)  routing T_1_13.sp4_v_b_8 <X> T_1_13.lc_trk_g0_0
 (17 1)  (35 209)  (35 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (44 209)  (44 209)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 209)  (45 209)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 209)  (46 209)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 209)  (47 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 209)  (48 209)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 209)  (50 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (52 209)  (52 209)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.input_2_0
 (37 1)  (55 209)  (55 209)  LC_0 Logic Functioning bit
 (40 1)  (58 209)  (58 209)  LC_0 Logic Functioning bit
 (41 1)  (59 209)  (59 209)  LC_0 Logic Functioning bit
 (43 1)  (61 209)  (61 209)  LC_0 Logic Functioning bit
 (52 1)  (70 209)  (70 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (18 210)  (18 210)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (1 2)  (19 210)  (19 210)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (49 210)  (49 210)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 210)  (52 210)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 210)  (53 210)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_1
 (36 2)  (54 210)  (54 210)  LC_1 Logic Functioning bit
 (37 2)  (55 210)  (55 210)  LC_1 Logic Functioning bit
 (40 2)  (58 210)  (58 210)  LC_1 Logic Functioning bit
 (41 2)  (59 210)  (59 210)  LC_1 Logic Functioning bit
 (32 3)  (50 211)  (50 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (51 211)  (51 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_1
 (34 3)  (52 211)  (52 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_1
 (35 3)  (53 211)  (53 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_1
 (36 3)  (54 211)  (54 211)  LC_1 Logic Functioning bit
 (37 3)  (55 211)  (55 211)  LC_1 Logic Functioning bit
 (40 3)  (58 211)  (58 211)  LC_1 Logic Functioning bit
 (41 3)  (59 211)  (59 211)  LC_1 Logic Functioning bit
 (1 4)  (19 212)  (19 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (44 212)  (44 212)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (32 4)  (50 212)  (50 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 212)  (51 212)  routing T_1_13.lc_trk_g2_3 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 212)  (54 212)  LC_2 Logic Functioning bit
 (39 4)  (57 212)  (57 212)  LC_2 Logic Functioning bit
 (41 4)  (59 212)  (59 212)  LC_2 Logic Functioning bit
 (42 4)  (60 212)  (60 212)  LC_2 Logic Functioning bit
 (50 4)  (68 212)  (68 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 213)  (18 213)  routing T_1_13.glb_netwk_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (22 5)  (40 213)  (40 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 213)  (41 213)  routing T_1_13.sp4_v_b_18 <X> T_1_13.lc_trk_g1_2
 (24 5)  (42 213)  (42 213)  routing T_1_13.sp4_v_b_18 <X> T_1_13.lc_trk_g1_2
 (26 5)  (44 213)  (44 213)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 213)  (46 213)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 213)  (47 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 213)  (49 213)  routing T_1_13.lc_trk_g2_3 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 213)  (55 213)  LC_2 Logic Functioning bit
 (38 5)  (56 213)  (56 213)  LC_2 Logic Functioning bit
 (40 5)  (58 213)  (58 213)  LC_2 Logic Functioning bit
 (43 5)  (61 213)  (61 213)  LC_2 Logic Functioning bit
 (51 5)  (69 213)  (69 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 214)  (35 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 214)  (36 214)  routing T_1_13.wire_logic_cluster/lc_5/out <X> T_1_13.lc_trk_g1_5
 (31 6)  (49 214)  (49 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 214)  (51 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 214)  (55 214)  LC_3 Logic Functioning bit
 (39 6)  (57 214)  (57 214)  LC_3 Logic Functioning bit
 (41 6)  (59 214)  (59 214)  LC_3 Logic Functioning bit
 (43 6)  (61 214)  (61 214)  LC_3 Logic Functioning bit
 (8 7)  (26 215)  (26 215)  routing T_1_13.sp4_h_r_4 <X> T_1_13.sp4_v_t_41
 (9 7)  (27 215)  (27 215)  routing T_1_13.sp4_h_r_4 <X> T_1_13.sp4_v_t_41
 (17 7)  (35 215)  (35 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (44 215)  (44 215)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 215)  (45 215)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 215)  (49 215)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 215)  (54 215)  LC_3 Logic Functioning bit
 (38 7)  (56 215)  (56 215)  LC_3 Logic Functioning bit
 (40 7)  (58 215)  (58 215)  LC_3 Logic Functioning bit
 (42 7)  (60 215)  (60 215)  LC_3 Logic Functioning bit
 (17 8)  (35 216)  (35 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 216)  (36 216)  routing T_1_13.wire_logic_cluster/lc_1/out <X> T_1_13.lc_trk_g2_1
 (21 8)  (39 216)  (39 216)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g2_3
 (22 8)  (40 216)  (40 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (41 216)  (41 216)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g2_3
 (24 8)  (42 216)  (42 216)  routing T_1_13.sp4_h_r_35 <X> T_1_13.lc_trk_g2_3
 (26 8)  (44 216)  (44 216)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 216)  (45 216)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 216)  (47 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 216)  (48 216)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 216)  (50 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 216)  (51 216)  routing T_1_13.lc_trk_g2_1 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 216)  (54 216)  LC_4 Logic Functioning bit
 (37 8)  (55 216)  (55 216)  LC_4 Logic Functioning bit
 (38 8)  (56 216)  (56 216)  LC_4 Logic Functioning bit
 (39 8)  (57 216)  (57 216)  LC_4 Logic Functioning bit
 (40 8)  (58 216)  (58 216)  LC_4 Logic Functioning bit
 (42 8)  (60 216)  (60 216)  LC_4 Logic Functioning bit
 (43 8)  (61 216)  (61 216)  LC_4 Logic Functioning bit
 (50 8)  (68 216)  (68 216)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (44 217)  (44 217)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 217)  (46 217)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 217)  (47 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 217)  (54 217)  LC_4 Logic Functioning bit
 (37 9)  (55 217)  (55 217)  LC_4 Logic Functioning bit
 (39 9)  (57 217)  (57 217)  LC_4 Logic Functioning bit
 (40 9)  (58 217)  (58 217)  LC_4 Logic Functioning bit
 (41 9)  (59 217)  (59 217)  LC_4 Logic Functioning bit
 (42 9)  (60 217)  (60 217)  LC_4 Logic Functioning bit
 (43 9)  (61 217)  (61 217)  LC_4 Logic Functioning bit
 (14 10)  (32 218)  (32 218)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (25 10)  (43 218)  (43 218)  routing T_1_13.rgt_op_6 <X> T_1_13.lc_trk_g2_6
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (54 218)  (54 218)  LC_5 Logic Functioning bit
 (38 10)  (56 218)  (56 218)  LC_5 Logic Functioning bit
 (41 10)  (59 218)  (59 218)  LC_5 Logic Functioning bit
 (43 10)  (61 218)  (61 218)  LC_5 Logic Functioning bit
 (45 10)  (63 218)  (63 218)  LC_5 Logic Functioning bit
 (47 10)  (65 218)  (65 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (69 218)  (69 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (23 219)  (23 219)  routing T_1_13.sp4_h_l_43 <X> T_1_13.sp4_v_t_43
 (14 11)  (32 219)  (32 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (15 11)  (33 219)  (33 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (16 11)  (34 219)  (34 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (17 11)  (35 219)  (35 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (40 219)  (40 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 219)  (42 219)  routing T_1_13.rgt_op_6 <X> T_1_13.lc_trk_g2_6
 (36 11)  (54 219)  (54 219)  LC_5 Logic Functioning bit
 (38 11)  (56 219)  (56 219)  LC_5 Logic Functioning bit
 (41 11)  (59 219)  (59 219)  LC_5 Logic Functioning bit
 (43 11)  (61 219)  (61 219)  LC_5 Logic Functioning bit
 (52 11)  (70 219)  (70 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (71 219)  (71 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (39 220)  (39 220)  routing T_1_13.sp4_h_r_43 <X> T_1_13.lc_trk_g3_3
 (22 12)  (40 220)  (40 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 220)  (41 220)  routing T_1_13.sp4_h_r_43 <X> T_1_13.lc_trk_g3_3
 (24 12)  (42 220)  (42 220)  routing T_1_13.sp4_h_r_43 <X> T_1_13.lc_trk_g3_3
 (26 12)  (44 220)  (44 220)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 220)  (46 220)  routing T_1_13.lc_trk_g2_1 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 220)  (47 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 220)  (50 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (53 220)  (53 220)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.input_2_6
 (38 12)  (56 220)  (56 220)  LC_6 Logic Functioning bit
 (39 12)  (57 220)  (57 220)  LC_6 Logic Functioning bit
 (40 12)  (58 220)  (58 220)  LC_6 Logic Functioning bit
 (41 12)  (59 220)  (59 220)  LC_6 Logic Functioning bit
 (42 12)  (60 220)  (60 220)  LC_6 Logic Functioning bit
 (43 12)  (61 220)  (61 220)  LC_6 Logic Functioning bit
 (21 13)  (39 221)  (39 221)  routing T_1_13.sp4_h_r_43 <X> T_1_13.lc_trk_g3_3
 (26 13)  (44 221)  (44 221)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 221)  (46 221)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 221)  (47 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 221)  (49 221)  routing T_1_13.lc_trk_g0_3 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 221)  (50 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 221)  (51 221)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.input_2_6
 (36 13)  (54 221)  (54 221)  LC_6 Logic Functioning bit
 (37 13)  (55 221)  (55 221)  LC_6 Logic Functioning bit
 (38 13)  (56 221)  (56 221)  LC_6 Logic Functioning bit
 (39 13)  (57 221)  (57 221)  LC_6 Logic Functioning bit
 (40 13)  (58 221)  (58 221)  LC_6 Logic Functioning bit
 (41 13)  (59 221)  (59 221)  LC_6 Logic Functioning bit
 (42 13)  (60 221)  (60 221)  LC_6 Logic Functioning bit
 (43 13)  (61 221)  (61 221)  LC_6 Logic Functioning bit
 (1 14)  (19 222)  (19 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (29 222)  (29 222)  routing T_1_13.sp4_h_r_5 <X> T_1_13.sp4_v_t_46
 (13 14)  (31 222)  (31 222)  routing T_1_13.sp4_h_r_5 <X> T_1_13.sp4_v_t_46
 (29 14)  (47 222)  (47 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (54 222)  (54 222)  LC_7 Logic Functioning bit
 (38 14)  (56 222)  (56 222)  LC_7 Logic Functioning bit
 (41 14)  (59 222)  (59 222)  LC_7 Logic Functioning bit
 (43 14)  (61 222)  (61 222)  LC_7 Logic Functioning bit
 (45 14)  (63 222)  (63 222)  LC_7 Logic Functioning bit
 (47 14)  (65 222)  (65 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (9 15)  (27 223)  (27 223)  routing T_1_13.sp4_v_b_10 <X> T_1_13.sp4_v_t_47
 (12 15)  (30 223)  (30 223)  routing T_1_13.sp4_h_r_5 <X> T_1_13.sp4_v_t_46
 (17 15)  (35 223)  (35 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (40 223)  (40 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (36 15)  (54 223)  (54 223)  LC_7 Logic Functioning bit
 (38 15)  (56 223)  (56 223)  LC_7 Logic Functioning bit
 (41 15)  (59 223)  (59 223)  LC_7 Logic Functioning bit
 (43 15)  (61 223)  (61 223)  LC_7 Logic Functioning bit
 (48 15)  (66 223)  (66 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (69 223)  (69 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_13

 (15 0)  (87 208)  (87 208)  routing T_2_13.lft_op_1 <X> T_2_13.lc_trk_g0_1
 (17 0)  (89 208)  (89 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 208)  (90 208)  routing T_2_13.lft_op_1 <X> T_2_13.lc_trk_g0_1
 (22 0)  (94 208)  (94 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 208)  (96 208)  routing T_2_13.bot_op_3 <X> T_2_13.lc_trk_g0_3
 (25 0)  (97 208)  (97 208)  routing T_2_13.sp4_v_b_2 <X> T_2_13.lc_trk_g0_2
 (28 0)  (100 208)  (100 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 208)  (102 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 208)  (103 208)  routing T_2_13.lc_trk_g0_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (112 208)  (112 208)  LC_0 Logic Functioning bit
 (41 0)  (113 208)  (113 208)  LC_0 Logic Functioning bit
 (43 0)  (115 208)  (115 208)  LC_0 Logic Functioning bit
 (46 0)  (118 208)  (118 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (94 209)  (94 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (95 209)  (95 209)  routing T_2_13.sp4_v_b_2 <X> T_2_13.lc_trk_g0_2
 (26 1)  (98 209)  (98 209)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 209)  (99 209)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 209)  (100 209)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 209)  (101 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (106 209)  (106 209)  routing T_2_13.lc_trk_g1_1 <X> T_2_13.input_2_0
 (41 1)  (113 209)  (113 209)  LC_0 Logic Functioning bit
 (43 1)  (115 209)  (115 209)  LC_0 Logic Functioning bit
 (9 2)  (81 210)  (81 210)  routing T_2_13.sp4_h_r_10 <X> T_2_13.sp4_h_l_36
 (10 2)  (82 210)  (82 210)  routing T_2_13.sp4_h_r_10 <X> T_2_13.sp4_h_l_36
 (14 2)  (86 210)  (86 210)  routing T_2_13.sp4_v_t_1 <X> T_2_13.lc_trk_g0_4
 (15 2)  (87 210)  (87 210)  routing T_2_13.bot_op_5 <X> T_2_13.lc_trk_g0_5
 (17 2)  (89 210)  (89 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 210)  (98 210)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (32 2)  (104 210)  (104 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 210)  (106 210)  routing T_2_13.lc_trk_g1_3 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 210)  (109 210)  LC_1 Logic Functioning bit
 (39 2)  (111 210)  (111 210)  LC_1 Logic Functioning bit
 (41 2)  (113 210)  (113 210)  LC_1 Logic Functioning bit
 (43 2)  (115 210)  (115 210)  LC_1 Logic Functioning bit
 (14 3)  (86 211)  (86 211)  routing T_2_13.sp4_v_t_1 <X> T_2_13.lc_trk_g0_4
 (16 3)  (88 211)  (88 211)  routing T_2_13.sp4_v_t_1 <X> T_2_13.lc_trk_g0_4
 (17 3)  (89 211)  (89 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (94 211)  (94 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 211)  (95 211)  routing T_2_13.sp4_v_b_22 <X> T_2_13.lc_trk_g0_6
 (24 3)  (96 211)  (96 211)  routing T_2_13.sp4_v_b_22 <X> T_2_13.lc_trk_g0_6
 (26 3)  (98 211)  (98 211)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 211)  (99 211)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 211)  (101 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 211)  (103 211)  routing T_2_13.lc_trk_g1_3 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 211)  (108 211)  LC_1 Logic Functioning bit
 (38 3)  (110 211)  (110 211)  LC_1 Logic Functioning bit
 (40 3)  (112 211)  (112 211)  LC_1 Logic Functioning bit
 (42 3)  (114 211)  (114 211)  LC_1 Logic Functioning bit
 (5 4)  (77 212)  (77 212)  routing T_2_13.sp4_v_b_9 <X> T_2_13.sp4_h_r_3
 (6 4)  (78 212)  (78 212)  routing T_2_13.sp4_h_r_10 <X> T_2_13.sp4_v_b_3
 (15 4)  (87 212)  (87 212)  routing T_2_13.sp4_v_b_17 <X> T_2_13.lc_trk_g1_1
 (16 4)  (88 212)  (88 212)  routing T_2_13.sp4_v_b_17 <X> T_2_13.lc_trk_g1_1
 (17 4)  (89 212)  (89 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (94 212)  (94 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 212)  (95 212)  routing T_2_13.sp4_v_b_19 <X> T_2_13.lc_trk_g1_3
 (24 4)  (96 212)  (96 212)  routing T_2_13.sp4_v_b_19 <X> T_2_13.lc_trk_g1_3
 (28 4)  (100 212)  (100 212)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 212)  (101 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 212)  (102 212)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 212)  (103 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 212)  (104 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 212)  (106 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 212)  (108 212)  LC_2 Logic Functioning bit
 (37 4)  (109 212)  (109 212)  LC_2 Logic Functioning bit
 (38 4)  (110 212)  (110 212)  LC_2 Logic Functioning bit
 (39 4)  (111 212)  (111 212)  LC_2 Logic Functioning bit
 (40 4)  (112 212)  (112 212)  LC_2 Logic Functioning bit
 (41 4)  (113 212)  (113 212)  LC_2 Logic Functioning bit
 (42 4)  (114 212)  (114 212)  LC_2 Logic Functioning bit
 (50 4)  (122 212)  (122 212)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (76 213)  (76 213)  routing T_2_13.sp4_v_b_9 <X> T_2_13.sp4_h_r_3
 (6 5)  (78 213)  (78 213)  routing T_2_13.sp4_v_b_9 <X> T_2_13.sp4_h_r_3
 (26 5)  (98 213)  (98 213)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 213)  (101 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 213)  (102 213)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 213)  (108 213)  LC_2 Logic Functioning bit
 (37 5)  (109 213)  (109 213)  LC_2 Logic Functioning bit
 (38 5)  (110 213)  (110 213)  LC_2 Logic Functioning bit
 (39 5)  (111 213)  (111 213)  LC_2 Logic Functioning bit
 (41 5)  (113 213)  (113 213)  LC_2 Logic Functioning bit
 (42 5)  (114 213)  (114 213)  LC_2 Logic Functioning bit
 (43 5)  (115 213)  (115 213)  LC_2 Logic Functioning bit
 (14 6)  (86 214)  (86 214)  routing T_2_13.wire_logic_cluster/lc_4/out <X> T_2_13.lc_trk_g1_4
 (15 6)  (87 214)  (87 214)  routing T_2_13.top_op_5 <X> T_2_13.lc_trk_g1_5
 (17 6)  (89 214)  (89 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (97 214)  (97 214)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g1_6
 (26 6)  (98 214)  (98 214)  routing T_2_13.lc_trk_g0_5 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 214)  (101 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 214)  (102 214)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 214)  (106 214)  routing T_2_13.lc_trk_g1_1 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (112 214)  (112 214)  LC_3 Logic Functioning bit
 (9 7)  (81 215)  (81 215)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_41
 (17 7)  (89 215)  (89 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (90 215)  (90 215)  routing T_2_13.top_op_5 <X> T_2_13.lc_trk_g1_5
 (22 7)  (94 215)  (94 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (101 215)  (101 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 215)  (104 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (105 215)  (105 215)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.input_2_3
 (35 7)  (107 215)  (107 215)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.input_2_3
 (36 7)  (108 215)  (108 215)  LC_3 Logic Functioning bit
 (38 7)  (110 215)  (110 215)  LC_3 Logic Functioning bit
 (41 7)  (113 215)  (113 215)  LC_3 Logic Functioning bit
 (43 7)  (115 215)  (115 215)  LC_3 Logic Functioning bit
 (51 7)  (123 215)  (123 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (86 216)  (86 216)  routing T_2_13.rgt_op_0 <X> T_2_13.lc_trk_g2_0
 (16 8)  (88 216)  (88 216)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g2_1
 (17 8)  (89 216)  (89 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (90 216)  (90 216)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g2_1
 (21 8)  (93 216)  (93 216)  routing T_2_13.bnl_op_3 <X> T_2_13.lc_trk_g2_3
 (22 8)  (94 216)  (94 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (101 216)  (101 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 216)  (103 216)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 216)  (104 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 216)  (106 216)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 216)  (109 216)  LC_4 Logic Functioning bit
 (38 8)  (110 216)  (110 216)  LC_4 Logic Functioning bit
 (40 8)  (112 216)  (112 216)  LC_4 Logic Functioning bit
 (43 8)  (115 216)  (115 216)  LC_4 Logic Functioning bit
 (50 8)  (122 216)  (122 216)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (125 216)  (125 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (80 217)  (80 217)  routing T_2_13.sp4_h_l_36 <X> T_2_13.sp4_v_b_7
 (9 9)  (81 217)  (81 217)  routing T_2_13.sp4_h_l_36 <X> T_2_13.sp4_v_b_7
 (10 9)  (82 217)  (82 217)  routing T_2_13.sp4_h_l_36 <X> T_2_13.sp4_v_b_7
 (15 9)  (87 217)  (87 217)  routing T_2_13.rgt_op_0 <X> T_2_13.lc_trk_g2_0
 (17 9)  (89 217)  (89 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (90 217)  (90 217)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g2_1
 (21 9)  (93 217)  (93 217)  routing T_2_13.bnl_op_3 <X> T_2_13.lc_trk_g2_3
 (31 9)  (103 217)  (103 217)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (109 217)  (109 217)  LC_4 Logic Functioning bit
 (38 9)  (110 217)  (110 217)  LC_4 Logic Functioning bit
 (40 9)  (112 217)  (112 217)  LC_4 Logic Functioning bit
 (43 9)  (115 217)  (115 217)  LC_4 Logic Functioning bit
 (48 9)  (120 217)  (120 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (83 218)  (83 218)  routing T_2_13.sp4_v_b_5 <X> T_2_13.sp4_v_t_45
 (17 10)  (89 218)  (89 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (93 218)  (93 218)  routing T_2_13.bnl_op_7 <X> T_2_13.lc_trk_g2_7
 (22 10)  (94 218)  (94 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (98 218)  (98 218)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 218)  (100 218)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 218)  (101 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 218)  (103 218)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 218)  (104 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 218)  (106 218)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 218)  (113 218)  LC_5 Logic Functioning bit
 (43 10)  (115 218)  (115 218)  LC_5 Logic Functioning bit
 (4 11)  (76 219)  (76 219)  routing T_2_13.sp4_h_r_10 <X> T_2_13.sp4_h_l_43
 (6 11)  (78 219)  (78 219)  routing T_2_13.sp4_h_r_10 <X> T_2_13.sp4_h_l_43
 (8 11)  (80 219)  (80 219)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_42
 (10 11)  (82 219)  (82 219)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_42
 (12 11)  (84 219)  (84 219)  routing T_2_13.sp4_v_b_5 <X> T_2_13.sp4_v_t_45
 (21 11)  (93 219)  (93 219)  routing T_2_13.bnl_op_7 <X> T_2_13.lc_trk_g2_7
 (26 11)  (98 219)  (98 219)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 219)  (99 219)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 219)  (100 219)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 219)  (101 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (21 12)  (93 220)  (93 220)  routing T_2_13.bnl_op_3 <X> T_2_13.lc_trk_g3_3
 (22 12)  (94 220)  (94 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (98 220)  (98 220)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 220)  (101 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 220)  (104 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 220)  (105 220)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 220)  (107 220)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.input_2_6
 (36 12)  (108 220)  (108 220)  LC_6 Logic Functioning bit
 (37 12)  (109 220)  (109 220)  LC_6 Logic Functioning bit
 (40 12)  (112 220)  (112 220)  LC_6 Logic Functioning bit
 (41 12)  (113 220)  (113 220)  LC_6 Logic Functioning bit
 (51 12)  (123 220)  (123 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (124 220)  (124 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (93 221)  (93 221)  routing T_2_13.bnl_op_3 <X> T_2_13.lc_trk_g3_3
 (26 13)  (98 221)  (98 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 221)  (99 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 221)  (100 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 221)  (101 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 221)  (102 221)  routing T_2_13.lc_trk_g0_3 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 221)  (104 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 221)  (107 221)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.input_2_6
 (38 13)  (110 221)  (110 221)  LC_6 Logic Functioning bit
 (39 13)  (111 221)  (111 221)  LC_6 Logic Functioning bit
 (42 13)  (114 221)  (114 221)  LC_6 Logic Functioning bit
 (43 13)  (115 221)  (115 221)  LC_6 Logic Functioning bit
 (21 14)  (93 222)  (93 222)  routing T_2_13.sp4_h_r_39 <X> T_2_13.lc_trk_g3_7
 (22 14)  (94 222)  (94 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (95 222)  (95 222)  routing T_2_13.sp4_h_r_39 <X> T_2_13.lc_trk_g3_7
 (24 14)  (96 222)  (96 222)  routing T_2_13.sp4_h_r_39 <X> T_2_13.lc_trk_g3_7
 (25 14)  (97 222)  (97 222)  routing T_2_13.bnl_op_6 <X> T_2_13.lc_trk_g3_6
 (32 14)  (104 222)  (104 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 222)  (106 222)  routing T_2_13.lc_trk_g1_3 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (110 222)  (110 222)  LC_7 Logic Functioning bit
 (39 14)  (111 222)  (111 222)  LC_7 Logic Functioning bit
 (42 14)  (114 222)  (114 222)  LC_7 Logic Functioning bit
 (43 14)  (115 222)  (115 222)  LC_7 Logic Functioning bit
 (50 14)  (122 222)  (122 222)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (76 223)  (76 223)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_h_l_44
 (22 15)  (94 223)  (94 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (97 223)  (97 223)  routing T_2_13.bnl_op_6 <X> T_2_13.lc_trk_g3_6
 (31 15)  (103 223)  (103 223)  routing T_2_13.lc_trk_g1_3 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (110 223)  (110 223)  LC_7 Logic Functioning bit
 (39 15)  (111 223)  (111 223)  LC_7 Logic Functioning bit
 (42 15)  (114 223)  (114 223)  LC_7 Logic Functioning bit
 (43 15)  (115 223)  (115 223)  LC_7 Logic Functioning bit


LogicTile_3_13

 (14 0)  (140 208)  (140 208)  routing T_3_13.sp4_v_b_0 <X> T_3_13.lc_trk_g0_0
 (16 0)  (142 208)  (142 208)  routing T_3_13.sp4_v_b_9 <X> T_3_13.lc_trk_g0_1
 (17 0)  (143 208)  (143 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (144 208)  (144 208)  routing T_3_13.sp4_v_b_9 <X> T_3_13.lc_trk_g0_1
 (29 0)  (155 208)  (155 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 208)  (158 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 208)  (159 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 208)  (160 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 208)  (161 208)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.input_2_0
 (39 0)  (165 208)  (165 208)  LC_0 Logic Functioning bit
 (40 0)  (166 208)  (166 208)  LC_0 Logic Functioning bit
 (41 0)  (167 208)  (167 208)  LC_0 Logic Functioning bit
 (43 0)  (169 208)  (169 208)  LC_0 Logic Functioning bit
 (16 1)  (142 209)  (142 209)  routing T_3_13.sp4_v_b_0 <X> T_3_13.lc_trk_g0_0
 (17 1)  (143 209)  (143 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (144 209)  (144 209)  routing T_3_13.sp4_v_b_9 <X> T_3_13.lc_trk_g0_1
 (22 1)  (148 209)  (148 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 209)  (150 209)  routing T_3_13.bot_op_2 <X> T_3_13.lc_trk_g0_2
 (26 1)  (152 209)  (152 209)  routing T_3_13.lc_trk_g2_2 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 209)  (154 209)  routing T_3_13.lc_trk_g2_2 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 209)  (155 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 209)  (157 209)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 209)  (158 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (162 209)  (162 209)  LC_0 Logic Functioning bit
 (38 1)  (164 209)  (164 209)  LC_0 Logic Functioning bit
 (40 1)  (166 209)  (166 209)  LC_0 Logic Functioning bit
 (41 1)  (167 209)  (167 209)  LC_0 Logic Functioning bit
 (42 1)  (168 209)  (168 209)  LC_0 Logic Functioning bit
 (43 1)  (169 209)  (169 209)  LC_0 Logic Functioning bit
 (6 2)  (132 210)  (132 210)  routing T_3_13.sp4_v_b_9 <X> T_3_13.sp4_v_t_37
 (15 2)  (141 210)  (141 210)  routing T_3_13.sp4_v_b_21 <X> T_3_13.lc_trk_g0_5
 (16 2)  (142 210)  (142 210)  routing T_3_13.sp4_v_b_21 <X> T_3_13.lc_trk_g0_5
 (17 2)  (143 210)  (143 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (155 210)  (155 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 210)  (157 210)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 210)  (158 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (161 210)  (161 210)  routing T_3_13.lc_trk_g2_5 <X> T_3_13.input_2_1
 (37 2)  (163 210)  (163 210)  LC_1 Logic Functioning bit
 (5 3)  (131 211)  (131 211)  routing T_3_13.sp4_v_b_9 <X> T_3_13.sp4_v_t_37
 (13 3)  (139 211)  (139 211)  routing T_3_13.sp4_v_b_9 <X> T_3_13.sp4_h_l_39
 (14 3)  (140 211)  (140 211)  routing T_3_13.sp4_h_r_4 <X> T_3_13.lc_trk_g0_4
 (15 3)  (141 211)  (141 211)  routing T_3_13.sp4_h_r_4 <X> T_3_13.lc_trk_g0_4
 (16 3)  (142 211)  (142 211)  routing T_3_13.sp4_h_r_4 <X> T_3_13.lc_trk_g0_4
 (17 3)  (143 211)  (143 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (148 211)  (148 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 211)  (149 211)  routing T_3_13.sp4_v_b_22 <X> T_3_13.lc_trk_g0_6
 (24 3)  (150 211)  (150 211)  routing T_3_13.sp4_v_b_22 <X> T_3_13.lc_trk_g0_6
 (27 3)  (153 211)  (153 211)  routing T_3_13.lc_trk_g1_0 <X> T_3_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 211)  (155 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 211)  (157 211)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 211)  (158 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (159 211)  (159 211)  routing T_3_13.lc_trk_g2_5 <X> T_3_13.input_2_1
 (36 3)  (162 211)  (162 211)  LC_1 Logic Functioning bit
 (37 3)  (163 211)  (163 211)  LC_1 Logic Functioning bit
 (42 3)  (168 211)  (168 211)  LC_1 Logic Functioning bit
 (43 3)  (169 211)  (169 211)  LC_1 Logic Functioning bit
 (21 4)  (147 212)  (147 212)  routing T_3_13.sp4_v_b_11 <X> T_3_13.lc_trk_g1_3
 (22 4)  (148 212)  (148 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (149 212)  (149 212)  routing T_3_13.sp4_v_b_11 <X> T_3_13.lc_trk_g1_3
 (29 4)  (155 212)  (155 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 212)  (157 212)  routing T_3_13.lc_trk_g0_5 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 212)  (158 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (43 4)  (169 212)  (169 212)  LC_2 Logic Functioning bit
 (15 5)  (141 213)  (141 213)  routing T_3_13.sp4_v_t_5 <X> T_3_13.lc_trk_g1_0
 (16 5)  (142 213)  (142 213)  routing T_3_13.sp4_v_t_5 <X> T_3_13.lc_trk_g1_0
 (17 5)  (143 213)  (143 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (147 213)  (147 213)  routing T_3_13.sp4_v_b_11 <X> T_3_13.lc_trk_g1_3
 (22 5)  (148 213)  (148 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (149 213)  (149 213)  routing T_3_13.sp4_v_b_18 <X> T_3_13.lc_trk_g1_2
 (24 5)  (150 213)  (150 213)  routing T_3_13.sp4_v_b_18 <X> T_3_13.lc_trk_g1_2
 (29 5)  (155 213)  (155 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 213)  (158 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (159 213)  (159 213)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.input_2_2
 (34 5)  (160 213)  (160 213)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.input_2_2
 (21 6)  (147 214)  (147 214)  routing T_3_13.bnr_op_7 <X> T_3_13.lc_trk_g1_7
 (22 6)  (148 214)  (148 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (151 214)  (151 214)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g1_6
 (26 6)  (152 214)  (152 214)  routing T_3_13.lc_trk_g0_5 <X> T_3_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 214)  (153 214)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 214)  (154 214)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 214)  (155 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 214)  (156 214)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 214)  (157 214)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 214)  (158 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 214)  (160 214)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 214)  (161 214)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_3
 (41 6)  (167 214)  (167 214)  LC_3 Logic Functioning bit
 (43 6)  (169 214)  (169 214)  LC_3 Logic Functioning bit
 (21 7)  (147 215)  (147 215)  routing T_3_13.bnr_op_7 <X> T_3_13.lc_trk_g1_7
 (22 7)  (148 215)  (148 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (150 215)  (150 215)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g1_6
 (25 7)  (151 215)  (151 215)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g1_6
 (29 7)  (155 215)  (155 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 215)  (156 215)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 215)  (157 215)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 215)  (158 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 215)  (160 215)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_3
 (35 7)  (161 215)  (161 215)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_3
 (38 7)  (164 215)  (164 215)  LC_3 Logic Functioning bit
 (41 7)  (167 215)  (167 215)  LC_3 Logic Functioning bit
 (43 7)  (169 215)  (169 215)  LC_3 Logic Functioning bit
 (26 8)  (152 216)  (152 216)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 216)  (153 216)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 216)  (154 216)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 216)  (155 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 216)  (158 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 216)  (159 216)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 216)  (160 216)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (165 216)  (165 216)  LC_4 Logic Functioning bit
 (40 8)  (166 216)  (166 216)  LC_4 Logic Functioning bit
 (50 8)  (176 216)  (176 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (148 217)  (148 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (152 217)  (152 217)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 217)  (153 217)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 217)  (155 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 217)  (157 217)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 217)  (166 217)  LC_4 Logic Functioning bit
 (5 10)  (131 218)  (131 218)  routing T_3_13.sp4_v_b_6 <X> T_3_13.sp4_h_l_43
 (15 10)  (141 218)  (141 218)  routing T_3_13.sp4_h_r_45 <X> T_3_13.lc_trk_g2_5
 (16 10)  (142 218)  (142 218)  routing T_3_13.sp4_h_r_45 <X> T_3_13.lc_trk_g2_5
 (17 10)  (143 218)  (143 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (144 218)  (144 218)  routing T_3_13.sp4_h_r_45 <X> T_3_13.lc_trk_g2_5
 (21 10)  (147 218)  (147 218)  routing T_3_13.sp4_v_t_26 <X> T_3_13.lc_trk_g2_7
 (22 10)  (148 218)  (148 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 218)  (149 218)  routing T_3_13.sp4_v_t_26 <X> T_3_13.lc_trk_g2_7
 (26 10)  (152 218)  (152 218)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 218)  (155 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 218)  (158 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 218)  (159 218)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 218)  (160 218)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 218)  (163 218)  LC_5 Logic Functioning bit
 (38 10)  (164 218)  (164 218)  LC_5 Logic Functioning bit
 (39 10)  (165 218)  (165 218)  LC_5 Logic Functioning bit
 (41 10)  (167 218)  (167 218)  LC_5 Logic Functioning bit
 (42 10)  (168 218)  (168 218)  LC_5 Logic Functioning bit
 (18 11)  (144 219)  (144 219)  routing T_3_13.sp4_h_r_45 <X> T_3_13.lc_trk_g2_5
 (21 11)  (147 219)  (147 219)  routing T_3_13.sp4_v_t_26 <X> T_3_13.lc_trk_g2_7
 (26 11)  (152 219)  (152 219)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 219)  (154 219)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 219)  (155 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 219)  (158 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (160 219)  (160 219)  routing T_3_13.lc_trk_g1_2 <X> T_3_13.input_2_5
 (35 11)  (161 219)  (161 219)  routing T_3_13.lc_trk_g1_2 <X> T_3_13.input_2_5
 (36 11)  (162 219)  (162 219)  LC_5 Logic Functioning bit
 (38 11)  (164 219)  (164 219)  LC_5 Logic Functioning bit
 (39 11)  (165 219)  (165 219)  LC_5 Logic Functioning bit
 (40 11)  (166 219)  (166 219)  LC_5 Logic Functioning bit
 (41 11)  (167 219)  (167 219)  LC_5 Logic Functioning bit
 (42 11)  (168 219)  (168 219)  LC_5 Logic Functioning bit
 (43 11)  (169 219)  (169 219)  LC_5 Logic Functioning bit
 (15 12)  (141 220)  (141 220)  routing T_3_13.rgt_op_1 <X> T_3_13.lc_trk_g3_1
 (17 12)  (143 220)  (143 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 220)  (144 220)  routing T_3_13.rgt_op_1 <X> T_3_13.lc_trk_g3_1
 (25 12)  (151 220)  (151 220)  routing T_3_13.wire_logic_cluster/lc_2/out <X> T_3_13.lc_trk_g3_2
 (17 13)  (143 221)  (143 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (148 221)  (148 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (6 14)  (132 222)  (132 222)  routing T_3_13.sp4_v_b_6 <X> T_3_13.sp4_v_t_44
 (14 14)  (140 222)  (140 222)  routing T_3_13.rgt_op_4 <X> T_3_13.lc_trk_g3_4
 (21 14)  (147 222)  (147 222)  routing T_3_13.bnl_op_7 <X> T_3_13.lc_trk_g3_7
 (22 14)  (148 222)  (148 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (152 222)  (152 222)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 222)  (153 222)  routing T_3_13.lc_trk_g1_3 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 222)  (155 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 222)  (158 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (166 222)  (166 222)  LC_7 Logic Functioning bit
 (41 14)  (167 222)  (167 222)  LC_7 Logic Functioning bit
 (42 14)  (168 222)  (168 222)  LC_7 Logic Functioning bit
 (43 14)  (169 222)  (169 222)  LC_7 Logic Functioning bit
 (5 15)  (131 223)  (131 223)  routing T_3_13.sp4_v_b_6 <X> T_3_13.sp4_v_t_44
 (13 15)  (139 223)  (139 223)  routing T_3_13.sp4_v_b_6 <X> T_3_13.sp4_h_l_46
 (15 15)  (141 223)  (141 223)  routing T_3_13.rgt_op_4 <X> T_3_13.lc_trk_g3_4
 (17 15)  (143 223)  (143 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (147 223)  (147 223)  routing T_3_13.bnl_op_7 <X> T_3_13.lc_trk_g3_7
 (27 15)  (153 223)  (153 223)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 223)  (154 223)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 223)  (155 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 223)  (156 223)  routing T_3_13.lc_trk_g1_3 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 223)  (157 223)  routing T_3_13.lc_trk_g0_2 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 223)  (162 223)  LC_7 Logic Functioning bit
 (37 15)  (163 223)  (163 223)  LC_7 Logic Functioning bit
 (38 15)  (164 223)  (164 223)  LC_7 Logic Functioning bit
 (39 15)  (165 223)  (165 223)  LC_7 Logic Functioning bit


LogicTile_4_13

 (22 0)  (202 208)  (202 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (203 208)  (203 208)  routing T_4_13.sp4_v_b_19 <X> T_4_13.lc_trk_g0_3
 (24 0)  (204 208)  (204 208)  routing T_4_13.sp4_v_b_19 <X> T_4_13.lc_trk_g0_3
 (25 0)  (205 208)  (205 208)  routing T_4_13.lft_op_2 <X> T_4_13.lc_trk_g0_2
 (22 1)  (202 209)  (202 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (204 209)  (204 209)  routing T_4_13.lft_op_2 <X> T_4_13.lc_trk_g0_2
 (0 2)  (180 210)  (180 210)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (1 2)  (181 210)  (181 210)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (182 210)  (182 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (211 210)  (211 210)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 210)  (212 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 210)  (213 210)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 210)  (214 210)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 210)  (216 210)  LC_1 Logic Functioning bit
 (37 2)  (217 210)  (217 210)  LC_1 Logic Functioning bit
 (38 2)  (218 210)  (218 210)  LC_1 Logic Functioning bit
 (39 2)  (219 210)  (219 210)  LC_1 Logic Functioning bit
 (45 2)  (225 210)  (225 210)  LC_1 Logic Functioning bit
 (48 2)  (228 210)  (228 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (188 211)  (188 211)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_v_t_36
 (9 3)  (189 211)  (189 211)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_v_t_36
 (10 3)  (190 211)  (190 211)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_v_t_36
 (22 3)  (202 211)  (202 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (205 211)  (205 211)  routing T_4_13.sp4_r_v_b_30 <X> T_4_13.lc_trk_g0_6
 (36 3)  (216 211)  (216 211)  LC_1 Logic Functioning bit
 (37 3)  (217 211)  (217 211)  LC_1 Logic Functioning bit
 (38 3)  (218 211)  (218 211)  LC_1 Logic Functioning bit
 (39 3)  (219 211)  (219 211)  LC_1 Logic Functioning bit
 (47 3)  (227 211)  (227 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (228 211)  (228 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (232 211)  (232 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (181 212)  (181 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (194 212)  (194 212)  routing T_4_13.bnr_op_0 <X> T_4_13.lc_trk_g1_0
 (21 4)  (201 212)  (201 212)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g1_3
 (22 4)  (202 212)  (202 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (212 212)  (212 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 212)  (213 212)  routing T_4_13.lc_trk_g2_1 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 212)  (216 212)  LC_2 Logic Functioning bit
 (38 4)  (218 212)  (218 212)  LC_2 Logic Functioning bit
 (0 5)  (180 213)  (180 213)  routing T_4_13.glb_netwk_3 <X> T_4_13.wire_logic_cluster/lc_7/cen
 (14 5)  (194 213)  (194 213)  routing T_4_13.bnr_op_0 <X> T_4_13.lc_trk_g1_0
 (17 5)  (197 213)  (197 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (206 213)  (206 213)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 213)  (207 213)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 213)  (208 213)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 213)  (209 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (217 213)  (217 213)  LC_2 Logic Functioning bit
 (39 5)  (219 213)  (219 213)  LC_2 Logic Functioning bit
 (48 5)  (228 213)  (228 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (196 214)  (196 214)  routing T_4_13.sp12_h_r_13 <X> T_4_13.lc_trk_g1_5
 (17 6)  (197 214)  (197 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (207 214)  (207 214)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 214)  (209 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 214)  (210 214)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 214)  (212 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 214)  (213 214)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 214)  (214 214)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 214)  (217 214)  LC_3 Logic Functioning bit
 (39 6)  (219 214)  (219 214)  LC_3 Logic Functioning bit
 (40 6)  (220 214)  (220 214)  LC_3 Logic Functioning bit
 (42 6)  (222 214)  (222 214)  LC_3 Logic Functioning bit
 (28 7)  (208 215)  (208 215)  routing T_4_13.lc_trk_g2_1 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 215)  (209 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 215)  (211 215)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (41 7)  (221 215)  (221 215)  LC_3 Logic Functioning bit
 (43 7)  (223 215)  (223 215)  LC_3 Logic Functioning bit
 (17 8)  (197 216)  (197 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 216)  (198 216)  routing T_4_13.wire_logic_cluster/lc_1/out <X> T_4_13.lc_trk_g2_1
 (26 8)  (206 216)  (206 216)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 216)  (207 216)  routing T_4_13.lc_trk_g1_0 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 216)  (209 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 216)  (212 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 216)  (216 216)  LC_4 Logic Functioning bit
 (40 8)  (220 216)  (220 216)  LC_4 Logic Functioning bit
 (42 8)  (222 216)  (222 216)  LC_4 Logic Functioning bit
 (43 8)  (223 216)  (223 216)  LC_4 Logic Functioning bit
 (50 8)  (230 216)  (230 216)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (206 217)  (206 217)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 217)  (209 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 217)  (211 217)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (38 9)  (218 217)  (218 217)  LC_4 Logic Functioning bit
 (39 9)  (219 217)  (219 217)  LC_4 Logic Functioning bit
 (40 9)  (220 217)  (220 217)  LC_4 Logic Functioning bit
 (42 9)  (222 217)  (222 217)  LC_4 Logic Functioning bit
 (43 9)  (223 217)  (223 217)  LC_4 Logic Functioning bit
 (12 10)  (192 218)  (192 218)  routing T_4_13.sp4_v_b_8 <X> T_4_13.sp4_h_l_45
 (27 10)  (207 218)  (207 218)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 218)  (209 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 218)  (211 218)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 218)  (212 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 218)  (216 218)  LC_5 Logic Functioning bit
 (39 10)  (219 218)  (219 218)  LC_5 Logic Functioning bit
 (40 10)  (220 218)  (220 218)  LC_5 Logic Functioning bit
 (26 11)  (206 219)  (206 219)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 219)  (209 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 219)  (210 219)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 219)  (211 219)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 219)  (212 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (214 219)  (214 219)  routing T_4_13.lc_trk_g1_0 <X> T_4_13.input_2_5
 (36 11)  (216 219)  (216 219)  LC_5 Logic Functioning bit
 (38 11)  (218 219)  (218 219)  LC_5 Logic Functioning bit
 (39 11)  (219 219)  (219 219)  LC_5 Logic Functioning bit
 (41 11)  (221 219)  (221 219)  LC_5 Logic Functioning bit
 (42 11)  (222 219)  (222 219)  LC_5 Logic Functioning bit
 (43 11)  (223 219)  (223 219)  LC_5 Logic Functioning bit
 (14 12)  (194 220)  (194 220)  routing T_4_13.sp4_v_t_21 <X> T_4_13.lc_trk_g3_0
 (22 12)  (202 220)  (202 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 220)  (203 220)  routing T_4_13.sp4_h_r_27 <X> T_4_13.lc_trk_g3_3
 (24 12)  (204 220)  (204 220)  routing T_4_13.sp4_h_r_27 <X> T_4_13.lc_trk_g3_3
 (25 12)  (205 220)  (205 220)  routing T_4_13.bnl_op_2 <X> T_4_13.lc_trk_g3_2
 (27 12)  (207 220)  (207 220)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 220)  (208 220)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 220)  (209 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 220)  (210 220)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 220)  (212 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 220)  (213 220)  routing T_4_13.lc_trk_g3_2 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 220)  (214 220)  routing T_4_13.lc_trk_g3_2 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 220)  (216 220)  LC_6 Logic Functioning bit
 (39 12)  (219 220)  (219 220)  LC_6 Logic Functioning bit
 (41 12)  (221 220)  (221 220)  LC_6 Logic Functioning bit
 (42 12)  (222 220)  (222 220)  LC_6 Logic Functioning bit
 (50 12)  (230 220)  (230 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (194 221)  (194 221)  routing T_4_13.sp4_v_t_21 <X> T_4_13.lc_trk_g3_0
 (16 13)  (196 221)  (196 221)  routing T_4_13.sp4_v_t_21 <X> T_4_13.lc_trk_g3_0
 (17 13)  (197 221)  (197 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (201 221)  (201 221)  routing T_4_13.sp4_h_r_27 <X> T_4_13.lc_trk_g3_3
 (22 13)  (202 221)  (202 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 221)  (205 221)  routing T_4_13.bnl_op_2 <X> T_4_13.lc_trk_g3_2
 (30 13)  (210 221)  (210 221)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 221)  (211 221)  routing T_4_13.lc_trk_g3_2 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 221)  (216 221)  LC_6 Logic Functioning bit
 (39 13)  (219 221)  (219 221)  LC_6 Logic Functioning bit
 (41 13)  (221 221)  (221 221)  LC_6 Logic Functioning bit
 (42 13)  (222 221)  (222 221)  LC_6 Logic Functioning bit
 (1 14)  (181 222)  (181 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 222)  (195 222)  routing T_4_13.sp4_v_t_32 <X> T_4_13.lc_trk_g3_5
 (16 14)  (196 222)  (196 222)  routing T_4_13.sp4_v_t_32 <X> T_4_13.lc_trk_g3_5
 (17 14)  (197 222)  (197 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (202 222)  (202 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (207 222)  (207 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 222)  (208 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 222)  (209 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 222)  (210 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 222)  (212 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (43 14)  (223 222)  (223 222)  LC_7 Logic Functioning bit
 (50 14)  (230 222)  (230 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (202 223)  (202 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (205 223)  (205 223)  routing T_4_13.sp4_r_v_b_46 <X> T_4_13.lc_trk_g3_6
 (27 15)  (207 223)  (207 223)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 223)  (208 223)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 223)  (209 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 223)  (210 223)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 223)  (211 223)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (218 223)  (218 223)  LC_7 Logic Functioning bit
 (41 15)  (221 223)  (221 223)  LC_7 Logic Functioning bit
 (43 15)  (223 223)  (223 223)  LC_7 Logic Functioning bit


LogicTile_5_13

 (15 1)  (249 209)  (249 209)  routing T_5_13.bot_op_0 <X> T_5_13.lc_trk_g0_0
 (17 1)  (251 209)  (251 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (14 2)  (248 210)  (248 210)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (26 2)  (260 210)  (260 210)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 210)  (263 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 210)  (264 210)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 210)  (266 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 210)  (267 210)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 210)  (269 210)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (39 2)  (273 210)  (273 210)  LC_1 Logic Functioning bit
 (40 2)  (274 210)  (274 210)  LC_1 Logic Functioning bit
 (41 2)  (275 210)  (275 210)  LC_1 Logic Functioning bit
 (46 2)  (280 210)  (280 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (248 211)  (248 211)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (16 3)  (250 211)  (250 211)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (17 3)  (251 211)  (251 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (262 211)  (262 211)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 211)  (263 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 211)  (265 211)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 211)  (266 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (268 211)  (268 211)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (35 3)  (269 211)  (269 211)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (38 3)  (272 211)  (272 211)  LC_1 Logic Functioning bit
 (39 3)  (273 211)  (273 211)  LC_1 Logic Functioning bit
 (40 3)  (274 211)  (274 211)  LC_1 Logic Functioning bit
 (41 3)  (275 211)  (275 211)  LC_1 Logic Functioning bit
 (15 4)  (249 212)  (249 212)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g1_1
 (17 4)  (251 212)  (251 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 212)  (252 212)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g1_1
 (22 5)  (256 213)  (256 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (257 213)  (257 213)  routing T_5_13.sp12_h_r_10 <X> T_5_13.lc_trk_g1_2
 (10 6)  (244 214)  (244 214)  routing T_5_13.sp4_v_b_11 <X> T_5_13.sp4_h_l_41
 (25 6)  (259 214)  (259 214)  routing T_5_13.sp4_v_t_3 <X> T_5_13.lc_trk_g1_6
 (22 7)  (256 215)  (256 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 215)  (257 215)  routing T_5_13.sp4_v_t_3 <X> T_5_13.lc_trk_g1_6
 (25 7)  (259 215)  (259 215)  routing T_5_13.sp4_v_t_3 <X> T_5_13.lc_trk_g1_6
 (25 8)  (259 216)  (259 216)  routing T_5_13.sp12_v_t_1 <X> T_5_13.lc_trk_g2_2
 (22 9)  (256 217)  (256 217)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (258 217)  (258 217)  routing T_5_13.sp12_v_t_1 <X> T_5_13.lc_trk_g2_2
 (25 9)  (259 217)  (259 217)  routing T_5_13.sp12_v_t_1 <X> T_5_13.lc_trk_g2_2
 (11 10)  (245 218)  (245 218)  routing T_5_13.sp4_v_b_0 <X> T_5_13.sp4_v_t_45
 (13 10)  (247 218)  (247 218)  routing T_5_13.sp4_v_b_0 <X> T_5_13.sp4_v_t_45
 (16 10)  (250 218)  (250 218)  routing T_5_13.sp4_v_b_37 <X> T_5_13.lc_trk_g2_5
 (17 10)  (251 218)  (251 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 218)  (252 218)  routing T_5_13.sp4_v_b_37 <X> T_5_13.lc_trk_g2_5
 (9 11)  (243 219)  (243 219)  routing T_5_13.sp4_v_b_11 <X> T_5_13.sp4_v_t_42
 (10 11)  (244 219)  (244 219)  routing T_5_13.sp4_v_b_11 <X> T_5_13.sp4_v_t_42
 (18 11)  (252 219)  (252 219)  routing T_5_13.sp4_v_b_37 <X> T_5_13.lc_trk_g2_5
 (25 12)  (259 220)  (259 220)  routing T_5_13.sp4_v_t_23 <X> T_5_13.lc_trk_g3_2
 (22 13)  (256 221)  (256 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (257 221)  (257 221)  routing T_5_13.sp4_v_t_23 <X> T_5_13.lc_trk_g3_2
 (25 13)  (259 221)  (259 221)  routing T_5_13.sp4_v_t_23 <X> T_5_13.lc_trk_g3_2
 (29 14)  (263 222)  (263 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 222)  (266 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 222)  (268 222)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 222)  (270 222)  LC_7 Logic Functioning bit
 (37 14)  (271 222)  (271 222)  LC_7 Logic Functioning bit
 (38 14)  (272 222)  (272 222)  LC_7 Logic Functioning bit
 (40 14)  (274 222)  (274 222)  LC_7 Logic Functioning bit
 (26 15)  (260 223)  (260 223)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 223)  (261 223)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 223)  (263 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 223)  (266 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (267 223)  (267 223)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.input_2_7
 (34 15)  (268 223)  (268 223)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.input_2_7
 (35 15)  (269 223)  (269 223)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.input_2_7
 (38 15)  (272 223)  (272 223)  LC_7 Logic Functioning bit
 (40 15)  (274 223)  (274 223)  LC_7 Logic Functioning bit
 (42 15)  (276 223)  (276 223)  LC_7 Logic Functioning bit
 (43 15)  (277 223)  (277 223)  LC_7 Logic Functioning bit


LogicTile_6_13

 (8 5)  (296 213)  (296 213)  routing T_6_13.sp4_h_l_47 <X> T_6_13.sp4_v_b_4
 (9 5)  (297 213)  (297 213)  routing T_6_13.sp4_h_l_47 <X> T_6_13.sp4_v_b_4
 (10 5)  (298 213)  (298 213)  routing T_6_13.sp4_h_l_47 <X> T_6_13.sp4_v_b_4
 (5 13)  (293 221)  (293 221)  routing T_6_13.sp4_h_r_9 <X> T_6_13.sp4_v_b_9


LogicTile_7_13

 (10 6)  (352 214)  (352 214)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_h_l_41


RAM_Tile_8_13

 (11 0)  (407 208)  (407 208)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_v_b_2
 (22 0)  (418 208)  (418 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 208)  (419 208)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (24 0)  (420 208)  (420 208)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 209)  (417 209)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (26 1)  (422 209)  (422 209)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.input0_0
 (28 1)  (424 209)  (424 209)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (15 3)  (411 211)  (411 211)  routing T_8_13.sp4_v_b_20 <X> T_8_13.lc_trk_g0_4
 (16 3)  (412 211)  (412 211)  routing T_8_13.sp4_v_b_20 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g0_5
 (27 3)  (423 211)  (423 211)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (15 4)  (411 212)  (411 212)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g1_1
 (16 4)  (412 212)  (412 212)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g1_1
 (17 4)  (413 212)  (413 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 212)  (414 212)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g1_1
 (8 5)  (404 213)  (404 213)  routing T_8_13.sp4_v_t_36 <X> T_8_13.sp4_v_b_4
 (10 5)  (406 213)  (406 213)  routing T_8_13.sp4_v_t_36 <X> T_8_13.sp4_v_b_4
 (14 5)  (410 213)  (410 213)  routing T_8_13.sp12_h_l_15 <X> T_8_13.lc_trk_g1_0
 (16 5)  (412 213)  (412 213)  routing T_8_13.sp12_h_l_15 <X> T_8_13.lc_trk_g1_0
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (27 5)  (423 213)  (423 213)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input0_2
 (28 5)  (424 213)  (424 213)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input0_2
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (15 6)  (411 214)  (411 214)  routing T_8_13.sp4_v_t_8 <X> T_8_13.lc_trk_g1_5
 (16 6)  (412 214)  (412 214)  routing T_8_13.sp4_v_t_8 <X> T_8_13.lc_trk_g1_5
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (14 7)  (410 215)  (410 215)  routing T_8_13.sp4_r_v_b_28 <X> T_8_13.lc_trk_g1_4
 (17 7)  (413 215)  (413 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (423 215)  (423 215)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.input0_3
 (28 7)  (424 215)  (424 215)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.input0_3
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (3 8)  (399 216)  (399 216)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (6 8)  (402 216)  (402 216)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_b_6
 (21 8)  (417 216)  (417 216)  routing T_8_13.sp4_h_r_43 <X> T_8_13.lc_trk_g2_3
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 216)  (419 216)  routing T_8_13.sp4_h_r_43 <X> T_8_13.lc_trk_g2_3
 (24 8)  (420 216)  (420 216)  routing T_8_13.sp4_h_r_43 <X> T_8_13.lc_trk_g2_3
 (26 8)  (422 216)  (422 216)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.input0_4
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (434 216)  (434 216)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (3 9)  (399 217)  (399 217)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (21 9)  (417 217)  (417 217)  routing T_8_13.sp4_h_r_43 <X> T_8_13.lc_trk_g2_3
 (22 9)  (418 217)  (418 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.wire_bram/ram/WDATA_11
 (17 10)  (413 218)  (413 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (35 10)  (431 218)  (431 218)  routing T_8_13.lc_trk_g2_5 <X> T_8_13.input2_5
 (8 11)  (404 219)  (404 219)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_42
 (9 11)  (405 219)  (405 219)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_42
 (10 11)  (406 219)  (406 219)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_42
 (18 11)  (414 219)  (414 219)  routing T_8_13.sp4_r_v_b_37 <X> T_8_13.lc_trk_g2_5
 (26 11)  (422 219)  (422 219)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_5
 (28 11)  (424 219)  (424 219)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 219)  (428 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (429 219)  (429 219)  routing T_8_13.lc_trk_g2_5 <X> T_8_13.input2_5
 (10 12)  (406 220)  (406 220)  routing T_8_13.sp4_v_t_40 <X> T_8_13.sp4_h_r_10
 (17 12)  (413 220)  (413 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (418 220)  (418 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (4 13)  (400 221)  (400 221)  routing T_8_13.sp4_v_t_41 <X> T_8_13.sp4_h_r_9
 (14 13)  (410 221)  (410 221)  routing T_8_13.sp4_r_v_b_40 <X> T_8_13.lc_trk_g3_0
 (17 13)  (413 221)  (413 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 221)  (414 221)  routing T_8_13.sp4_r_v_b_41 <X> T_8_13.lc_trk_g3_1
 (27 13)  (423 221)  (423 221)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.input0_6
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 221)  (428 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 221)  (429 221)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input2_6
 (34 13)  (430 221)  (430 221)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input2_6
 (35 13)  (431 221)  (431 221)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input2_6
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 222)  (399 222)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (26 14)  (422 222)  (422 222)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_7
 (35 14)  (431 222)  (431 222)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.input2_7
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (3 15)  (399 223)  (399 223)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (27 15)  (423 223)  (423 223)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_9_13

 (11 0)  (449 208)  (449 208)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_v_b_2
 (13 0)  (451 208)  (451 208)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_v_b_2
 (8 1)  (446 209)  (446 209)  routing T_9_13.sp4_v_t_47 <X> T_9_13.sp4_v_b_1
 (10 1)  (448 209)  (448 209)  routing T_9_13.sp4_v_t_47 <X> T_9_13.sp4_v_b_1
 (4 9)  (442 217)  (442 217)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_h_r_6
 (8 9)  (446 217)  (446 217)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_b_7
 (5 10)  (443 218)  (443 218)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_h_l_43
 (6 11)  (444 219)  (444 219)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_h_l_43
 (8 11)  (446 219)  (446 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (9 11)  (447 219)  (447 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (9 13)  (447 221)  (447 221)  routing T_9_13.sp4_v_t_47 <X> T_9_13.sp4_v_b_10
 (12 13)  (450 221)  (450 221)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_b_11
 (13 14)  (451 222)  (451 222)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_46
 (12 15)  (450 223)  (450 223)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_46


LogicTile_10_13

 (5 14)  (497 222)  (497 222)  routing T_10_13.sp4_v_t_38 <X> T_10_13.sp4_h_l_44
 (4 15)  (496 223)  (496 223)  routing T_10_13.sp4_v_t_38 <X> T_10_13.sp4_h_l_44
 (6 15)  (498 223)  (498 223)  routing T_10_13.sp4_v_t_38 <X> T_10_13.sp4_h_l_44


LogicTile_12_13

 (3 0)  (603 208)  (603 208)  routing T_12_13.sp12_v_t_23 <X> T_12_13.sp12_v_b_0
 (3 2)  (603 210)  (603 210)  routing T_12_13.sp12_v_t_23 <X> T_12_13.sp12_h_l_23
 (8 2)  (608 210)  (608 210)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_h_l_36
 (3 4)  (603 212)  (603 212)  routing T_12_13.sp12_v_t_23 <X> T_12_13.sp12_h_r_0
 (11 4)  (611 212)  (611 212)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_b_5
 (8 5)  (608 213)  (608 213)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_v_b_4
 (9 5)  (609 213)  (609 213)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_v_b_4
 (10 5)  (610 213)  (610 213)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_v_b_4
 (5 6)  (605 214)  (605 214)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_38
 (4 7)  (604 215)  (604 215)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_38


LogicTile_13_13

 (4 8)  (658 216)  (658 216)  routing T_13_13.sp4_h_l_43 <X> T_13_13.sp4_v_b_6
 (11 8)  (665 216)  (665 216)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_v_b_8
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_h_l_43 <X> T_13_13.sp4_v_b_6
 (12 9)  (666 217)  (666 217)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_v_b_8
 (8 10)  (662 218)  (662 218)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_h_l_42
 (10 10)  (664 218)  (664 218)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_h_l_42
 (19 12)  (673 220)  (673 220)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (19 13)  (673 221)  (673 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (12 14)  (666 222)  (666 222)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_h_l_46
 (13 15)  (667 223)  (667 223)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_h_l_46


LogicTile_15_13

 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (9 8)  (771 216)  (771 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (10 8)  (772 216)  (772 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (12 12)  (774 220)  (774 220)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11
 (11 13)  (773 221)  (773 221)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11
 (13 13)  (775 221)  (775 221)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11


LogicTile_16_13

 (10 9)  (826 217)  (826 217)  routing T_16_13.sp4_h_r_2 <X> T_16_13.sp4_v_b_7


LogicTile_17_13

 (9 1)  (883 209)  (883 209)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_v_b_1
 (11 11)  (885 219)  (885 219)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_h_l_45
 (13 11)  (887 219)  (887 219)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_h_l_45
 (12 14)  (886 222)  (886 222)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_h_l_46
 (13 15)  (887 223)  (887 223)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_h_l_46


LogicTile_18_13

 (14 2)  (942 210)  (942 210)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g0_4
 (14 3)  (942 211)  (942 211)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g0_4
 (15 3)  (943 211)  (943 211)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g0_4
 (16 3)  (944 211)  (944 211)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (43 10)  (971 218)  (971 218)  LC_5 Logic Functioning bit
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (43 11)  (971 219)  (971 219)  LC_5 Logic Functioning bit
 (51 11)  (979 219)  (979 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (934 220)  (934 220)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_v_b_9
 (5 13)  (933 221)  (933 221)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_v_b_9
 (13 13)  (941 221)  (941 221)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_r_11


LogicTile_19_13

 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 208)  (1017 208)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (44 0)  (1026 208)  (1026 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (46 0)  (1028 208)  (1028 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (35 1)  (1017 209)  (1017 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (47 1)  (1029 209)  (1029 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1030 209)  (1030 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (988 210)  (988 210)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_t_37
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (44 2)  (1026 210)  (1026 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (47 2)  (1029 210)  (1029 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1034 210)  (1034 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1009 211)  (1009 211)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 211)  (1010 211)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (48 3)  (1030 211)  (1030 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (987 212)  (987 212)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_r_3
 (14 4)  (996 212)  (996 212)  routing T_19_13.wire_logic_cluster/lc_0/out <X> T_19_13.lc_trk_g1_0
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g1_2
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (44 4)  (1026 212)  (1026 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (47 4)  (1029 212)  (1029 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1010 213)  (1010 213)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (48 5)  (1030 213)  (1030 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g1_5
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g1_6
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (44 6)  (1026 214)  (1026 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (51 6)  (1033 214)  (1033 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1034 214)  (1034 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (48 7)  (1030 215)  (1030 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (988 216)  (988 216)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_6
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (44 8)  (1026 216)  (1026 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (46 8)  (1028 216)  (1028 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (987 217)  (987 217)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_6
 (15 9)  (997 217)  (997 217)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g2_0
 (16 9)  (998 217)  (998 217)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g2_0
 (17 9)  (999 217)  (999 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (44 10)  (1026 218)  (1026 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (46 10)  (1028 218)  (1028 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1030 218)  (1030 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1033 218)  (1033 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1034 218)  (1034 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.tnr_op_6 <X> T_19_13.lc_trk_g2_6
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (44 12)  (1026 220)  (1026 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (51 12)  (1033 220)  (1033 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (997 221)  (997 221)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (48 13)  (1030 221)  (1030 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 222)  (996 222)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g3_4
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 222)  (1010 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (44 14)  (1026 222)  (1026 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (48 14)  (1030 222)  (1030 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1033 222)  (1033 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (994 223)  (994 223)  routing T_19_13.sp4_h_l_46 <X> T_19_13.sp4_v_t_46
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.tnr_op_6 <X> T_19_13.lc_trk_g3_6
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 223)  (1010 223)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (41 15)  (1023 223)  (1023 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit
 (48 15)  (1030 223)  (1030 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_13

 (12 2)  (1048 210)  (1048 210)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_l_39
 (11 3)  (1047 211)  (1047 211)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_l_39


LogicTile_21_13

 (11 1)  (1101 209)  (1101 209)  routing T_21_13.sp4_h_l_39 <X> T_21_13.sp4_h_r_2
 (5 4)  (1095 212)  (1095 212)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_h_r_3
 (4 5)  (1094 213)  (1094 213)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_h_r_3
 (5 14)  (1095 222)  (1095 222)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_l_44
 (4 15)  (1094 223)  (1094 223)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_l_44
 (6 15)  (1096 223)  (1096 223)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_l_44


LogicTile_22_13

 (8 0)  (1152 208)  (1152 208)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_1
 (10 0)  (1154 208)  (1154 208)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_1
 (12 0)  (1156 208)  (1156 208)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (11 5)  (1155 213)  (1155 213)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_5
 (3 9)  (1147 217)  (1147 217)  routing T_22_13.sp12_h_l_22 <X> T_22_13.sp12_v_b_1
 (2 12)  (1146 220)  (1146 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_13

 (4 4)  (1202 212)  (1202 212)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (5 5)  (1203 213)  (1203 213)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (5 8)  (1203 216)  (1203 216)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_h_r_6
 (11 8)  (1209 216)  (1209 216)  routing T_23_13.sp4_v_t_40 <X> T_23_13.sp4_v_b_8
 (4 9)  (1202 217)  (1202 217)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_h_r_6
 (12 9)  (1210 217)  (1210 217)  routing T_23_13.sp4_v_t_40 <X> T_23_13.sp4_v_b_8
 (2 10)  (1200 218)  (1200 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_24_13

 (28 0)  (1280 208)  (1280 208)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 208)  (1282 208)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 208)  (1285 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 208)  (1287 208)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.input_2_0
 (40 0)  (1292 208)  (1292 208)  LC_0 Logic Functioning bit
 (53 0)  (1305 208)  (1305 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1278 209)  (1278 209)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 209)  (1279 209)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 209)  (1283 209)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 209)  (1285 209)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.input_2_0
 (34 1)  (1286 209)  (1286 209)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.input_2_0
 (35 1)  (1287 209)  (1287 209)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.input_2_0
 (48 1)  (1300 209)  (1300 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 4)  (1273 212)  (1273 212)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g1_3
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1275 212)  (1275 212)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g1_3
 (24 4)  (1276 212)  (1276 212)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g1_3
 (3 5)  (1255 213)  (1255 213)  routing T_24_13.sp12_h_l_23 <X> T_24_13.sp12_h_r_0
 (21 5)  (1273 213)  (1273 213)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g1_3
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 214)  (1282 214)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 214)  (1286 214)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 214)  (1287 214)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.input_2_3
 (39 6)  (1291 214)  (1291 214)  LC_3 Logic Functioning bit
 (26 7)  (1278 215)  (1278 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 215)  (1282 215)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 215)  (1284 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1285 215)  (1285 215)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.input_2_3
 (53 7)  (1305 215)  (1305 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 10)  (1255 218)  (1255 218)  routing T_24_13.sp12_v_t_22 <X> T_24_13.sp12_h_l_22
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 221)  (1275 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (24 13)  (1276 221)  (1276 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (25 13)  (1277 221)  (1277 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (22 14)  (1274 222)  (1274 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


RAM_Tile_25_13

 (13 0)  (1319 208)  (1319 208)  routing T_25_13.sp4_h_l_39 <X> T_25_13.sp4_v_b_2
 (21 0)  (1327 208)  (1327 208)  routing T_25_13.sp12_h_r_3 <X> T_25_13.lc_trk_g0_3
 (22 0)  (1328 208)  (1328 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 208)  (1330 208)  routing T_25_13.sp12_h_r_3 <X> T_25_13.lc_trk_g0_3
 (3 1)  (1309 209)  (1309 209)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_b_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 209)  (1318 209)  routing T_25_13.sp4_h_l_39 <X> T_25_13.sp4_v_b_2
 (21 1)  (1327 209)  (1327 209)  routing T_25_13.sp12_h_r_3 <X> T_25_13.lc_trk_g0_3
 (26 1)  (1332 209)  (1332 209)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_0
 (27 1)  (1333 209)  (1333 209)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_0
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 210)  (1323 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1324 211)  (1324 211)  routing T_25_13.sp4_r_v_b_29 <X> T_25_13.lc_trk_g0_5
 (26 3)  (1332 211)  (1332 211)  routing T_25_13.lc_trk_g0_3 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (4 4)  (1310 212)  (1310 212)  routing T_25_13.sp4_h_l_38 <X> T_25_13.sp4_v_b_3
 (25 4)  (1331 212)  (1331 212)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (26 4)  (1332 212)  (1332 212)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_2
 (5 5)  (1311 213)  (1311 213)  routing T_25_13.sp4_h_l_38 <X> T_25_13.sp4_v_b_3
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1329 213)  (1329 213)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (24 5)  (1330 213)  (1330 213)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (26 5)  (1332 213)  (1332 213)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_2
 (27 5)  (1333 213)  (1333 213)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (22 6)  (1328 214)  (1328 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1332 214)  (1332 214)  routing T_25_13.lc_trk_g0_5 <X> T_25_13.input0_3
 (3 7)  (1309 215)  (1309 215)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_t_23
 (5 7)  (1311 215)  (1311 215)  routing T_25_13.sp4_h_l_38 <X> T_25_13.sp4_v_t_38
 (21 7)  (1327 215)  (1327 215)  routing T_25_13.sp4_r_v_b_31 <X> T_25_13.lc_trk_g1_7
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (4 8)  (1310 216)  (1310 216)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_v_b_6
 (6 8)  (1312 216)  (1312 216)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_v_b_6
 (16 8)  (1322 216)  (1322 216)  routing T_25_13.sp12_v_b_9 <X> T_25_13.lc_trk_g2_1
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1330 216)  (1330 216)  routing T_25_13.tnl_op_3 <X> T_25_13.lc_trk_g2_3
 (26 8)  (1332 216)  (1332 216)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_4
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 217)  (1327 217)  routing T_25_13.tnl_op_3 <X> T_25_13.lc_trk_g2_3
 (22 9)  (1328 217)  (1328 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 217)  (1331 217)  routing T_25_13.sp4_r_v_b_34 <X> T_25_13.lc_trk_g2_2
 (28 9)  (1334 217)  (1334 217)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_4
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (39 9)  (1345 217)  (1345 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_v_t_34 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_v_t_34 <X> T_25_13.lc_trk_g2_7
 (35 10)  (1341 218)  (1341 218)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.input2_5
 (10 11)  (1316 219)  (1316 219)  routing T_25_13.sp4_h_l_39 <X> T_25_13.sp4_v_t_42
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1332 219)  (1332 219)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_5
 (27 11)  (1333 219)  (1333 219)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 219)  (1339 219)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.input2_5
 (35 11)  (1341 219)  (1341 219)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.input2_5
 (9 12)  (1315 220)  (1315 220)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_r_10
 (13 12)  (1319 220)  (1319 220)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_v_b_11
 (22 12)  (1328 220)  (1328 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 220)  (1329 220)  routing T_25_13.sp4_v_b_43 <X> T_25_13.lc_trk_g3_3
 (24 12)  (1330 220)  (1330 220)  routing T_25_13.sp4_v_b_43 <X> T_25_13.lc_trk_g3_3
 (25 12)  (1331 220)  (1331 220)  routing T_25_13.sp4_v_t_15 <X> T_25_13.lc_trk_g3_2
 (35 12)  (1341 220)  (1341 220)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input2_6
 (12 13)  (1318 221)  (1318 221)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_v_b_11
 (22 13)  (1328 221)  (1328 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 221)  (1329 221)  routing T_25_13.sp4_v_t_15 <X> T_25_13.lc_trk_g3_2
 (26 13)  (1332 221)  (1332 221)  routing T_25_13.lc_trk_g2_2 <X> T_25_13.input0_6
 (28 13)  (1334 221)  (1334 221)  routing T_25_13.lc_trk_g2_2 <X> T_25_13.input0_6
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 221)  (1339 221)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input2_6
 (34 13)  (1340 221)  (1340 221)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input2_6
 (35 13)  (1341 221)  (1341 221)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input2_6
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1328 222)  (1328 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 222)  (1329 222)  routing T_25_13.sp12_v_t_20 <X> T_25_13.lc_trk_g3_7
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (21 15)  (1327 223)  (1327 223)  routing T_25_13.sp12_v_t_20 <X> T_25_13.lc_trk_g3_7
 (26 15)  (1332 223)  (1332 223)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input0_7
 (27 15)  (1333 223)  (1333 223)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input0_7
 (28 15)  (1334 223)  (1334 223)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input0_7
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 223)  (1339 223)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.input2_7


LogicTile_26_13

 (12 7)  (1360 215)  (1360 215)  routing T_26_13.sp4_h_l_40 <X> T_26_13.sp4_v_t_40
 (13 8)  (1361 216)  (1361 216)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (3 9)  (1351 217)  (1351 217)  routing T_26_13.sp12_h_l_22 <X> T_26_13.sp12_v_b_1
 (8 9)  (1356 217)  (1356 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (9 9)  (1357 217)  (1357 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (10 9)  (1358 217)  (1358 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (12 9)  (1360 217)  (1360 217)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (12 11)  (1360 219)  (1360 219)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_t_45
 (3 15)  (1351 223)  (1351 223)  routing T_26_13.sp12_h_l_22 <X> T_26_13.sp12_v_t_22


IO_Tile_33_13

 (11 12)  (1737 220)  (1737 220)  routing T_33_13.span4_vert_b_3 <X> T_33_13.span4_vert_t_15


LogicTile_1_12

 (14 0)  (32 192)  (32 192)  routing T_1_12.wire_logic_cluster/lc_0/out <X> T_1_12.lc_trk_g0_0
 (26 0)  (44 192)  (44 192)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (49 192)  (49 192)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (55 192)  (55 192)  LC_0 Logic Functioning bit
 (39 0)  (57 192)  (57 192)  LC_0 Logic Functioning bit
 (41 0)  (59 192)  (59 192)  LC_0 Logic Functioning bit
 (43 0)  (61 192)  (61 192)  LC_0 Logic Functioning bit
 (17 1)  (35 193)  (35 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (44 193)  (44 193)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 193)  (45 193)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 193)  (54 193)  LC_0 Logic Functioning bit
 (38 1)  (56 193)  (56 193)  LC_0 Logic Functioning bit
 (40 1)  (58 193)  (58 193)  LC_0 Logic Functioning bit
 (42 1)  (60 193)  (60 193)  LC_0 Logic Functioning bit
 (51 1)  (69 193)  (69 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (33 194)  (33 194)  routing T_1_12.top_op_5 <X> T_1_12.lc_trk_g0_5
 (17 2)  (35 194)  (35 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (40 194)  (40 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 194)  (42 194)  routing T_1_12.top_op_7 <X> T_1_12.lc_trk_g0_7
 (25 2)  (43 194)  (43 194)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (27 2)  (45 194)  (45 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 194)  (46 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 194)  (47 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 194)  (48 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 194)  (49 194)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 194)  (50 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 194)  (54 194)  LC_1 Logic Functioning bit
 (38 2)  (56 194)  (56 194)  LC_1 Logic Functioning bit
 (40 2)  (58 194)  (58 194)  LC_1 Logic Functioning bit
 (41 2)  (59 194)  (59 194)  LC_1 Logic Functioning bit
 (43 2)  (61 194)  (61 194)  LC_1 Logic Functioning bit
 (50 2)  (68 194)  (68 194)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (33 195)  (33 195)  routing T_1_12.bot_op_4 <X> T_1_12.lc_trk_g0_4
 (17 3)  (35 195)  (35 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (36 195)  (36 195)  routing T_1_12.top_op_5 <X> T_1_12.lc_trk_g0_5
 (21 3)  (39 195)  (39 195)  routing T_1_12.top_op_7 <X> T_1_12.lc_trk_g0_7
 (22 3)  (40 195)  (40 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 195)  (41 195)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (25 3)  (43 195)  (43 195)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (26 3)  (44 195)  (44 195)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 195)  (45 195)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 195)  (47 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 195)  (48 195)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (55 195)  (55 195)  LC_1 Logic Functioning bit
 (39 3)  (57 195)  (57 195)  LC_1 Logic Functioning bit
 (40 3)  (58 195)  (58 195)  LC_1 Logic Functioning bit
 (41 3)  (59 195)  (59 195)  LC_1 Logic Functioning bit
 (42 3)  (60 195)  (60 195)  LC_1 Logic Functioning bit
 (43 3)  (61 195)  (61 195)  LC_1 Logic Functioning bit
 (4 4)  (22 196)  (22 196)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_v_b_3
 (6 4)  (24 196)  (24 196)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_v_b_3
 (14 4)  (32 196)  (32 196)  routing T_1_12.bnr_op_0 <X> T_1_12.lc_trk_g1_0
 (21 4)  (39 196)  (39 196)  routing T_1_12.wire_logic_cluster/lc_3/out <X> T_1_12.lc_trk_g1_3
 (22 4)  (40 196)  (40 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 196)  (43 196)  routing T_1_12.bnr_op_2 <X> T_1_12.lc_trk_g1_2
 (28 4)  (46 196)  (46 196)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 196)  (47 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 196)  (48 196)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 196)  (49 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 196)  (50 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 196)  (51 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 196)  (52 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (57 196)  (57 196)  LC_2 Logic Functioning bit
 (41 4)  (59 196)  (59 196)  LC_2 Logic Functioning bit
 (42 4)  (60 196)  (60 196)  LC_2 Logic Functioning bit
 (43 4)  (61 196)  (61 196)  LC_2 Logic Functioning bit
 (50 4)  (68 196)  (68 196)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (32 197)  (32 197)  routing T_1_12.bnr_op_0 <X> T_1_12.lc_trk_g1_0
 (17 5)  (35 197)  (35 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (40 197)  (40 197)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 197)  (43 197)  routing T_1_12.bnr_op_2 <X> T_1_12.lc_trk_g1_2
 (29 5)  (47 197)  (47 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 197)  (49 197)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 197)  (54 197)  LC_2 Logic Functioning bit
 (37 5)  (55 197)  (55 197)  LC_2 Logic Functioning bit
 (38 5)  (56 197)  (56 197)  LC_2 Logic Functioning bit
 (40 5)  (58 197)  (58 197)  LC_2 Logic Functioning bit
 (51 5)  (69 197)  (69 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (39 198)  (39 198)  routing T_1_12.bnr_op_7 <X> T_1_12.lc_trk_g1_7
 (22 6)  (40 198)  (40 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (43 198)  (43 198)  routing T_1_12.bnr_op_6 <X> T_1_12.lc_trk_g1_6
 (26 6)  (44 198)  (44 198)  routing T_1_12.lc_trk_g0_7 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 198)  (46 198)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 198)  (47 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 198)  (49 198)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 198)  (50 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 198)  (52 198)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 198)  (55 198)  LC_3 Logic Functioning bit
 (39 6)  (57 198)  (57 198)  LC_3 Logic Functioning bit
 (21 7)  (39 199)  (39 199)  routing T_1_12.bnr_op_7 <X> T_1_12.lc_trk_g1_7
 (22 7)  (40 199)  (40 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 199)  (43 199)  routing T_1_12.bnr_op_6 <X> T_1_12.lc_trk_g1_6
 (26 7)  (44 199)  (44 199)  routing T_1_12.lc_trk_g0_7 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 199)  (47 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 199)  (48 199)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 199)  (49 199)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (40 7)  (58 199)  (58 199)  LC_3 Logic Functioning bit
 (42 7)  (60 199)  (60 199)  LC_3 Logic Functioning bit
 (53 7)  (71 199)  (71 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (43 200)  (43 200)  routing T_1_12.rgt_op_2 <X> T_1_12.lc_trk_g2_2
 (26 8)  (44 200)  (44 200)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 200)  (45 200)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 200)  (47 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 200)  (49 200)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 200)  (50 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 200)  (51 200)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (58 200)  (58 200)  LC_4 Logic Functioning bit
 (41 8)  (59 200)  (59 200)  LC_4 Logic Functioning bit
 (43 8)  (61 200)  (61 200)  LC_4 Logic Functioning bit
 (50 8)  (68 200)  (68 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (69 200)  (69 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 201)  (40 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 201)  (42 201)  routing T_1_12.rgt_op_2 <X> T_1_12.lc_trk_g2_2
 (29 9)  (47 201)  (47 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 201)  (48 201)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (41 9)  (59 201)  (59 201)  LC_4 Logic Functioning bit
 (43 9)  (61 201)  (61 201)  LC_4 Logic Functioning bit
 (8 10)  (26 202)  (26 202)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_h_l_42
 (9 10)  (27 202)  (27 202)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_h_l_42
 (15 10)  (33 202)  (33 202)  routing T_1_12.rgt_op_5 <X> T_1_12.lc_trk_g2_5
 (17 10)  (35 202)  (35 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 202)  (36 202)  routing T_1_12.rgt_op_5 <X> T_1_12.lc_trk_g2_5
 (22 10)  (40 202)  (40 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (41 202)  (41 202)  routing T_1_12.sp4_v_b_47 <X> T_1_12.lc_trk_g2_7
 (24 10)  (42 202)  (42 202)  routing T_1_12.sp4_v_b_47 <X> T_1_12.lc_trk_g2_7
 (26 10)  (44 202)  (44 202)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 202)  (47 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 202)  (48 202)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 202)  (49 202)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 202)  (50 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 202)  (52 202)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 202)  (53 202)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_5
 (37 10)  (55 202)  (55 202)  LC_5 Logic Functioning bit
 (40 10)  (58 202)  (58 202)  LC_5 Logic Functioning bit
 (42 10)  (60 202)  (60 202)  LC_5 Logic Functioning bit
 (22 11)  (40 203)  (40 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (47 203)  (47 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 203)  (49 203)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 203)  (50 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (51 203)  (51 203)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_5
 (35 11)  (53 203)  (53 203)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_5
 (37 11)  (55 203)  (55 203)  LC_5 Logic Functioning bit
 (39 11)  (57 203)  (57 203)  LC_5 Logic Functioning bit
 (42 11)  (60 203)  (60 203)  LC_5 Logic Functioning bit
 (47 11)  (65 203)  (65 203)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (9 12)  (27 204)  (27 204)  routing T_1_12.sp4_h_l_42 <X> T_1_12.sp4_h_r_10
 (10 12)  (28 204)  (28 204)  routing T_1_12.sp4_h_l_42 <X> T_1_12.sp4_h_r_10
 (12 12)  (30 204)  (30 204)  routing T_1_12.sp4_v_b_11 <X> T_1_12.sp4_h_r_11
 (26 12)  (44 204)  (44 204)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 204)  (45 204)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 204)  (47 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 204)  (48 204)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 204)  (50 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 204)  (52 204)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 204)  (53 204)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.input_2_6
 (37 12)  (55 204)  (55 204)  LC_6 Logic Functioning bit
 (38 12)  (56 204)  (56 204)  LC_6 Logic Functioning bit
 (39 12)  (57 204)  (57 204)  LC_6 Logic Functioning bit
 (40 12)  (58 204)  (58 204)  LC_6 Logic Functioning bit
 (41 12)  (59 204)  (59 204)  LC_6 Logic Functioning bit
 (43 12)  (61 204)  (61 204)  LC_6 Logic Functioning bit
 (11 13)  (29 205)  (29 205)  routing T_1_12.sp4_v_b_11 <X> T_1_12.sp4_h_r_11
 (26 13)  (44 205)  (44 205)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 205)  (46 205)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 205)  (47 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 205)  (48 205)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 205)  (50 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (53 205)  (53 205)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.input_2_6
 (36 13)  (54 205)  (54 205)  LC_6 Logic Functioning bit
 (37 13)  (55 205)  (55 205)  LC_6 Logic Functioning bit
 (38 13)  (56 205)  (56 205)  LC_6 Logic Functioning bit
 (39 13)  (57 205)  (57 205)  LC_6 Logic Functioning bit
 (40 13)  (58 205)  (58 205)  LC_6 Logic Functioning bit
 (41 13)  (59 205)  (59 205)  LC_6 Logic Functioning bit
 (42 13)  (60 205)  (60 205)  LC_6 Logic Functioning bit
 (43 13)  (61 205)  (61 205)  LC_6 Logic Functioning bit
 (51 13)  (69 205)  (69 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (22 206)  (22 206)  routing T_1_12.sp4_v_b_9 <X> T_1_12.sp4_v_t_44
 (22 14)  (40 206)  (40 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 206)  (41 206)  routing T_1_12.sp4_v_b_47 <X> T_1_12.lc_trk_g3_7
 (24 14)  (42 206)  (42 206)  routing T_1_12.sp4_v_b_47 <X> T_1_12.lc_trk_g3_7
 (26 14)  (44 206)  (44 206)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 206)  (47 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 206)  (48 206)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 206)  (50 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 206)  (52 206)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 206)  (55 206)  LC_7 Logic Functioning bit
 (40 14)  (58 206)  (58 206)  LC_7 Logic Functioning bit
 (42 14)  (60 206)  (60 206)  LC_7 Logic Functioning bit
 (22 15)  (40 207)  (40 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (42 207)  (42 207)  routing T_1_12.tnr_op_6 <X> T_1_12.lc_trk_g3_6
 (28 15)  (46 207)  (46 207)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 207)  (47 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 207)  (49 207)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 207)  (50 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (52 207)  (52 207)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.input_2_7
 (35 15)  (53 207)  (53 207)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.input_2_7
 (36 15)  (54 207)  (54 207)  LC_7 Logic Functioning bit
 (43 15)  (61 207)  (61 207)  LC_7 Logic Functioning bit


LogicTile_2_12

 (27 0)  (99 192)  (99 192)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 192)  (102 192)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 192)  (106 192)  routing T_2_12.lc_trk_g1_0 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 192)  (107 192)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.input_2_0
 (39 0)  (111 192)  (111 192)  LC_0 Logic Functioning bit
 (22 1)  (94 193)  (94 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 193)  (95 193)  routing T_2_12.sp4_v_b_18 <X> T_2_12.lc_trk_g0_2
 (24 1)  (96 193)  (96 193)  routing T_2_12.sp4_v_b_18 <X> T_2_12.lc_trk_g0_2
 (26 1)  (98 193)  (98 193)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 193)  (100 193)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 193)  (105 193)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.input_2_0
 (34 1)  (106 193)  (106 193)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.input_2_0
 (35 1)  (107 193)  (107 193)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.input_2_0
 (37 1)  (109 193)  (109 193)  LC_0 Logic Functioning bit
 (0 2)  (72 194)  (72 194)  routing T_2_12.glb_netwk_6 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (1 2)  (73 194)  (73 194)  routing T_2_12.glb_netwk_6 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (78 194)  (78 194)  routing T_2_12.sp4_h_l_42 <X> T_2_12.sp4_v_t_37
 (13 2)  (85 194)  (85 194)  routing T_2_12.sp4_h_r_2 <X> T_2_12.sp4_v_t_39
 (26 2)  (98 194)  (98 194)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 194)  (100 194)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 194)  (101 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 194)  (103 194)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 194)  (106 194)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 194)  (112 194)  LC_1 Logic Functioning bit
 (42 2)  (114 194)  (114 194)  LC_1 Logic Functioning bit
 (46 2)  (118 194)  (118 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (84 195)  (84 195)  routing T_2_12.sp4_h_r_2 <X> T_2_12.sp4_v_t_39
 (22 3)  (94 195)  (94 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 195)  (96 195)  routing T_2_12.bot_op_6 <X> T_2_12.lc_trk_g0_6
 (26 3)  (98 195)  (98 195)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 195)  (100 195)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 195)  (101 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 195)  (102 195)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 195)  (103 195)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 195)  (112 195)  LC_1 Logic Functioning bit
 (41 3)  (113 195)  (113 195)  LC_1 Logic Functioning bit
 (42 3)  (114 195)  (114 195)  LC_1 Logic Functioning bit
 (43 3)  (115 195)  (115 195)  LC_1 Logic Functioning bit
 (1 4)  (73 196)  (73 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (93 196)  (93 196)  routing T_2_12.wire_logic_cluster/lc_3/out <X> T_2_12.lc_trk_g1_3
 (22 4)  (94 196)  (94 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 196)  (98 196)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 196)  (108 196)  LC_2 Logic Functioning bit
 (38 4)  (110 196)  (110 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (43 4)  (115 196)  (115 196)  LC_2 Logic Functioning bit
 (45 4)  (117 196)  (117 196)  LC_2 Logic Functioning bit
 (0 5)  (72 197)  (72 197)  routing T_2_12.glb_netwk_3 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (15 5)  (87 197)  (87 197)  routing T_2_12.bot_op_0 <X> T_2_12.lc_trk_g1_0
 (17 5)  (89 197)  (89 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (99 197)  (99 197)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 197)  (109 197)  LC_2 Logic Functioning bit
 (39 5)  (111 197)  (111 197)  LC_2 Logic Functioning bit
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (42 5)  (114 197)  (114 197)  LC_2 Logic Functioning bit
 (48 5)  (120 197)  (120 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (123 197)  (123 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 198)  (86 198)  routing T_2_12.wire_logic_cluster/lc_4/out <X> T_2_12.lc_trk_g1_4
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (93 198)  (93 198)  routing T_2_12.bnr_op_7 <X> T_2_12.lc_trk_g1_7
 (22 6)  (94 198)  (94 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (98 198)  (98 198)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 198)  (100 198)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 198)  (101 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 198)  (103 198)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 198)  (104 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 198)  (106 198)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 198)  (108 198)  LC_3 Logic Functioning bit
 (38 6)  (110 198)  (110 198)  LC_3 Logic Functioning bit
 (40 6)  (112 198)  (112 198)  LC_3 Logic Functioning bit
 (42 6)  (114 198)  (114 198)  LC_3 Logic Functioning bit
 (53 6)  (125 198)  (125 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (89 199)  (89 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (93 199)  (93 199)  routing T_2_12.bnr_op_7 <X> T_2_12.lc_trk_g1_7
 (22 7)  (94 199)  (94 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 199)  (96 199)  routing T_2_12.bot_op_6 <X> T_2_12.lc_trk_g1_6
 (26 7)  (98 199)  (98 199)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 199)  (100 199)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 199)  (101 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 199)  (102 199)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 199)  (103 199)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 199)  (112 199)  LC_3 Logic Functioning bit
 (41 7)  (113 199)  (113 199)  LC_3 Logic Functioning bit
 (42 7)  (114 199)  (114 199)  LC_3 Logic Functioning bit
 (43 7)  (115 199)  (115 199)  LC_3 Logic Functioning bit
 (25 8)  (97 200)  (97 200)  routing T_2_12.wire_logic_cluster/lc_2/out <X> T_2_12.lc_trk_g2_2
 (26 8)  (98 200)  (98 200)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (103 200)  (103 200)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 200)  (105 200)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 200)  (109 200)  LC_4 Logic Functioning bit
 (39 8)  (111 200)  (111 200)  LC_4 Logic Functioning bit
 (41 8)  (113 200)  (113 200)  LC_4 Logic Functioning bit
 (42 8)  (114 200)  (114 200)  LC_4 Logic Functioning bit
 (22 9)  (94 201)  (94 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 201)  (98 201)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 201)  (99 201)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 201)  (101 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 201)  (103 201)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 201)  (104 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (105 201)  (105 201)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.input_2_4
 (35 9)  (107 201)  (107 201)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.input_2_4
 (36 9)  (108 201)  (108 201)  LC_4 Logic Functioning bit
 (38 9)  (110 201)  (110 201)  LC_4 Logic Functioning bit
 (40 9)  (112 201)  (112 201)  LC_4 Logic Functioning bit
 (43 9)  (115 201)  (115 201)  LC_4 Logic Functioning bit
 (22 10)  (94 202)  (94 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (96 202)  (96 202)  routing T_2_12.tnl_op_7 <X> T_2_12.lc_trk_g2_7
 (29 10)  (101 202)  (101 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 202)  (102 202)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 202)  (104 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 202)  (106 202)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (42 10)  (114 202)  (114 202)  LC_5 Logic Functioning bit
 (50 10)  (122 202)  (122 202)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 202)  (123 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (80 203)  (80 203)  routing T_2_12.sp4_h_r_1 <X> T_2_12.sp4_v_t_42
 (9 11)  (81 203)  (81 203)  routing T_2_12.sp4_h_r_1 <X> T_2_12.sp4_v_t_42
 (10 11)  (82 203)  (82 203)  routing T_2_12.sp4_h_r_1 <X> T_2_12.sp4_v_t_42
 (21 11)  (93 203)  (93 203)  routing T_2_12.tnl_op_7 <X> T_2_12.lc_trk_g2_7
 (27 11)  (99 203)  (99 203)  routing T_2_12.lc_trk_g1_0 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 203)  (101 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 203)  (102 203)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 203)  (103 203)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 203)  (109 203)  LC_5 Logic Functioning bit
 (41 11)  (113 203)  (113 203)  LC_5 Logic Functioning bit
 (48 11)  (120 203)  (120 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (28 12)  (100 204)  (100 204)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 204)  (101 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 204)  (102 204)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 204)  (103 204)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 204)  (104 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 204)  (106 204)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 204)  (109 204)  LC_6 Logic Functioning bit
 (38 12)  (110 204)  (110 204)  LC_6 Logic Functioning bit
 (40 12)  (112 204)  (112 204)  LC_6 Logic Functioning bit
 (41 12)  (113 204)  (113 204)  LC_6 Logic Functioning bit
 (42 12)  (114 204)  (114 204)  LC_6 Logic Functioning bit
 (43 12)  (115 204)  (115 204)  LC_6 Logic Functioning bit
 (51 12)  (123 204)  (123 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (98 205)  (98 205)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 205)  (100 205)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 205)  (101 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 205)  (102 205)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 205)  (103 205)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 205)  (104 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (107 205)  (107 205)  routing T_2_12.lc_trk_g0_2 <X> T_2_12.input_2_6
 (36 13)  (108 205)  (108 205)  LC_6 Logic Functioning bit
 (37 13)  (109 205)  (109 205)  LC_6 Logic Functioning bit
 (38 13)  (110 205)  (110 205)  LC_6 Logic Functioning bit
 (39 13)  (111 205)  (111 205)  LC_6 Logic Functioning bit
 (40 13)  (112 205)  (112 205)  LC_6 Logic Functioning bit
 (41 13)  (113 205)  (113 205)  LC_6 Logic Functioning bit
 (1 14)  (73 206)  (73 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 14)  (94 206)  (94 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (96 206)  (96 206)  routing T_2_12.tnl_op_7 <X> T_2_12.lc_trk_g3_7
 (29 14)  (101 206)  (101 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 206)  (104 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 206)  (105 206)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 206)  (109 206)  LC_7 Logic Functioning bit
 (39 14)  (111 206)  (111 206)  LC_7 Logic Functioning bit
 (21 15)  (93 207)  (93 207)  routing T_2_12.tnl_op_7 <X> T_2_12.lc_trk_g3_7
 (27 15)  (99 207)  (99 207)  routing T_2_12.lc_trk_g1_0 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 207)  (101 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 207)  (102 207)  routing T_2_12.lc_trk_g0_2 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 207)  (103 207)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_7/in_3


LogicTile_3_12

 (14 0)  (140 192)  (140 192)  routing T_3_12.sp4_h_r_8 <X> T_3_12.lc_trk_g0_0
 (15 0)  (141 192)  (141 192)  routing T_3_12.top_op_1 <X> T_3_12.lc_trk_g0_1
 (17 0)  (143 192)  (143 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (151 192)  (151 192)  routing T_3_12.wire_logic_cluster/lc_2/out <X> T_3_12.lc_trk_g0_2
 (27 0)  (153 192)  (153 192)  routing T_3_12.lc_trk_g1_0 <X> T_3_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 192)  (155 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 192)  (158 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 192)  (160 192)  routing T_3_12.lc_trk_g1_2 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (167 192)  (167 192)  LC_0 Logic Functioning bit
 (43 0)  (169 192)  (169 192)  LC_0 Logic Functioning bit
 (10 1)  (136 193)  (136 193)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_b_1
 (15 1)  (141 193)  (141 193)  routing T_3_12.sp4_h_r_8 <X> T_3_12.lc_trk_g0_0
 (16 1)  (142 193)  (142 193)  routing T_3_12.sp4_h_r_8 <X> T_3_12.lc_trk_g0_0
 (17 1)  (143 193)  (143 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (144 193)  (144 193)  routing T_3_12.top_op_1 <X> T_3_12.lc_trk_g0_1
 (22 1)  (148 193)  (148 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (157 193)  (157 193)  routing T_3_12.lc_trk_g1_2 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (41 1)  (167 193)  (167 193)  LC_0 Logic Functioning bit
 (43 1)  (169 193)  (169 193)  LC_0 Logic Functioning bit
 (11 2)  (137 194)  (137 194)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_t_39
 (13 2)  (139 194)  (139 194)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_t_39
 (15 2)  (141 194)  (141 194)  routing T_3_12.bot_op_5 <X> T_3_12.lc_trk_g0_5
 (17 2)  (143 194)  (143 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (148 194)  (148 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (150 194)  (150 194)  routing T_3_12.bot_op_7 <X> T_3_12.lc_trk_g0_7
 (26 2)  (152 194)  (152 194)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 194)  (155 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 194)  (157 194)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 194)  (158 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 194)  (159 194)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_1/in_3
 (39 2)  (165 194)  (165 194)  LC_1 Logic Functioning bit
 (40 2)  (166 194)  (166 194)  LC_1 Logic Functioning bit
 (41 2)  (167 194)  (167 194)  LC_1 Logic Functioning bit
 (43 2)  (169 194)  (169 194)  LC_1 Logic Functioning bit
 (50 2)  (176 194)  (176 194)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (138 195)  (138 195)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_t_39
 (15 3)  (141 195)  (141 195)  routing T_3_12.bot_op_4 <X> T_3_12.lc_trk_g0_4
 (17 3)  (143 195)  (143 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (153 195)  (153 195)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 195)  (155 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 195)  (162 195)  LC_1 Logic Functioning bit
 (37 3)  (163 195)  (163 195)  LC_1 Logic Functioning bit
 (38 3)  (164 195)  (164 195)  LC_1 Logic Functioning bit
 (39 3)  (165 195)  (165 195)  LC_1 Logic Functioning bit
 (40 3)  (166 195)  (166 195)  LC_1 Logic Functioning bit
 (41 3)  (167 195)  (167 195)  LC_1 Logic Functioning bit
 (42 3)  (168 195)  (168 195)  LC_1 Logic Functioning bit
 (43 3)  (169 195)  (169 195)  LC_1 Logic Functioning bit
 (12 4)  (138 196)  (138 196)  routing T_3_12.sp4_v_b_11 <X> T_3_12.sp4_h_r_5
 (14 4)  (140 196)  (140 196)  routing T_3_12.sp4_v_b_8 <X> T_3_12.lc_trk_g1_0
 (25 4)  (151 196)  (151 196)  routing T_3_12.sp4_v_b_2 <X> T_3_12.lc_trk_g1_2
 (26 4)  (152 196)  (152 196)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 196)  (155 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 196)  (157 196)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 196)  (158 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 196)  (159 196)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 196)  (163 196)  LC_2 Logic Functioning bit
 (50 4)  (176 196)  (176 196)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (137 197)  (137 197)  routing T_3_12.sp4_v_b_11 <X> T_3_12.sp4_h_r_5
 (13 5)  (139 197)  (139 197)  routing T_3_12.sp4_v_b_11 <X> T_3_12.sp4_h_r_5
 (14 5)  (140 197)  (140 197)  routing T_3_12.sp4_v_b_8 <X> T_3_12.lc_trk_g1_0
 (16 5)  (142 197)  (142 197)  routing T_3_12.sp4_v_b_8 <X> T_3_12.lc_trk_g1_0
 (17 5)  (143 197)  (143 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (148 197)  (148 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (149 197)  (149 197)  routing T_3_12.sp4_v_b_2 <X> T_3_12.lc_trk_g1_2
 (27 5)  (153 197)  (153 197)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 197)  (155 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 197)  (157 197)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 197)  (163 197)  LC_2 Logic Functioning bit
 (39 5)  (165 197)  (165 197)  LC_2 Logic Functioning bit
 (14 6)  (140 198)  (140 198)  routing T_3_12.sp4_v_t_1 <X> T_3_12.lc_trk_g1_4
 (16 6)  (142 198)  (142 198)  routing T_3_12.sp4_v_b_13 <X> T_3_12.lc_trk_g1_5
 (17 6)  (143 198)  (143 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 198)  (144 198)  routing T_3_12.sp4_v_b_13 <X> T_3_12.lc_trk_g1_5
 (19 6)  (145 198)  (145 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (152 198)  (152 198)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (158 198)  (158 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 198)  (159 198)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 198)  (160 198)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 198)  (162 198)  LC_3 Logic Functioning bit
 (39 6)  (165 198)  (165 198)  LC_3 Logic Functioning bit
 (41 6)  (167 198)  (167 198)  LC_3 Logic Functioning bit
 (42 6)  (168 198)  (168 198)  LC_3 Logic Functioning bit
 (50 6)  (176 198)  (176 198)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (179 198)  (179 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (140 199)  (140 199)  routing T_3_12.sp4_v_t_1 <X> T_3_12.lc_trk_g1_4
 (16 7)  (142 199)  (142 199)  routing T_3_12.sp4_v_t_1 <X> T_3_12.lc_trk_g1_4
 (17 7)  (143 199)  (143 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (144 199)  (144 199)  routing T_3_12.sp4_v_b_13 <X> T_3_12.lc_trk_g1_5
 (28 7)  (154 199)  (154 199)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 199)  (155 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 199)  (157 199)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 199)  (163 199)  LC_3 Logic Functioning bit
 (38 7)  (164 199)  (164 199)  LC_3 Logic Functioning bit
 (40 7)  (166 199)  (166 199)  LC_3 Logic Functioning bit
 (43 7)  (169 199)  (169 199)  LC_3 Logic Functioning bit
 (29 8)  (155 200)  (155 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 200)  (156 200)  routing T_3_12.lc_trk_g0_5 <X> T_3_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 200)  (157 200)  routing T_3_12.lc_trk_g0_7 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 200)  (158 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (166 200)  (166 200)  LC_4 Logic Functioning bit
 (42 8)  (168 200)  (168 200)  LC_4 Logic Functioning bit
 (31 9)  (157 201)  (157 201)  routing T_3_12.lc_trk_g0_7 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 201)  (166 201)  LC_4 Logic Functioning bit
 (42 9)  (168 201)  (168 201)  LC_4 Logic Functioning bit
 (52 9)  (178 201)  (178 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (139 202)  (139 202)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_t_45
 (14 10)  (140 202)  (140 202)  routing T_3_12.wire_logic_cluster/lc_4/out <X> T_3_12.lc_trk_g2_4
 (17 10)  (143 202)  (143 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (147 202)  (147 202)  routing T_3_12.wire_logic_cluster/lc_7/out <X> T_3_12.lc_trk_g2_7
 (22 10)  (148 202)  (148 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (152 202)  (152 202)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 202)  (153 202)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 202)  (154 202)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 202)  (155 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 202)  (158 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 202)  (162 202)  LC_5 Logic Functioning bit
 (37 10)  (163 202)  (163 202)  LC_5 Logic Functioning bit
 (38 10)  (164 202)  (164 202)  LC_5 Logic Functioning bit
 (39 10)  (165 202)  (165 202)  LC_5 Logic Functioning bit
 (12 11)  (138 203)  (138 203)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_v_t_45
 (17 11)  (143 203)  (143 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (153 203)  (153 203)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 203)  (154 203)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 203)  (155 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 203)  (156 203)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 203)  (157 203)  routing T_3_12.lc_trk_g0_2 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 203)  (166 203)  LC_5 Logic Functioning bit
 (41 11)  (167 203)  (167 203)  LC_5 Logic Functioning bit
 (42 11)  (168 203)  (168 203)  LC_5 Logic Functioning bit
 (43 11)  (169 203)  (169 203)  LC_5 Logic Functioning bit
 (53 11)  (179 203)  (179 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (147 204)  (147 204)  routing T_3_12.sp4_h_r_35 <X> T_3_12.lc_trk_g3_3
 (22 12)  (148 204)  (148 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (149 204)  (149 204)  routing T_3_12.sp4_h_r_35 <X> T_3_12.lc_trk_g3_3
 (24 12)  (150 204)  (150 204)  routing T_3_12.sp4_h_r_35 <X> T_3_12.lc_trk_g3_3
 (26 12)  (152 204)  (152 204)  routing T_3_12.lc_trk_g0_4 <X> T_3_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 204)  (155 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 204)  (156 204)  routing T_3_12.lc_trk_g0_5 <X> T_3_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 204)  (157 204)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 204)  (158 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 204)  (160 204)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 204)  (166 204)  LC_6 Logic Functioning bit
 (41 12)  (167 204)  (167 204)  LC_6 Logic Functioning bit
 (42 12)  (168 204)  (168 204)  LC_6 Logic Functioning bit
 (43 12)  (169 204)  (169 204)  LC_6 Logic Functioning bit
 (29 13)  (155 205)  (155 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 205)  (162 205)  LC_6 Logic Functioning bit
 (37 13)  (163 205)  (163 205)  LC_6 Logic Functioning bit
 (38 13)  (164 205)  (164 205)  LC_6 Logic Functioning bit
 (39 13)  (165 205)  (165 205)  LC_6 Logic Functioning bit
 (41 13)  (167 205)  (167 205)  LC_6 Logic Functioning bit
 (43 13)  (169 205)  (169 205)  LC_6 Logic Functioning bit
 (26 14)  (152 206)  (152 206)  routing T_3_12.lc_trk_g0_7 <X> T_3_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (157 206)  (157 206)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 206)  (158 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 206)  (160 206)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 206)  (162 206)  LC_7 Logic Functioning bit
 (37 14)  (163 206)  (163 206)  LC_7 Logic Functioning bit
 (39 14)  (165 206)  (165 206)  LC_7 Logic Functioning bit
 (40 14)  (166 206)  (166 206)  LC_7 Logic Functioning bit
 (41 14)  (167 206)  (167 206)  LC_7 Logic Functioning bit
 (42 14)  (168 206)  (168 206)  LC_7 Logic Functioning bit
 (43 14)  (169 206)  (169 206)  LC_7 Logic Functioning bit
 (50 14)  (176 206)  (176 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (141 207)  (141 207)  routing T_3_12.tnr_op_4 <X> T_3_12.lc_trk_g3_4
 (17 15)  (143 207)  (143 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (152 207)  (152 207)  routing T_3_12.lc_trk_g0_7 <X> T_3_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 207)  (155 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 207)  (162 207)  LC_7 Logic Functioning bit
 (37 15)  (163 207)  (163 207)  LC_7 Logic Functioning bit
 (38 15)  (164 207)  (164 207)  LC_7 Logic Functioning bit
 (40 15)  (166 207)  (166 207)  LC_7 Logic Functioning bit
 (41 15)  (167 207)  (167 207)  LC_7 Logic Functioning bit
 (42 15)  (168 207)  (168 207)  LC_7 Logic Functioning bit
 (43 15)  (169 207)  (169 207)  LC_7 Logic Functioning bit


LogicTile_4_12

 (25 0)  (205 192)  (205 192)  routing T_4_12.lft_op_2 <X> T_4_12.lc_trk_g0_2
 (22 1)  (202 193)  (202 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (204 193)  (204 193)  routing T_4_12.lft_op_2 <X> T_4_12.lc_trk_g0_2
 (0 2)  (180 194)  (180 194)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (1 2)  (181 194)  (181 194)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (182 194)  (182 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (181 196)  (181 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (201 196)  (201 196)  routing T_4_12.sp4_v_b_11 <X> T_4_12.lc_trk_g1_3
 (22 4)  (202 196)  (202 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 196)  (203 196)  routing T_4_12.sp4_v_b_11 <X> T_4_12.lc_trk_g1_3
 (0 5)  (180 197)  (180 197)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (21 5)  (201 197)  (201 197)  routing T_4_12.sp4_v_b_11 <X> T_4_12.lc_trk_g1_3
 (17 6)  (197 198)  (197 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 198)  (198 198)  routing T_4_12.wire_logic_cluster/lc_5/out <X> T_4_12.lc_trk_g1_5
 (14 8)  (194 200)  (194 200)  routing T_4_12.rgt_op_0 <X> T_4_12.lc_trk_g2_0
 (15 9)  (195 201)  (195 201)  routing T_4_12.rgt_op_0 <X> T_4_12.lc_trk_g2_0
 (17 9)  (197 201)  (197 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (13 10)  (193 202)  (193 202)  routing T_4_12.sp4_v_b_8 <X> T_4_12.sp4_v_t_45
 (17 10)  (197 202)  (197 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 202)  (198 202)  routing T_4_12.bnl_op_5 <X> T_4_12.lc_trk_g2_5
 (25 10)  (205 202)  (205 202)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (32 10)  (212 202)  (212 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 202)  (214 202)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 202)  (216 202)  LC_5 Logic Functioning bit
 (37 10)  (217 202)  (217 202)  LC_5 Logic Functioning bit
 (38 10)  (218 202)  (218 202)  LC_5 Logic Functioning bit
 (39 10)  (219 202)  (219 202)  LC_5 Logic Functioning bit
 (45 10)  (225 202)  (225 202)  LC_5 Logic Functioning bit
 (46 10)  (226 202)  (226 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (198 203)  (198 203)  routing T_4_12.bnl_op_5 <X> T_4_12.lc_trk_g2_5
 (22 11)  (202 203)  (202 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 203)  (203 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (24 11)  (204 203)  (204 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (25 11)  (205 203)  (205 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (31 11)  (211 203)  (211 203)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 203)  (216 203)  LC_5 Logic Functioning bit
 (37 11)  (217 203)  (217 203)  LC_5 Logic Functioning bit
 (38 11)  (218 203)  (218 203)  LC_5 Logic Functioning bit
 (39 11)  (219 203)  (219 203)  LC_5 Logic Functioning bit
 (48 11)  (228 203)  (228 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (231 203)  (231 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (233 203)  (233 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (205 204)  (205 204)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g3_2
 (27 12)  (207 204)  (207 204)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 204)  (208 204)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 204)  (209 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 204)  (211 204)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 204)  (212 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 204)  (213 204)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 204)  (215 204)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_6
 (36 12)  (216 204)  (216 204)  LC_6 Logic Functioning bit
 (37 12)  (217 204)  (217 204)  LC_6 Logic Functioning bit
 (40 12)  (220 204)  (220 204)  LC_6 Logic Functioning bit
 (41 12)  (221 204)  (221 204)  LC_6 Logic Functioning bit
 (42 12)  (222 204)  (222 204)  LC_6 Logic Functioning bit
 (43 12)  (223 204)  (223 204)  LC_6 Logic Functioning bit
 (22 13)  (202 205)  (202 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 205)  (203 205)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g3_2
 (24 13)  (204 205)  (204 205)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g3_2
 (25 13)  (205 205)  (205 205)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g3_2
 (28 13)  (208 205)  (208 205)  routing T_4_12.lc_trk_g2_0 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 205)  (209 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 205)  (210 205)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 205)  (212 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (214 205)  (214 205)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_6
 (39 13)  (219 205)  (219 205)  LC_6 Logic Functioning bit
 (41 13)  (221 205)  (221 205)  LC_6 Logic Functioning bit
 (43 13)  (223 205)  (223 205)  LC_6 Logic Functioning bit
 (1 14)  (181 206)  (181 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (28 14)  (208 206)  (208 206)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 206)  (209 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 206)  (210 206)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 206)  (212 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 206)  (216 206)  LC_7 Logic Functioning bit
 (39 14)  (219 206)  (219 206)  LC_7 Logic Functioning bit
 (41 14)  (221 206)  (221 206)  LC_7 Logic Functioning bit
 (42 14)  (222 206)  (222 206)  LC_7 Logic Functioning bit
 (50 14)  (230 206)  (230 206)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (210 207)  (210 207)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 207)  (211 207)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 207)  (216 207)  LC_7 Logic Functioning bit
 (39 15)  (219 207)  (219 207)  LC_7 Logic Functioning bit
 (41 15)  (221 207)  (221 207)  LC_7 Logic Functioning bit
 (42 15)  (222 207)  (222 207)  LC_7 Logic Functioning bit


LogicTile_5_12

 (8 0)  (242 192)  (242 192)  routing T_5_12.sp4_v_b_7 <X> T_5_12.sp4_h_r_1
 (9 0)  (243 192)  (243 192)  routing T_5_12.sp4_v_b_7 <X> T_5_12.sp4_h_r_1
 (10 0)  (244 192)  (244 192)  routing T_5_12.sp4_v_b_7 <X> T_5_12.sp4_h_r_1
 (31 0)  (265 192)  (265 192)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 192)  (266 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 192)  (267 192)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 192)  (270 192)  LC_0 Logic Functioning bit
 (37 0)  (271 192)  (271 192)  LC_0 Logic Functioning bit
 (38 0)  (272 192)  (272 192)  LC_0 Logic Functioning bit
 (39 0)  (273 192)  (273 192)  LC_0 Logic Functioning bit
 (45 0)  (279 192)  (279 192)  LC_0 Logic Functioning bit
 (48 0)  (282 192)  (282 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (270 193)  (270 193)  LC_0 Logic Functioning bit
 (37 1)  (271 193)  (271 193)  LC_0 Logic Functioning bit
 (38 1)  (272 193)  (272 193)  LC_0 Logic Functioning bit
 (39 1)  (273 193)  (273 193)  LC_0 Logic Functioning bit
 (47 1)  (281 193)  (281 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (234 194)  (234 194)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (1 2)  (235 194)  (235 194)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (236 194)  (236 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (240 194)  (240 194)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_v_t_37
 (5 3)  (239 195)  (239 195)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_v_t_37
 (1 4)  (235 196)  (235 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (239 196)  (239 196)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_h_r_3
 (12 4)  (246 196)  (246 196)  routing T_5_12.sp4_v_b_11 <X> T_5_12.sp4_h_r_5
 (0 5)  (234 197)  (234 197)  routing T_5_12.glb_netwk_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (4 5)  (238 197)  (238 197)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_h_r_3
 (6 5)  (240 197)  (240 197)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_h_r_3
 (11 5)  (245 197)  (245 197)  routing T_5_12.sp4_v_b_11 <X> T_5_12.sp4_h_r_5
 (13 5)  (247 197)  (247 197)  routing T_5_12.sp4_v_b_11 <X> T_5_12.sp4_h_r_5
 (15 10)  (249 202)  (249 202)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (16 10)  (250 202)  (250 202)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (17 10)  (251 202)  (251 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (252 203)  (252 203)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (8 13)  (242 205)  (242 205)  routing T_5_12.sp4_h_l_47 <X> T_5_12.sp4_v_b_10
 (9 13)  (243 205)  (243 205)  routing T_5_12.sp4_h_l_47 <X> T_5_12.sp4_v_b_10
 (1 14)  (235 206)  (235 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 15)  (246 207)  (246 207)  routing T_5_12.sp4_h_l_46 <X> T_5_12.sp4_v_t_46


LogicTile_6_12

 (9 2)  (297 194)  (297 194)  routing T_6_12.sp4_v_b_1 <X> T_6_12.sp4_h_l_36
 (4 10)  (292 202)  (292 202)  routing T_6_12.sp4_v_b_10 <X> T_6_12.sp4_v_t_43
 (6 10)  (294 202)  (294 202)  routing T_6_12.sp4_v_b_10 <X> T_6_12.sp4_v_t_43
 (4 14)  (292 206)  (292 206)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_v_t_44
 (11 14)  (299 206)  (299 206)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_46
 (12 15)  (300 207)  (300 207)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_46


LogicTile_7_12

 (17 0)  (359 192)  (359 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (360 193)  (360 193)  routing T_7_12.sp4_r_v_b_34 <X> T_7_12.lc_trk_g0_1
 (14 3)  (356 195)  (356 195)  routing T_7_12.sp4_r_v_b_28 <X> T_7_12.lc_trk_g0_4
 (17 3)  (359 195)  (359 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 10)  (357 202)  (357 202)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g2_5
 (16 10)  (358 202)  (358 202)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g2_5
 (17 10)  (359 202)  (359 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (369 202)  (369 202)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 202)  (370 202)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 202)  (371 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 202)  (374 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 202)  (375 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 202)  (376 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 202)  (382 202)  LC_5 Logic Functioning bit
 (42 10)  (384 202)  (384 202)  LC_5 Logic Functioning bit
 (18 11)  (360 203)  (360 203)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g2_5
 (30 11)  (372 203)  (372 203)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (382 203)  (382 203)  LC_5 Logic Functioning bit
 (42 11)  (384 203)  (384 203)  LC_5 Logic Functioning bit
 (8 12)  (350 204)  (350 204)  routing T_7_12.sp4_v_b_4 <X> T_7_12.sp4_h_r_10
 (9 12)  (351 204)  (351 204)  routing T_7_12.sp4_v_b_4 <X> T_7_12.sp4_h_r_10
 (10 12)  (352 204)  (352 204)  routing T_7_12.sp4_v_b_4 <X> T_7_12.sp4_h_r_10
 (15 12)  (357 204)  (357 204)  routing T_7_12.sp4_h_r_25 <X> T_7_12.lc_trk_g3_1
 (16 12)  (358 204)  (358 204)  routing T_7_12.sp4_h_r_25 <X> T_7_12.lc_trk_g3_1
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (364 204)  (364 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 204)  (365 204)  routing T_7_12.sp4_h_r_27 <X> T_7_12.lc_trk_g3_3
 (24 12)  (366 204)  (366 204)  routing T_7_12.sp4_h_r_27 <X> T_7_12.lc_trk_g3_3
 (26 12)  (368 204)  (368 204)  routing T_7_12.lc_trk_g0_4 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 204)  (371 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 204)  (373 204)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 204)  (374 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 204)  (375 204)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (50 12)  (392 204)  (392 204)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (360 205)  (360 205)  routing T_7_12.sp4_h_r_25 <X> T_7_12.lc_trk_g3_1
 (19 13)  (361 205)  (361 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (363 205)  (363 205)  routing T_7_12.sp4_h_r_27 <X> T_7_12.lc_trk_g3_3
 (29 13)  (371 205)  (371 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (39 13)  (381 205)  (381 205)  LC_6 Logic Functioning bit
 (52 13)  (394 205)  (394 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 192)  (418 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (419 192)  (419 192)  routing T_8_12.sp4_v_b_19 <X> T_8_12.lc_trk_g0_3
 (24 0)  (420 192)  (420 192)  routing T_8_12.sp4_v_b_19 <X> T_8_12.lc_trk_g0_3
 (25 0)  (421 192)  (421 192)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (410 193)  (410 193)  routing T_8_12.sp4_r_v_b_35 <X> T_8_12.lc_trk_g0_0
 (17 1)  (413 193)  (413 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (418 193)  (418 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 193)  (419 193)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (24 1)  (420 193)  (420 193)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (26 1)  (422 193)  (422 193)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input0_0
 (28 1)  (424 193)  (424 193)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input0_0
 (29 1)  (425 193)  (425 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (423 195)  (423 195)  routing T_8_12.lc_trk_g1_0 <X> T_8_12.input0_1
 (29 3)  (425 195)  (425 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (1 4)  (397 196)  (397 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (14 4)  (410 196)  (410 196)  routing T_8_12.sp4_h_l_5 <X> T_8_12.lc_trk_g1_0
 (1 5)  (397 197)  (397 197)  routing T_8_12.lc_trk_g0_2 <X> T_8_12.wire_bram/ram/WCLKE
 (14 5)  (410 197)  (410 197)  routing T_8_12.sp4_h_l_5 <X> T_8_12.lc_trk_g1_0
 (15 5)  (411 197)  (411 197)  routing T_8_12.sp4_h_l_5 <X> T_8_12.lc_trk_g1_0
 (16 5)  (412 197)  (412 197)  routing T_8_12.sp4_h_l_5 <X> T_8_12.lc_trk_g1_0
 (17 5)  (413 197)  (413 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 5)  (425 197)  (425 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (14 6)  (410 198)  (410 198)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g1_4
 (15 6)  (411 198)  (411 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (16 6)  (412 198)  (412 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 198)  (414 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (26 6)  (422 198)  (422 198)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.input0_3
 (15 7)  (411 199)  (411 199)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g1_4
 (16 7)  (412 199)  (412 199)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g1_4
 (17 7)  (413 199)  (413 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (26 7)  (422 199)  (422 199)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.input0_3
 (27 7)  (423 199)  (423 199)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.input0_3
 (28 7)  (424 199)  (424 199)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.input0_3
 (29 7)  (425 199)  (425 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (4 8)  (400 200)  (400 200)  routing T_8_12.sp4_v_t_43 <X> T_8_12.sp4_v_b_6
 (15 8)  (411 200)  (411 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (16 8)  (412 200)  (412 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (17 8)  (413 200)  (413 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (421 200)  (421 200)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (26 8)  (422 200)  (422 200)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.input0_4
 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (38 8)  (434 200)  (434 200)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (14 9)  (410 201)  (410 201)  routing T_8_12.sp4_r_v_b_32 <X> T_8_12.lc_trk_g2_0
 (17 9)  (413 201)  (413 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (414 201)  (414 201)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (22 9)  (418 201)  (418 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (420 201)  (420 201)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (25 9)  (421 201)  (421 201)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (27 9)  (423 201)  (423 201)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.input0_4
 (29 9)  (425 201)  (425 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (21 10)  (417 202)  (417 202)  routing T_8_12.sp4_v_t_18 <X> T_8_12.lc_trk_g2_7
 (22 10)  (418 202)  (418 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 202)  (419 202)  routing T_8_12.sp4_v_t_18 <X> T_8_12.lc_trk_g2_7
 (25 10)  (421 202)  (421 202)  routing T_8_12.sp4_v_b_30 <X> T_8_12.lc_trk_g2_6
 (22 11)  (418 203)  (418 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (419 203)  (419 203)  routing T_8_12.sp4_v_b_30 <X> T_8_12.lc_trk_g2_6
 (26 11)  (422 203)  (422 203)  routing T_8_12.lc_trk_g0_3 <X> T_8_12.input0_5
 (29 11)  (425 203)  (425 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 203)  (428 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (429 203)  (429 203)  routing T_8_12.lc_trk_g2_1 <X> T_8_12.input2_5
 (6 12)  (402 204)  (402 204)  routing T_8_12.sp4_v_t_43 <X> T_8_12.sp4_v_b_9
 (19 12)  (415 204)  (415 204)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (35 12)  (431 204)  (431 204)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.input2_6
 (5 13)  (401 205)  (401 205)  routing T_8_12.sp4_v_t_43 <X> T_8_12.sp4_v_b_9
 (8 13)  (404 205)  (404 205)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_b_10
 (22 13)  (418 205)  (418 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (424 205)  (424 205)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.input0_6
 (29 13)  (425 205)  (425 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (428 205)  (428 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 205)  (429 205)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.input2_6
 (35 13)  (431 205)  (431 205)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.input2_6
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 206)  (412 206)  routing T_8_12.sp4_v_b_29 <X> T_8_12.lc_trk_g3_5
 (17 14)  (413 206)  (413 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 206)  (414 206)  routing T_8_12.sp4_v_b_29 <X> T_8_12.lc_trk_g3_5
 (35 14)  (431 206)  (431 206)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (22 15)  (418 207)  (418 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 207)  (422 207)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.input0_7
 (27 15)  (423 207)  (423 207)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.input0_7
 (28 15)  (424 207)  (424 207)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.input0_7
 (29 15)  (425 207)  (425 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 207)  (428 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 207)  (429 207)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7
 (35 15)  (431 207)  (431 207)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7


LogicTile_9_12

 (6 2)  (444 194)  (444 194)  routing T_9_12.sp4_h_l_42 <X> T_9_12.sp4_v_t_37
 (13 4)  (451 196)  (451 196)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_v_b_5
 (9 5)  (447 197)  (447 197)  routing T_9_12.sp4_v_t_41 <X> T_9_12.sp4_v_b_4
 (8 9)  (446 201)  (446 201)  routing T_9_12.sp4_h_l_42 <X> T_9_12.sp4_v_b_7
 (9 9)  (447 201)  (447 201)  routing T_9_12.sp4_h_l_42 <X> T_9_12.sp4_v_b_7
 (9 10)  (447 202)  (447 202)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_h_l_42
 (10 10)  (448 202)  (448 202)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_h_l_42
 (6 12)  (444 204)  (444 204)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_b_9


LogicTile_10_12

 (19 10)  (511 202)  (511 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_12

 (4 0)  (550 192)  (550 192)  routing T_11_12.sp4_v_t_37 <X> T_11_12.sp4_v_b_0
 (8 2)  (554 194)  (554 194)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_h_l_36
 (10 2)  (556 194)  (556 194)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_h_l_36
 (5 3)  (551 195)  (551 195)  routing T_11_12.sp4_h_l_37 <X> T_11_12.sp4_v_t_37
 (11 7)  (557 199)  (557 199)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_h_l_40
 (13 7)  (559 199)  (559 199)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_h_l_40
 (5 13)  (551 205)  (551 205)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_v_b_9
 (10 13)  (556 205)  (556 205)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_b_10
 (4 14)  (550 206)  (550 206)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_v_t_44
 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_v_t_44
 (8 15)  (554 207)  (554 207)  routing T_11_12.sp4_h_l_47 <X> T_11_12.sp4_v_t_47


LogicTile_12_12

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 194)  (614 194)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_v_b_21 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_v_b_21 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 200)  (635 200)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_4
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (52 8)  (652 200)  (652 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (19 10)  (619 202)  (619 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 203)  (623 203)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g2_6
 (24 11)  (624 203)  (624 203)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g2_6
 (14 12)  (614 204)  (614 204)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_v_t_21 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (609 206)  (609 206)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_h_l_47
 (10 14)  (610 206)  (610 206)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_h_l_47
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_r_v_b_46 <X> T_12_12.lc_trk_g3_6


LogicTile_13_12

 (3 4)  (657 196)  (657 196)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_r_0
 (10 4)  (664 196)  (664 196)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_h_r_4
 (5 5)  (659 197)  (659 197)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_b_3
 (8 6)  (662 198)  (662 198)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_l_41
 (9 6)  (663 198)  (663 198)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_l_41
 (10 6)  (664 198)  (664 198)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_l_41


LogicTile_14_12

 (14 0)  (722 192)  (722 192)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g0_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (48 0)  (756 192)  (756 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (761 192)  (761 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (53 1)  (761 193)  (761 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.bnr_op_5 <X> T_14_12.lc_trk_g0_5
 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_r_v_b_28 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (726 195)  (726 195)  routing T_14_12.bnr_op_5 <X> T_14_12.lc_trk_g0_5
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.sp4_r_v_b_42 <X> T_14_12.lc_trk_g3_2
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (14 0)  (776 192)  (776 192)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (48 0)  (810 192)  (810 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (777 193)  (777 193)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 193)  (795 193)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (48 1)  (810 193)  (810 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.bot_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_h_r_2 <X> T_15_12.sp4_h_l_40
 (14 6)  (776 198)  (776 198)  routing T_15_12.bnr_op_4 <X> T_15_12.lc_trk_g1_4
 (13 7)  (775 199)  (775 199)  routing T_15_12.sp4_h_r_2 <X> T_15_12.sp4_h_l_40
 (14 7)  (776 199)  (776 199)  routing T_15_12.bnr_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (14 8)  (776 200)  (776 200)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (19 11)  (781 203)  (781 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp12_v_t_10 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (762 207)  (762 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 207)  (768 207)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_h_l_44


LogicTile_16_12

 (11 0)  (827 192)  (827 192)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_v_b_2
 (12 1)  (828 193)  (828 193)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_v_b_2
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (16 5)  (832 197)  (832 197)  routing T_16_12.sp12_h_r_8 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 197)  (839 197)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g1_2
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 197)  (848 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 197)  (851 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.input_2_2
 (46 5)  (862 197)  (862 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (51 7)  (867 199)  (867 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (868 199)  (868 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (831 200)  (831 200)  routing T_16_12.sp4_h_r_33 <X> T_16_12.lc_trk_g2_1
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_h_r_33 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.sp4_h_r_33 <X> T_16_12.lc_trk_g2_1
 (9 10)  (825 202)  (825 202)  routing T_16_12.sp4_h_r_4 <X> T_16_12.sp4_h_l_42
 (10 10)  (826 202)  (826 202)  routing T_16_12.sp4_h_r_4 <X> T_16_12.sp4_h_l_42
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (831 204)  (831 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (16 12)  (832 204)  (832 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (18 13)  (834 205)  (834 205)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1


LogicTile_17_12

 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (40 0)  (914 192)  (914 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (43 1)  (917 193)  (917 193)  LC_0 Logic Functioning bit
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 6)  (879 198)  (879 198)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (19 6)  (893 198)  (893 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 198)  (897 198)  routing T_17_12.sp4_v_b_23 <X> T_17_12.lc_trk_g1_7
 (24 6)  (898 198)  (898 198)  routing T_17_12.sp4_v_b_23 <X> T_17_12.lc_trk_g1_7
 (4 7)  (878 199)  (878 199)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (6 7)  (880 199)  (880 199)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (19 9)  (893 201)  (893 201)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_18_12

 (5 14)  (933 206)  (933 206)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44
 (4 15)  (932 207)  (932 207)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44
 (6 15)  (934 207)  (934 207)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44


LogicTile_19_12

 (3 2)  (985 194)  (985 194)  routing T_19_12.sp12_v_t_23 <X> T_19_12.sp12_h_l_23
 (11 3)  (993 195)  (993 195)  routing T_19_12.sp4_h_r_2 <X> T_19_12.sp4_h_l_39
 (3 4)  (985 196)  (985 196)  routing T_19_12.sp12_v_t_23 <X> T_19_12.sp12_h_r_0
 (3 10)  (985 202)  (985 202)  routing T_19_12.sp12_v_t_22 <X> T_19_12.sp12_h_l_22
 (3 12)  (985 204)  (985 204)  routing T_19_12.sp12_v_t_22 <X> T_19_12.sp12_h_r_1
 (5 12)  (987 204)  (987 204)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_h_r_9
 (12 12)  (994 204)  (994 204)  routing T_19_12.sp4_v_t_46 <X> T_19_12.sp4_h_r_11
 (5 14)  (987 206)  (987 206)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_h_l_44
 (6 15)  (988 207)  (988 207)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_h_l_44


LogicTile_20_12

 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (1067 200)  (1067 200)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (48 8)  (1084 200)  (1084 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (38 9)  (1074 201)  (1074 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (16 10)  (1052 202)  (1052 202)  routing T_20_12.sp12_v_b_21 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (1054 203)  (1054 203)  routing T_20_12.sp12_v_b_21 <X> T_20_12.lc_trk_g2_5
 (19 12)  (1055 204)  (1055 204)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_23_12

 (4 0)  (1202 192)  (1202 192)  routing T_23_12.sp4_h_l_37 <X> T_23_12.sp4_v_b_0
 (5 0)  (1203 192)  (1203 192)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_h_r_0
 (12 0)  (1210 192)  (1210 192)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_h_r_2
 (4 1)  (1202 193)  (1202 193)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_h_r_0
 (5 1)  (1203 193)  (1203 193)  routing T_23_12.sp4_h_l_37 <X> T_23_12.sp4_v_b_0
 (13 1)  (1211 193)  (1211 193)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_h_r_2
 (12 2)  (1210 194)  (1210 194)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_l_39
 (11 3)  (1209 195)  (1209 195)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_l_39
 (4 4)  (1202 196)  (1202 196)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_v_b_3
 (6 4)  (1204 196)  (1204 196)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_v_b_3
 (11 4)  (1209 196)  (1209 196)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_v_b_5
 (13 4)  (1211 196)  (1211 196)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_v_b_5
 (5 5)  (1203 197)  (1203 197)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_v_b_3
 (12 5)  (1210 197)  (1210 197)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_v_b_5
 (10 8)  (1208 200)  (1208 200)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_r_7
 (9 13)  (1207 205)  (1207 205)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_v_b_10
 (10 13)  (1208 205)  (1208 205)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_v_b_10


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 192)  (1317 192)  routing T_25_12.sp4_v_t_43 <X> T_25_12.sp4_v_b_2
 (13 0)  (1319 192)  (1319 192)  routing T_25_12.sp4_v_t_43 <X> T_25_12.sp4_v_b_2
 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 1)  (1309 193)  (1309 193)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_v_b_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 193)  (1332 193)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.input0_0
 (28 1)  (1334 193)  (1334 193)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 195)  (1333 195)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input0_1
 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 196)  (1332 196)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (26 5)  (1332 197)  (1332 197)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (27 5)  (1333 197)  (1333 197)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp12_h_r_13 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (1327 198)  (1327 198)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (22 6)  (1328 198)  (1328 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 198)  (1329 198)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (25 6)  (1331 198)  (1331 198)  routing T_25_12.sp4_v_b_14 <X> T_25_12.lc_trk_g1_6
 (26 6)  (1332 198)  (1332 198)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_3
 (16 7)  (1322 199)  (1322 199)  routing T_25_12.sp12_h_r_12 <X> T_25_12.lc_trk_g1_4
 (17 7)  (1323 199)  (1323 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1327 199)  (1327 199)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (22 7)  (1328 199)  (1328 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 199)  (1329 199)  routing T_25_12.sp4_v_b_14 <X> T_25_12.lc_trk_g1_6
 (25 7)  (1331 199)  (1331 199)  routing T_25_12.sp4_v_b_14 <X> T_25_12.lc_trk_g1_6
 (26 7)  (1332 199)  (1332 199)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_3
 (27 7)  (1333 199)  (1333 199)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (4 8)  (1310 200)  (1310 200)  routing T_25_12.sp4_v_t_43 <X> T_25_12.sp4_v_b_6
 (21 8)  (1327 200)  (1327 200)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 200)  (1330 200)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (26 8)  (1332 200)  (1332 200)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.input0_4
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (21 9)  (1327 201)  (1327 201)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (22 9)  (1328 201)  (1328 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 201)  (1329 201)  routing T_25_12.sp4_h_l_15 <X> T_25_12.lc_trk_g2_2
 (24 9)  (1330 201)  (1330 201)  routing T_25_12.sp4_h_l_15 <X> T_25_12.lc_trk_g2_2
 (25 9)  (1331 201)  (1331 201)  routing T_25_12.sp4_h_l_15 <X> T_25_12.lc_trk_g2_2
 (27 9)  (1333 201)  (1333 201)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (41 9)  (1347 201)  (1347 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (22 10)  (1328 202)  (1328 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (1329 202)  (1329 202)  routing T_25_12.sp4_h_l_18 <X> T_25_12.lc_trk_g2_7
 (24 10)  (1330 202)  (1330 202)  routing T_25_12.sp4_h_l_18 <X> T_25_12.lc_trk_g2_7
 (35 10)  (1341 202)  (1341 202)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.input2_5
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp12_v_b_12 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (1327 203)  (1327 203)  routing T_25_12.sp4_h_l_18 <X> T_25_12.lc_trk_g2_7
 (26 11)  (1332 203)  (1332 203)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input0_5
 (28 11)  (1334 203)  (1334 203)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input0_5
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 203)  (1340 203)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.input2_5
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.bnl_op_3 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1332 204)  (1332 204)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_6
 (14 13)  (1320 205)  (1320 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (15 13)  (1321 205)  (1321 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (16 13)  (1322 205)  (1322 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (17 13)  (1323 205)  (1323 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (21 13)  (1327 205)  (1327 205)  routing T_25_12.bnl_op_3 <X> T_25_12.lc_trk_g3_3
 (22 13)  (1328 205)  (1328 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1333 205)  (1333 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_6
 (28 13)  (1334 205)  (1334 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 205)  (1341 205)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.input2_6
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (26 15)  (1332 207)  (1332 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_7
 (27 15)  (1333 207)  (1333 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_7
 (28 15)  (1334 207)  (1334 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 207)  (1341 207)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.input2_7


LogicTile_26_12

 (6 0)  (1354 192)  (1354 192)  routing T_26_12.sp4_v_t_44 <X> T_26_12.sp4_v_b_0
 (5 1)  (1353 193)  (1353 193)  routing T_26_12.sp4_v_t_44 <X> T_26_12.sp4_v_b_0
 (8 5)  (1356 197)  (1356 197)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_4
 (10 5)  (1358 197)  (1358 197)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_4


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 178)  (12 178)  routing T_0_11.span4_horz_19 <X> T_0_11.lc_trk_g0_3
 (6 2)  (11 178)  (11 178)  routing T_0_11.span4_horz_19 <X> T_0_11.lc_trk_g0_3
 (7 2)  (10 178)  (10 178)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g0_3 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_1_11

 (17 0)  (35 176)  (35 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (40 176)  (40 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (44 176)  (44 176)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 176)  (49 176)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 176)  (51 176)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 176)  (52 176)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 176)  (53 176)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.input_2_0
 (37 0)  (55 176)  (55 176)  LC_0 Logic Functioning bit
 (38 0)  (56 176)  (56 176)  LC_0 Logic Functioning bit
 (40 0)  (58 176)  (58 176)  LC_0 Logic Functioning bit
 (42 0)  (60 176)  (60 176)  LC_0 Logic Functioning bit
 (43 0)  (61 176)  (61 176)  LC_0 Logic Functioning bit
 (52 0)  (70 176)  (70 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (44 177)  (44 177)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 177)  (47 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 177)  (48 177)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 177)  (49 177)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 177)  (50 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (52 177)  (52 177)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.input_2_0
 (36 1)  (54 177)  (54 177)  LC_0 Logic Functioning bit
 (37 1)  (55 177)  (55 177)  LC_0 Logic Functioning bit
 (38 1)  (56 177)  (56 177)  LC_0 Logic Functioning bit
 (39 1)  (57 177)  (57 177)  LC_0 Logic Functioning bit
 (40 1)  (58 177)  (58 177)  LC_0 Logic Functioning bit
 (41 1)  (59 177)  (59 177)  LC_0 Logic Functioning bit
 (42 1)  (60 177)  (60 177)  LC_0 Logic Functioning bit
 (47 1)  (65 177)  (65 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (18 178)  (18 178)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (1 2)  (19 178)  (19 178)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (32 178)  (32 178)  routing T_1_11.wire_logic_cluster/lc_4/out <X> T_1_11.lc_trk_g0_4
 (17 2)  (35 178)  (35 178)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (36 178)  (36 178)  routing T_1_11.wire_logic_cluster/lc_5/out <X> T_1_11.lc_trk_g0_5
 (25 2)  (43 178)  (43 178)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g0_6
 (26 2)  (44 178)  (44 178)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 178)  (45 178)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 178)  (48 178)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 178)  (49 178)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (53 178)  (53 178)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_1
 (40 2)  (58 178)  (58 178)  LC_1 Logic Functioning bit
 (41 2)  (59 178)  (59 178)  LC_1 Logic Functioning bit
 (43 2)  (61 178)  (61 178)  LC_1 Logic Functioning bit
 (17 3)  (35 179)  (35 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (40 179)  (40 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 179)  (41 179)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g0_6
 (25 3)  (43 179)  (43 179)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g0_6
 (26 3)  (44 179)  (44 179)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 179)  (46 179)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 179)  (47 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 179)  (50 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (52 179)  (52 179)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_1
 (35 3)  (53 179)  (53 179)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_1
 (41 3)  (59 179)  (59 179)  LC_1 Logic Functioning bit
 (42 3)  (60 179)  (60 179)  LC_1 Logic Functioning bit
 (43 3)  (61 179)  (61 179)  LC_1 Logic Functioning bit
 (1 4)  (19 180)  (19 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (47 180)  (47 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 180)  (49 180)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 180)  (51 180)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 180)  (55 180)  LC_2 Logic Functioning bit
 (41 4)  (59 180)  (59 180)  LC_2 Logic Functioning bit
 (42 4)  (60 180)  (60 180)  LC_2 Logic Functioning bit
 (43 4)  (61 180)  (61 180)  LC_2 Logic Functioning bit
 (50 4)  (68 180)  (68 180)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 181)  (18 181)  routing T_1_11.glb_netwk_3 <X> T_1_11.wire_logic_cluster/lc_7/cen
 (26 5)  (44 181)  (44 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 181)  (46 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 181)  (47 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 181)  (49 181)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 181)  (55 181)  LC_2 Logic Functioning bit
 (39 5)  (57 181)  (57 181)  LC_2 Logic Functioning bit
 (40 5)  (58 181)  (58 181)  LC_2 Logic Functioning bit
 (42 5)  (60 181)  (60 181)  LC_2 Logic Functioning bit
 (43 5)  (61 181)  (61 181)  LC_2 Logic Functioning bit
 (51 5)  (69 181)  (69 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 182)  (35 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 182)  (36 182)  routing T_1_11.wire_logic_cluster/lc_5/out <X> T_1_11.lc_trk_g1_5
 (25 6)  (43 182)  (43 182)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g1_6
 (28 6)  (46 182)  (46 182)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 182)  (47 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 182)  (48 182)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 182)  (51 182)  routing T_1_11.lc_trk_g2_0 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 182)  (56 182)  LC_3 Logic Functioning bit
 (39 6)  (57 182)  (57 182)  LC_3 Logic Functioning bit
 (42 6)  (60 182)  (60 182)  LC_3 Logic Functioning bit
 (43 6)  (61 182)  (61 182)  LC_3 Logic Functioning bit
 (22 7)  (40 183)  (40 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 183)  (41 183)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g1_6
 (25 7)  (43 183)  (43 183)  routing T_1_11.sp4_v_t_3 <X> T_1_11.lc_trk_g1_6
 (26 7)  (44 183)  (44 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 183)  (45 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 183)  (46 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 183)  (47 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 183)  (48 183)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 183)  (50 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 183)  (51 183)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.input_2_3
 (35 7)  (53 183)  (53 183)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.input_2_3
 (5 8)  (23 184)  (23 184)  routing T_1_11.sp4_v_t_43 <X> T_1_11.sp4_h_r_6
 (14 8)  (32 184)  (32 184)  routing T_1_11.rgt_op_0 <X> T_1_11.lc_trk_g2_0
 (22 8)  (40 184)  (40 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 184)  (42 184)  routing T_1_11.tnr_op_3 <X> T_1_11.lc_trk_g2_3
 (25 8)  (43 184)  (43 184)  routing T_1_11.rgt_op_2 <X> T_1_11.lc_trk_g2_2
 (27 8)  (45 184)  (45 184)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 184)  (46 184)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 184)  (48 184)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 184)  (51 184)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 184)  (52 184)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (38 8)  (56 184)  (56 184)  LC_4 Logic Functioning bit
 (42 8)  (60 184)  (60 184)  LC_4 Logic Functioning bit
 (43 8)  (61 184)  (61 184)  LC_4 Logic Functioning bit
 (50 8)  (68 184)  (68 184)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (33 185)  (33 185)  routing T_1_11.rgt_op_0 <X> T_1_11.lc_trk_g2_0
 (17 9)  (35 185)  (35 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (40 185)  (40 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 185)  (42 185)  routing T_1_11.rgt_op_2 <X> T_1_11.lc_trk_g2_2
 (30 9)  (48 185)  (48 185)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 185)  (54 185)  LC_4 Logic Functioning bit
 (38 9)  (56 185)  (56 185)  LC_4 Logic Functioning bit
 (42 9)  (60 185)  (60 185)  LC_4 Logic Functioning bit
 (43 9)  (61 185)  (61 185)  LC_4 Logic Functioning bit
 (53 9)  (71 185)  (71 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (39 186)  (39 186)  routing T_1_11.rgt_op_7 <X> T_1_11.lc_trk_g2_7
 (22 10)  (40 186)  (40 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 186)  (42 186)  routing T_1_11.rgt_op_7 <X> T_1_11.lc_trk_g2_7
 (25 10)  (43 186)  (43 186)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g2_6
 (31 10)  (49 186)  (49 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 186)  (51 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 186)  (52 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 186)  (54 186)  LC_5 Logic Functioning bit
 (37 10)  (55 186)  (55 186)  LC_5 Logic Functioning bit
 (38 10)  (56 186)  (56 186)  LC_5 Logic Functioning bit
 (39 10)  (57 186)  (57 186)  LC_5 Logic Functioning bit
 (45 10)  (63 186)  (63 186)  LC_5 Logic Functioning bit
 (46 10)  (64 186)  (64 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (69 186)  (69 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (40 187)  (40 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (41 187)  (41 187)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g2_6
 (25 11)  (43 187)  (43 187)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g2_6
 (36 11)  (54 187)  (54 187)  LC_5 Logic Functioning bit
 (37 11)  (55 187)  (55 187)  LC_5 Logic Functioning bit
 (38 11)  (56 187)  (56 187)  LC_5 Logic Functioning bit
 (39 11)  (57 187)  (57 187)  LC_5 Logic Functioning bit
 (46 11)  (64 187)  (64 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (70 187)  (70 187)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (71 187)  (71 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (44 188)  (44 188)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 188)  (45 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 188)  (48 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 188)  (49 188)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 188)  (51 188)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (37 12)  (55 188)  (55 188)  LC_6 Logic Functioning bit
 (38 12)  (56 188)  (56 188)  LC_6 Logic Functioning bit
 (39 12)  (57 188)  (57 188)  LC_6 Logic Functioning bit
 (15 13)  (33 189)  (33 189)  routing T_1_11.tnr_op_0 <X> T_1_11.lc_trk_g3_0
 (17 13)  (35 189)  (35 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (40 189)  (40 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 189)  (42 189)  routing T_1_11.tnr_op_2 <X> T_1_11.lc_trk_g3_2
 (27 13)  (45 189)  (45 189)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 189)  (47 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 189)  (48 189)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 189)  (49 189)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 189)  (58 189)  LC_6 Logic Functioning bit
 (41 13)  (59 189)  (59 189)  LC_6 Logic Functioning bit
 (42 13)  (60 189)  (60 189)  LC_6 Logic Functioning bit
 (43 13)  (61 189)  (61 189)  LC_6 Logic Functioning bit
 (1 14)  (19 190)  (19 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 190)  (33 190)  routing T_1_11.sp4_h_l_16 <X> T_1_11.lc_trk_g3_5
 (16 14)  (34 190)  (34 190)  routing T_1_11.sp4_h_l_16 <X> T_1_11.lc_trk_g3_5
 (17 14)  (35 190)  (35 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (43 190)  (43 190)  routing T_1_11.rgt_op_6 <X> T_1_11.lc_trk_g3_6
 (26 14)  (44 190)  (44 190)  routing T_1_11.lc_trk_g0_5 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 190)  (46 190)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 190)  (49 190)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (55 190)  (55 190)  LC_7 Logic Functioning bit
 (38 14)  (56 190)  (56 190)  LC_7 Logic Functioning bit
 (40 14)  (58 190)  (58 190)  LC_7 Logic Functioning bit
 (42 14)  (60 190)  (60 190)  LC_7 Logic Functioning bit
 (43 14)  (61 190)  (61 190)  LC_7 Logic Functioning bit
 (50 14)  (68 190)  (68 190)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (70 190)  (70 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (26 191)  (26 191)  routing T_1_11.sp4_h_r_10 <X> T_1_11.sp4_v_t_47
 (9 15)  (27 191)  (27 191)  routing T_1_11.sp4_h_r_10 <X> T_1_11.sp4_v_t_47
 (18 15)  (36 191)  (36 191)  routing T_1_11.sp4_h_l_16 <X> T_1_11.lc_trk_g3_5
 (22 15)  (40 191)  (40 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 191)  (42 191)  routing T_1_11.rgt_op_6 <X> T_1_11.lc_trk_g3_6
 (29 15)  (47 191)  (47 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 191)  (48 191)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 191)  (55 191)  LC_7 Logic Functioning bit
 (38 15)  (56 191)  (56 191)  LC_7 Logic Functioning bit
 (40 15)  (58 191)  (58 191)  LC_7 Logic Functioning bit


LogicTile_2_11

 (17 0)  (89 176)  (89 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (93 176)  (93 176)  routing T_2_11.wire_logic_cluster/lc_3/out <X> T_2_11.lc_trk_g0_3
 (22 0)  (94 176)  (94 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (100 176)  (100 176)  routing T_2_11.lc_trk_g2_1 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 176)  (108 176)  LC_0 Logic Functioning bit
 (37 0)  (109 176)  (109 176)  LC_0 Logic Functioning bit
 (38 0)  (110 176)  (110 176)  LC_0 Logic Functioning bit
 (42 0)  (114 176)  (114 176)  LC_0 Logic Functioning bit
 (18 1)  (90 177)  (90 177)  routing T_2_11.sp4_r_v_b_34 <X> T_2_11.lc_trk_g0_1
 (22 1)  (94 177)  (94 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 177)  (96 177)  routing T_2_11.bot_op_2 <X> T_2_11.lc_trk_g0_2
 (31 1)  (103 177)  (103 177)  routing T_2_11.lc_trk_g0_3 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 177)  (104 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (106 177)  (106 177)  routing T_2_11.lc_trk_g1_1 <X> T_2_11.input_2_0
 (36 1)  (108 177)  (108 177)  LC_0 Logic Functioning bit
 (37 1)  (109 177)  (109 177)  LC_0 Logic Functioning bit
 (38 1)  (110 177)  (110 177)  LC_0 Logic Functioning bit
 (42 1)  (114 177)  (114 177)  LC_0 Logic Functioning bit
 (53 1)  (125 177)  (125 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (26 2)  (98 178)  (98 178)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 178)  (99 178)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 178)  (101 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (14 3)  (86 179)  (86 179)  routing T_2_11.top_op_4 <X> T_2_11.lc_trk_g0_4
 (15 3)  (87 179)  (87 179)  routing T_2_11.top_op_4 <X> T_2_11.lc_trk_g0_4
 (17 3)  (89 179)  (89 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (98 179)  (98 179)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 179)  (100 179)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 179)  (101 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 179)  (102 179)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 179)  (104 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 179)  (106 179)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.input_2_1
 (35 3)  (107 179)  (107 179)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.input_2_1
 (38 3)  (110 179)  (110 179)  LC_1 Logic Functioning bit
 (41 3)  (113 179)  (113 179)  LC_1 Logic Functioning bit
 (15 4)  (87 180)  (87 180)  routing T_2_11.bot_op_1 <X> T_2_11.lc_trk_g1_1
 (17 4)  (89 180)  (89 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (93 180)  (93 180)  routing T_2_11.bnr_op_3 <X> T_2_11.lc_trk_g1_3
 (22 4)  (94 180)  (94 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (97 180)  (97 180)  routing T_2_11.bnr_op_2 <X> T_2_11.lc_trk_g1_2
 (29 4)  (101 180)  (101 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 180)  (103 180)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 180)  (104 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 180)  (105 180)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 180)  (106 180)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 180)  (107 180)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.input_2_2
 (39 4)  (111 180)  (111 180)  LC_2 Logic Functioning bit
 (42 4)  (114 180)  (114 180)  LC_2 Logic Functioning bit
 (43 4)  (115 180)  (115 180)  LC_2 Logic Functioning bit
 (15 5)  (87 181)  (87 181)  routing T_2_11.bot_op_0 <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (93 181)  (93 181)  routing T_2_11.bnr_op_3 <X> T_2_11.lc_trk_g1_3
 (22 5)  (94 181)  (94 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (97 181)  (97 181)  routing T_2_11.bnr_op_2 <X> T_2_11.lc_trk_g1_2
 (28 5)  (100 181)  (100 181)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 181)  (101 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 181)  (103 181)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 181)  (104 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (108 181)  (108 181)  LC_2 Logic Functioning bit
 (37 5)  (109 181)  (109 181)  LC_2 Logic Functioning bit
 (41 5)  (113 181)  (113 181)  LC_2 Logic Functioning bit
 (51 5)  (123 181)  (123 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (125 181)  (125 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (94 182)  (94 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 182)  (96 182)  routing T_2_11.bot_op_7 <X> T_2_11.lc_trk_g1_7
 (26 6)  (98 182)  (98 182)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 182)  (99 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 182)  (100 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 182)  (101 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 182)  (102 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 182)  (104 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 182)  (108 182)  LC_3 Logic Functioning bit
 (37 6)  (109 182)  (109 182)  LC_3 Logic Functioning bit
 (38 6)  (110 182)  (110 182)  LC_3 Logic Functioning bit
 (40 6)  (112 182)  (112 182)  LC_3 Logic Functioning bit
 (41 6)  (113 182)  (113 182)  LC_3 Logic Functioning bit
 (42 6)  (114 182)  (114 182)  LC_3 Logic Functioning bit
 (15 7)  (87 183)  (87 183)  routing T_2_11.bot_op_4 <X> T_2_11.lc_trk_g1_4
 (17 7)  (89 183)  (89 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 183)  (94 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (95 183)  (95 183)  routing T_2_11.sp4_v_b_22 <X> T_2_11.lc_trk_g1_6
 (24 7)  (96 183)  (96 183)  routing T_2_11.sp4_v_b_22 <X> T_2_11.lc_trk_g1_6
 (27 7)  (99 183)  (99 183)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 183)  (100 183)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 183)  (101 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 183)  (102 183)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 183)  (103 183)  routing T_2_11.lc_trk_g0_2 <X> T_2_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 183)  (104 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (106 183)  (106 183)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.input_2_3
 (36 7)  (108 183)  (108 183)  LC_3 Logic Functioning bit
 (37 7)  (109 183)  (109 183)  LC_3 Logic Functioning bit
 (39 7)  (111 183)  (111 183)  LC_3 Logic Functioning bit
 (42 7)  (114 183)  (114 183)  LC_3 Logic Functioning bit
 (14 8)  (86 184)  (86 184)  routing T_2_11.wire_logic_cluster/lc_0/out <X> T_2_11.lc_trk_g2_0
 (17 8)  (89 184)  (89 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (93 184)  (93 184)  routing T_2_11.rgt_op_3 <X> T_2_11.lc_trk_g2_3
 (22 8)  (94 184)  (94 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 184)  (96 184)  routing T_2_11.rgt_op_3 <X> T_2_11.lc_trk_g2_3
 (27 8)  (99 184)  (99 184)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 184)  (101 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 184)  (102 184)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 184)  (103 184)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 184)  (104 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 184)  (105 184)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 184)  (107 184)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.input_2_4
 (4 9)  (76 185)  (76 185)  routing T_2_11.sp4_v_t_36 <X> T_2_11.sp4_h_r_6
 (17 9)  (89 185)  (89 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (98 185)  (98 185)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 185)  (99 185)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 185)  (101 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 185)  (102 185)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 185)  (103 185)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 185)  (104 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (105 185)  (105 185)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.input_2_4
 (36 9)  (108 185)  (108 185)  LC_4 Logic Functioning bit
 (14 10)  (86 186)  (86 186)  routing T_2_11.rgt_op_4 <X> T_2_11.lc_trk_g2_4
 (21 10)  (93 186)  (93 186)  routing T_2_11.rgt_op_7 <X> T_2_11.lc_trk_g2_7
 (22 10)  (94 186)  (94 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (96 186)  (96 186)  routing T_2_11.rgt_op_7 <X> T_2_11.lc_trk_g2_7
 (32 10)  (104 186)  (104 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 186)  (105 186)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 186)  (106 186)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 186)  (108 186)  LC_5 Logic Functioning bit
 (37 10)  (109 186)  (109 186)  LC_5 Logic Functioning bit
 (41 10)  (113 186)  (113 186)  LC_5 Logic Functioning bit
 (43 10)  (115 186)  (115 186)  LC_5 Logic Functioning bit
 (50 10)  (122 186)  (122 186)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (87 187)  (87 187)  routing T_2_11.rgt_op_4 <X> T_2_11.lc_trk_g2_4
 (17 11)  (89 187)  (89 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (31 11)  (103 187)  (103 187)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 187)  (108 187)  LC_5 Logic Functioning bit
 (37 11)  (109 187)  (109 187)  LC_5 Logic Functioning bit
 (40 11)  (112 187)  (112 187)  LC_5 Logic Functioning bit
 (42 11)  (114 187)  (114 187)  LC_5 Logic Functioning bit
 (22 12)  (94 188)  (94 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (98 188)  (98 188)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 188)  (100 188)  routing T_2_11.lc_trk_g2_3 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 188)  (101 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 188)  (103 188)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 188)  (104 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 188)  (106 188)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (50 12)  (122 188)  (122 188)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (123 188)  (123 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (98 189)  (98 189)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 189)  (99 189)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 189)  (101 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 189)  (102 189)  routing T_2_11.lc_trk_g2_3 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (41 13)  (113 189)  (113 189)  LC_6 Logic Functioning bit
 (53 13)  (125 189)  (125 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (86 190)  (86 190)  routing T_2_11.rgt_op_4 <X> T_2_11.lc_trk_g3_4
 (21 14)  (93 190)  (93 190)  routing T_2_11.rgt_op_7 <X> T_2_11.lc_trk_g3_7
 (22 14)  (94 190)  (94 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (96 190)  (96 190)  routing T_2_11.rgt_op_7 <X> T_2_11.lc_trk_g3_7
 (25 14)  (97 190)  (97 190)  routing T_2_11.wire_logic_cluster/lc_6/out <X> T_2_11.lc_trk_g3_6
 (29 14)  (101 190)  (101 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 190)  (102 190)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 190)  (104 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 190)  (105 190)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 190)  (108 190)  LC_7 Logic Functioning bit
 (38 14)  (110 190)  (110 190)  LC_7 Logic Functioning bit
 (39 14)  (111 190)  (111 190)  LC_7 Logic Functioning bit
 (40 14)  (112 190)  (112 190)  LC_7 Logic Functioning bit
 (42 14)  (114 190)  (114 190)  LC_7 Logic Functioning bit
 (50 14)  (122 190)  (122 190)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (123 190)  (123 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (87 191)  (87 191)  routing T_2_11.rgt_op_4 <X> T_2_11.lc_trk_g3_4
 (17 15)  (89 191)  (89 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (94 191)  (94 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (101 191)  (101 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (39 15)  (111 191)  (111 191)  LC_7 Logic Functioning bit
 (41 15)  (113 191)  (113 191)  LC_7 Logic Functioning bit
 (43 15)  (115 191)  (115 191)  LC_7 Logic Functioning bit


LogicTile_3_11

 (15 0)  (141 176)  (141 176)  routing T_3_11.sp4_v_b_17 <X> T_3_11.lc_trk_g0_1
 (16 0)  (142 176)  (142 176)  routing T_3_11.sp4_v_b_17 <X> T_3_11.lc_trk_g0_1
 (17 0)  (143 176)  (143 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 1)  (141 177)  (141 177)  routing T_3_11.bot_op_0 <X> T_3_11.lc_trk_g0_0
 (17 1)  (143 177)  (143 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (148 177)  (148 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 177)  (150 177)  routing T_3_11.bot_op_2 <X> T_3_11.lc_trk_g0_2
 (0 2)  (126 178)  (126 178)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (1 2)  (127 178)  (127 178)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (2 2)  (128 178)  (128 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (140 178)  (140 178)  routing T_3_11.wire_logic_cluster/lc_4/out <X> T_3_11.lc_trk_g0_4
 (17 2)  (143 178)  (143 178)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (144 178)  (144 178)  routing T_3_11.wire_logic_cluster/lc_5/out <X> T_3_11.lc_trk_g0_5
 (17 3)  (143 179)  (143 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (127 180)  (127 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (25 4)  (151 180)  (151 180)  routing T_3_11.lft_op_2 <X> T_3_11.lc_trk_g1_2
 (27 4)  (153 180)  (153 180)  routing T_3_11.lc_trk_g1_2 <X> T_3_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 180)  (155 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 180)  (157 180)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 180)  (158 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 180)  (159 180)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 180)  (160 180)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 180)  (163 180)  LC_2 Logic Functioning bit
 (39 4)  (165 180)  (165 180)  LC_2 Logic Functioning bit
 (41 4)  (167 180)  (167 180)  LC_2 Logic Functioning bit
 (43 4)  (169 180)  (169 180)  LC_2 Logic Functioning bit
 (52 4)  (178 180)  (178 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (126 181)  (126 181)  routing T_3_11.glb_netwk_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (22 5)  (148 181)  (148 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (150 181)  (150 181)  routing T_3_11.lft_op_2 <X> T_3_11.lc_trk_g1_2
 (30 5)  (156 181)  (156 181)  routing T_3_11.lc_trk_g1_2 <X> T_3_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 181)  (163 181)  LC_2 Logic Functioning bit
 (39 5)  (165 181)  (165 181)  LC_2 Logic Functioning bit
 (41 5)  (167 181)  (167 181)  LC_2 Logic Functioning bit
 (43 5)  (169 181)  (169 181)  LC_2 Logic Functioning bit
 (4 6)  (130 182)  (130 182)  routing T_3_11.sp4_h_r_9 <X> T_3_11.sp4_v_t_38
 (6 6)  (132 182)  (132 182)  routing T_3_11.sp4_h_r_9 <X> T_3_11.sp4_v_t_38
 (26 6)  (152 182)  (152 182)  routing T_3_11.lc_trk_g0_5 <X> T_3_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 182)  (155 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 182)  (156 182)  routing T_3_11.lc_trk_g0_4 <X> T_3_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 182)  (158 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 182)  (162 182)  LC_3 Logic Functioning bit
 (38 6)  (164 182)  (164 182)  LC_3 Logic Functioning bit
 (39 6)  (165 182)  (165 182)  LC_3 Logic Functioning bit
 (40 6)  (166 182)  (166 182)  LC_3 Logic Functioning bit
 (41 6)  (167 182)  (167 182)  LC_3 Logic Functioning bit
 (43 6)  (169 182)  (169 182)  LC_3 Logic Functioning bit
 (5 7)  (131 183)  (131 183)  routing T_3_11.sp4_h_r_9 <X> T_3_11.sp4_v_t_38
 (13 7)  (139 183)  (139 183)  routing T_3_11.sp4_v_b_0 <X> T_3_11.sp4_h_l_40
 (22 7)  (148 183)  (148 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (149 183)  (149 183)  routing T_3_11.sp4_v_b_22 <X> T_3_11.lc_trk_g1_6
 (24 7)  (150 183)  (150 183)  routing T_3_11.sp4_v_b_22 <X> T_3_11.lc_trk_g1_6
 (29 7)  (155 183)  (155 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 183)  (157 183)  routing T_3_11.lc_trk_g0_2 <X> T_3_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 183)  (158 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (165 183)  (165 183)  LC_3 Logic Functioning bit
 (41 7)  (167 183)  (167 183)  LC_3 Logic Functioning bit
 (43 7)  (169 183)  (169 183)  LC_3 Logic Functioning bit
 (11 8)  (137 184)  (137 184)  routing T_3_11.sp4_h_l_39 <X> T_3_11.sp4_v_b_8
 (13 8)  (139 184)  (139 184)  routing T_3_11.sp4_h_l_39 <X> T_3_11.sp4_v_b_8
 (31 8)  (157 184)  (157 184)  routing T_3_11.lc_trk_g1_6 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 184)  (158 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 184)  (160 184)  routing T_3_11.lc_trk_g1_6 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 184)  (162 184)  LC_4 Logic Functioning bit
 (37 8)  (163 184)  (163 184)  LC_4 Logic Functioning bit
 (38 8)  (164 184)  (164 184)  LC_4 Logic Functioning bit
 (39 8)  (165 184)  (165 184)  LC_4 Logic Functioning bit
 (45 8)  (171 184)  (171 184)  LC_4 Logic Functioning bit
 (51 8)  (177 184)  (177 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (179 184)  (179 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (138 185)  (138 185)  routing T_3_11.sp4_h_l_39 <X> T_3_11.sp4_v_b_8
 (31 9)  (157 185)  (157 185)  routing T_3_11.lc_trk_g1_6 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 185)  (162 185)  LC_4 Logic Functioning bit
 (37 9)  (163 185)  (163 185)  LC_4 Logic Functioning bit
 (38 9)  (164 185)  (164 185)  LC_4 Logic Functioning bit
 (39 9)  (165 185)  (165 185)  LC_4 Logic Functioning bit
 (5 10)  (131 186)  (131 186)  routing T_3_11.sp4_v_t_37 <X> T_3_11.sp4_h_l_43
 (29 10)  (155 186)  (155 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (162 186)  (162 186)  LC_5 Logic Functioning bit
 (38 10)  (164 186)  (164 186)  LC_5 Logic Functioning bit
 (41 10)  (167 186)  (167 186)  LC_5 Logic Functioning bit
 (43 10)  (169 186)  (169 186)  LC_5 Logic Functioning bit
 (45 10)  (171 186)  (171 186)  LC_5 Logic Functioning bit
 (51 10)  (177 186)  (177 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (130 187)  (130 187)  routing T_3_11.sp4_v_t_37 <X> T_3_11.sp4_h_l_43
 (6 11)  (132 187)  (132 187)  routing T_3_11.sp4_v_t_37 <X> T_3_11.sp4_h_l_43
 (12 11)  (138 187)  (138 187)  routing T_3_11.sp4_h_l_45 <X> T_3_11.sp4_v_t_45
 (36 11)  (162 187)  (162 187)  LC_5 Logic Functioning bit
 (38 11)  (164 187)  (164 187)  LC_5 Logic Functioning bit
 (41 11)  (167 187)  (167 187)  LC_5 Logic Functioning bit
 (43 11)  (169 187)  (169 187)  LC_5 Logic Functioning bit
 (46 11)  (172 187)  (172 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (179 187)  (179 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (1 14)  (127 190)  (127 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (140 190)  (140 190)  routing T_3_11.sp4_v_b_36 <X> T_3_11.lc_trk_g3_4
 (17 14)  (143 190)  (143 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (31 14)  (157 190)  (157 190)  routing T_3_11.lc_trk_g3_5 <X> T_3_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 190)  (158 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 190)  (159 190)  routing T_3_11.lc_trk_g3_5 <X> T_3_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 190)  (160 190)  routing T_3_11.lc_trk_g3_5 <X> T_3_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 190)  (162 190)  LC_7 Logic Functioning bit
 (37 14)  (163 190)  (163 190)  LC_7 Logic Functioning bit
 (38 14)  (164 190)  (164 190)  LC_7 Logic Functioning bit
 (39 14)  (165 190)  (165 190)  LC_7 Logic Functioning bit
 (45 14)  (171 190)  (171 190)  LC_7 Logic Functioning bit
 (51 14)  (177 190)  (177 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (140 191)  (140 191)  routing T_3_11.sp4_v_b_36 <X> T_3_11.lc_trk_g3_4
 (16 15)  (142 191)  (142 191)  routing T_3_11.sp4_v_b_36 <X> T_3_11.lc_trk_g3_4
 (17 15)  (143 191)  (143 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (36 15)  (162 191)  (162 191)  LC_7 Logic Functioning bit
 (37 15)  (163 191)  (163 191)  LC_7 Logic Functioning bit
 (38 15)  (164 191)  (164 191)  LC_7 Logic Functioning bit
 (39 15)  (165 191)  (165 191)  LC_7 Logic Functioning bit


LogicTile_4_11

 (16 0)  (196 176)  (196 176)  routing T_4_11.sp4_v_b_9 <X> T_4_11.lc_trk_g0_1
 (17 0)  (197 176)  (197 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (198 176)  (198 176)  routing T_4_11.sp4_v_b_9 <X> T_4_11.lc_trk_g0_1
 (29 0)  (209 176)  (209 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 176)  (210 176)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 176)  (212 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 176)  (213 176)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 176)  (215 176)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.input_2_0
 (37 0)  (217 176)  (217 176)  LC_0 Logic Functioning bit
 (38 0)  (218 176)  (218 176)  LC_0 Logic Functioning bit
 (39 0)  (219 176)  (219 176)  LC_0 Logic Functioning bit
 (40 0)  (220 176)  (220 176)  LC_0 Logic Functioning bit
 (42 0)  (222 176)  (222 176)  LC_0 Logic Functioning bit
 (18 1)  (198 177)  (198 177)  routing T_4_11.sp4_v_b_9 <X> T_4_11.lc_trk_g0_1
 (26 1)  (206 177)  (206 177)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 177)  (208 177)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 177)  (209 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 177)  (210 177)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 177)  (211 177)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 177)  (212 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (217 177)  (217 177)  LC_0 Logic Functioning bit
 (38 1)  (218 177)  (218 177)  LC_0 Logic Functioning bit
 (39 1)  (219 177)  (219 177)  LC_0 Logic Functioning bit
 (41 1)  (221 177)  (221 177)  LC_0 Logic Functioning bit
 (51 1)  (231 177)  (231 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (194 178)  (194 178)  routing T_4_11.lft_op_4 <X> T_4_11.lc_trk_g0_4
 (15 2)  (195 178)  (195 178)  routing T_4_11.lft_op_5 <X> T_4_11.lc_trk_g0_5
 (17 2)  (197 178)  (197 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (198 178)  (198 178)  routing T_4_11.lft_op_5 <X> T_4_11.lc_trk_g0_5
 (21 2)  (201 178)  (201 178)  routing T_4_11.lft_op_7 <X> T_4_11.lc_trk_g0_7
 (22 2)  (202 178)  (202 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 178)  (204 178)  routing T_4_11.lft_op_7 <X> T_4_11.lc_trk_g0_7
 (15 3)  (195 179)  (195 179)  routing T_4_11.lft_op_4 <X> T_4_11.lc_trk_g0_4
 (17 3)  (197 179)  (197 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (201 180)  (201 180)  routing T_4_11.sp4_v_b_11 <X> T_4_11.lc_trk_g1_3
 (22 4)  (202 180)  (202 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 180)  (203 180)  routing T_4_11.sp4_v_b_11 <X> T_4_11.lc_trk_g1_3
 (17 5)  (197 181)  (197 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (201 181)  (201 181)  routing T_4_11.sp4_v_b_11 <X> T_4_11.lc_trk_g1_3
 (22 5)  (202 181)  (202 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (195 182)  (195 182)  routing T_4_11.top_op_5 <X> T_4_11.lc_trk_g1_5
 (17 6)  (197 182)  (197 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (207 182)  (207 182)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 182)  (208 182)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 182)  (209 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 182)  (211 182)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 182)  (212 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 182)  (213 182)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 182)  (217 182)  LC_3 Logic Functioning bit
 (39 6)  (219 182)  (219 182)  LC_3 Logic Functioning bit
 (40 6)  (220 182)  (220 182)  LC_3 Logic Functioning bit
 (42 6)  (222 182)  (222 182)  LC_3 Logic Functioning bit
 (18 7)  (198 183)  (198 183)  routing T_4_11.top_op_5 <X> T_4_11.lc_trk_g1_5
 (26 7)  (206 183)  (206 183)  routing T_4_11.lc_trk_g3_2 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 183)  (207 183)  routing T_4_11.lc_trk_g3_2 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 183)  (208 183)  routing T_4_11.lc_trk_g3_2 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 183)  (209 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 183)  (210 183)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 183)  (211 183)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (41 7)  (221 183)  (221 183)  LC_3 Logic Functioning bit
 (43 7)  (223 183)  (223 183)  LC_3 Logic Functioning bit
 (21 8)  (201 184)  (201 184)  routing T_4_11.bnl_op_3 <X> T_4_11.lc_trk_g2_3
 (22 8)  (202 184)  (202 184)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (205 184)  (205 184)  routing T_4_11.bnl_op_2 <X> T_4_11.lc_trk_g2_2
 (26 8)  (206 184)  (206 184)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 184)  (207 184)  routing T_4_11.lc_trk_g3_0 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 184)  (208 184)  routing T_4_11.lc_trk_g3_0 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 184)  (209 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 184)  (211 184)  routing T_4_11.lc_trk_g0_5 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 184)  (212 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 184)  (216 184)  LC_4 Logic Functioning bit
 (40 8)  (220 184)  (220 184)  LC_4 Logic Functioning bit
 (42 8)  (222 184)  (222 184)  LC_4 Logic Functioning bit
 (43 8)  (223 184)  (223 184)  LC_4 Logic Functioning bit
 (50 8)  (230 184)  (230 184)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (201 185)  (201 185)  routing T_4_11.bnl_op_3 <X> T_4_11.lc_trk_g2_3
 (22 9)  (202 185)  (202 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (205 185)  (205 185)  routing T_4_11.bnl_op_2 <X> T_4_11.lc_trk_g2_2
 (27 9)  (207 185)  (207 185)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 185)  (209 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (38 9)  (218 185)  (218 185)  LC_4 Logic Functioning bit
 (39 9)  (219 185)  (219 185)  LC_4 Logic Functioning bit
 (40 9)  (220 185)  (220 185)  LC_4 Logic Functioning bit
 (42 9)  (222 185)  (222 185)  LC_4 Logic Functioning bit
 (43 9)  (223 185)  (223 185)  LC_4 Logic Functioning bit
 (51 9)  (231 185)  (231 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (201 186)  (201 186)  routing T_4_11.sp4_v_t_18 <X> T_4_11.lc_trk_g2_7
 (22 10)  (202 186)  (202 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 186)  (203 186)  routing T_4_11.sp4_v_t_18 <X> T_4_11.lc_trk_g2_7
 (28 10)  (208 186)  (208 186)  routing T_4_11.lc_trk_g2_4 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 186)  (209 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 186)  (210 186)  routing T_4_11.lc_trk_g2_4 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 186)  (212 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 186)  (214 186)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 186)  (215 186)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.input_2_5
 (36 10)  (216 186)  (216 186)  LC_5 Logic Functioning bit
 (17 11)  (197 187)  (197 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (202 187)  (202 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 187)  (203 187)  routing T_4_11.sp4_h_r_30 <X> T_4_11.lc_trk_g2_6
 (24 11)  (204 187)  (204 187)  routing T_4_11.sp4_h_r_30 <X> T_4_11.lc_trk_g2_6
 (25 11)  (205 187)  (205 187)  routing T_4_11.sp4_h_r_30 <X> T_4_11.lc_trk_g2_6
 (29 11)  (209 187)  (209 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 187)  (211 187)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 187)  (212 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (213 187)  (213 187)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.input_2_5
 (35 11)  (215 187)  (215 187)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.input_2_5
 (5 12)  (185 188)  (185 188)  routing T_4_11.sp4_v_b_9 <X> T_4_11.sp4_h_r_9
 (21 12)  (201 188)  (201 188)  routing T_4_11.sp4_h_r_43 <X> T_4_11.lc_trk_g3_3
 (22 12)  (202 188)  (202 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (203 188)  (203 188)  routing T_4_11.sp4_h_r_43 <X> T_4_11.lc_trk_g3_3
 (24 12)  (204 188)  (204 188)  routing T_4_11.sp4_h_r_43 <X> T_4_11.lc_trk_g3_3
 (26 12)  (206 188)  (206 188)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 188)  (207 188)  routing T_4_11.lc_trk_g1_0 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 188)  (209 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 188)  (212 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 188)  (214 188)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 188)  (220 188)  LC_6 Logic Functioning bit
 (50 12)  (230 188)  (230 188)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (232 188)  (232 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (186 189)  (186 189)  routing T_4_11.sp4_v_b_9 <X> T_4_11.sp4_h_r_9
 (15 13)  (195 189)  (195 189)  routing T_4_11.tnr_op_0 <X> T_4_11.lc_trk_g3_0
 (17 13)  (197 189)  (197 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (201 189)  (201 189)  routing T_4_11.sp4_h_r_43 <X> T_4_11.lc_trk_g3_3
 (22 13)  (202 189)  (202 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (203 189)  (203 189)  routing T_4_11.sp4_v_b_42 <X> T_4_11.lc_trk_g3_2
 (24 13)  (204 189)  (204 189)  routing T_4_11.sp4_v_b_42 <X> T_4_11.lc_trk_g3_2
 (27 13)  (207 189)  (207 189)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 189)  (208 189)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 189)  (209 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 189)  (211 189)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (16 14)  (196 190)  (196 190)  routing T_4_11.sp4_v_t_16 <X> T_4_11.lc_trk_g3_5
 (17 14)  (197 190)  (197 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (198 190)  (198 190)  routing T_4_11.sp4_v_t_16 <X> T_4_11.lc_trk_g3_5


LogicTile_5_11

 (14 1)  (248 177)  (248 177)  routing T_5_11.top_op_0 <X> T_5_11.lc_trk_g0_0
 (15 1)  (249 177)  (249 177)  routing T_5_11.top_op_0 <X> T_5_11.lc_trk_g0_0
 (17 1)  (251 177)  (251 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (14 2)  (248 178)  (248 178)  routing T_5_11.sp4_h_l_9 <X> T_5_11.lc_trk_g0_4
 (26 2)  (260 178)  (260 178)  routing T_5_11.lc_trk_g1_4 <X> T_5_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (265 178)  (265 178)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 178)  (266 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 178)  (270 178)  LC_1 Logic Functioning bit
 (38 2)  (272 178)  (272 178)  LC_1 Logic Functioning bit
 (14 3)  (248 179)  (248 179)  routing T_5_11.sp4_h_l_9 <X> T_5_11.lc_trk_g0_4
 (15 3)  (249 179)  (249 179)  routing T_5_11.sp4_h_l_9 <X> T_5_11.lc_trk_g0_4
 (16 3)  (250 179)  (250 179)  routing T_5_11.sp4_h_l_9 <X> T_5_11.lc_trk_g0_4
 (17 3)  (251 179)  (251 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (261 179)  (261 179)  routing T_5_11.lc_trk_g1_4 <X> T_5_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 179)  (263 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 179)  (271 179)  LC_1 Logic Functioning bit
 (39 3)  (273 179)  (273 179)  LC_1 Logic Functioning bit
 (26 4)  (260 180)  (260 180)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 180)  (261 180)  routing T_5_11.lc_trk_g1_0 <X> T_5_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 180)  (263 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 180)  (266 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 180)  (267 180)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 180)  (268 180)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 180)  (270 180)  LC_2 Logic Functioning bit
 (38 4)  (272 180)  (272 180)  LC_2 Logic Functioning bit
 (43 4)  (277 180)  (277 180)  LC_2 Logic Functioning bit
 (50 4)  (284 180)  (284 180)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (243 181)  (243 181)  routing T_5_11.sp4_v_t_45 <X> T_5_11.sp4_v_b_4
 (10 5)  (244 181)  (244 181)  routing T_5_11.sp4_v_t_45 <X> T_5_11.sp4_v_b_4
 (15 5)  (249 181)  (249 181)  routing T_5_11.sp4_v_t_5 <X> T_5_11.lc_trk_g1_0
 (16 5)  (250 181)  (250 181)  routing T_5_11.sp4_v_t_5 <X> T_5_11.lc_trk_g1_0
 (17 5)  (251 181)  (251 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (260 181)  (260 181)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 181)  (262 181)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 181)  (263 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 181)  (265 181)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 181)  (270 181)  LC_2 Logic Functioning bit
 (38 5)  (272 181)  (272 181)  LC_2 Logic Functioning bit
 (51 5)  (285 181)  (285 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (248 182)  (248 182)  routing T_5_11.sp4_v_t_1 <X> T_5_11.lc_trk_g1_4
 (14 7)  (248 183)  (248 183)  routing T_5_11.sp4_v_t_1 <X> T_5_11.lc_trk_g1_4
 (16 7)  (250 183)  (250 183)  routing T_5_11.sp4_v_t_1 <X> T_5_11.lc_trk_g1_4
 (17 7)  (251 183)  (251 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (25 8)  (259 184)  (259 184)  routing T_5_11.sp4_h_r_34 <X> T_5_11.lc_trk_g2_2
 (4 9)  (238 185)  (238 185)  routing T_5_11.sp4_h_l_47 <X> T_5_11.sp4_h_r_6
 (6 9)  (240 185)  (240 185)  routing T_5_11.sp4_h_l_47 <X> T_5_11.sp4_h_r_6
 (8 9)  (242 185)  (242 185)  routing T_5_11.sp4_v_t_41 <X> T_5_11.sp4_v_b_7
 (10 9)  (244 185)  (244 185)  routing T_5_11.sp4_v_t_41 <X> T_5_11.sp4_v_b_7
 (22 9)  (256 185)  (256 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 185)  (257 185)  routing T_5_11.sp4_h_r_34 <X> T_5_11.lc_trk_g2_2
 (24 9)  (258 185)  (258 185)  routing T_5_11.sp4_h_r_34 <X> T_5_11.lc_trk_g2_2
 (21 10)  (255 186)  (255 186)  routing T_5_11.bnl_op_7 <X> T_5_11.lc_trk_g2_7
 (22 10)  (256 186)  (256 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (260 186)  (260 186)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 186)  (263 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 186)  (266 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 186)  (267 186)  routing T_5_11.lc_trk_g2_2 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (21 11)  (255 187)  (255 187)  routing T_5_11.bnl_op_7 <X> T_5_11.lc_trk_g2_7
 (22 11)  (256 187)  (256 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 187)  (257 187)  routing T_5_11.sp12_v_b_14 <X> T_5_11.lc_trk_g2_6
 (26 11)  (260 187)  (260 187)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 187)  (262 187)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 187)  (263 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 187)  (265 187)  routing T_5_11.lc_trk_g2_2 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 187)  (270 187)  LC_5 Logic Functioning bit
 (38 11)  (272 187)  (272 187)  LC_5 Logic Functioning bit
 (40 11)  (274 187)  (274 187)  LC_5 Logic Functioning bit
 (42 11)  (276 187)  (276 187)  LC_5 Logic Functioning bit
 (46 11)  (280 187)  (280 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (8 13)  (242 189)  (242 189)  routing T_5_11.sp4_h_l_47 <X> T_5_11.sp4_v_b_10
 (9 13)  (243 189)  (243 189)  routing T_5_11.sp4_h_l_47 <X> T_5_11.sp4_v_b_10
 (22 13)  (256 189)  (256 189)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (257 189)  (257 189)  routing T_5_11.sp12_v_b_18 <X> T_5_11.lc_trk_g3_2
 (25 13)  (259 189)  (259 189)  routing T_5_11.sp12_v_b_18 <X> T_5_11.lc_trk_g3_2
 (8 15)  (242 191)  (242 191)  routing T_5_11.sp4_h_l_47 <X> T_5_11.sp4_v_t_47


LogicTile_6_11

 (0 2)  (288 178)  (288 178)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (1 2)  (289 178)  (289 178)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (2 2)  (290 178)  (290 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (315 178)  (315 178)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 178)  (317 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 178)  (319 178)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 178)  (320 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 178)  (321 178)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 178)  (329 178)  LC_1 Logic Functioning bit
 (43 2)  (331 178)  (331 178)  LC_1 Logic Functioning bit
 (30 3)  (318 179)  (318 179)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (41 3)  (329 179)  (329 179)  LC_1 Logic Functioning bit
 (43 3)  (331 179)  (331 179)  LC_1 Logic Functioning bit
 (53 3)  (341 179)  (341 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (303 180)  (303 180)  routing T_6_11.bot_op_1 <X> T_6_11.lc_trk_g1_1
 (17 4)  (305 180)  (305 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (309 180)  (309 180)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g1_3
 (22 4)  (310 180)  (310 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 180)  (311 180)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g1_3
 (24 4)  (312 180)  (312 180)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g1_3
 (28 4)  (316 180)  (316 180)  routing T_6_11.lc_trk_g2_1 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 180)  (317 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 180)  (319 180)  routing T_6_11.lc_trk_g1_6 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 180)  (320 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 180)  (322 180)  routing T_6_11.lc_trk_g1_6 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (43 4)  (331 180)  (331 180)  LC_2 Logic Functioning bit
 (45 4)  (333 180)  (333 180)  LC_2 Logic Functioning bit
 (53 4)  (341 180)  (341 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (309 181)  (309 181)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g1_3
 (26 5)  (314 181)  (314 181)  routing T_6_11.lc_trk_g2_2 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 181)  (316 181)  routing T_6_11.lc_trk_g2_2 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 181)  (317 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 181)  (319 181)  routing T_6_11.lc_trk_g1_6 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 181)  (320 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (322 181)  (322 181)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.input_2_2
 (37 5)  (325 181)  (325 181)  LC_2 Logic Functioning bit
 (39 5)  (327 181)  (327 181)  LC_2 Logic Functioning bit
 (40 5)  (328 181)  (328 181)  LC_2 Logic Functioning bit
 (42 5)  (330 181)  (330 181)  LC_2 Logic Functioning bit
 (43 5)  (331 181)  (331 181)  LC_2 Logic Functioning bit
 (25 6)  (313 182)  (313 182)  routing T_6_11.bnr_op_6 <X> T_6_11.lc_trk_g1_6
 (22 7)  (310 183)  (310 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (313 183)  (313 183)  routing T_6_11.bnr_op_6 <X> T_6_11.lc_trk_g1_6
 (16 8)  (304 184)  (304 184)  routing T_6_11.sp4_v_b_33 <X> T_6_11.lc_trk_g2_1
 (17 8)  (305 184)  (305 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 184)  (306 184)  routing T_6_11.sp4_v_b_33 <X> T_6_11.lc_trk_g2_1
 (25 8)  (313 184)  (313 184)  routing T_6_11.wire_logic_cluster/lc_2/out <X> T_6_11.lc_trk_g2_2
 (18 9)  (306 185)  (306 185)  routing T_6_11.sp4_v_b_33 <X> T_6_11.lc_trk_g2_1
 (22 9)  (310 185)  (310 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (302 186)  (302 186)  routing T_6_11.sp4_v_t_17 <X> T_6_11.lc_trk_g2_4
 (16 11)  (304 187)  (304 187)  routing T_6_11.sp4_v_t_17 <X> T_6_11.lc_trk_g2_4
 (17 11)  (305 187)  (305 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4


LogicTile_7_11

 (14 0)  (356 176)  (356 176)  routing T_7_11.sp4_v_b_8 <X> T_7_11.lc_trk_g0_0
 (14 1)  (356 177)  (356 177)  routing T_7_11.sp4_v_b_8 <X> T_7_11.lc_trk_g0_0
 (16 1)  (358 177)  (358 177)  routing T_7_11.sp4_v_b_8 <X> T_7_11.lc_trk_g0_0
 (17 1)  (359 177)  (359 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (342 178)  (342 178)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (1 2)  (343 178)  (343 178)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (344 178)  (344 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (342 180)  (342 180)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 4)  (343 180)  (343 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (367 180)  (367 180)  routing T_7_11.lft_op_2 <X> T_7_11.lc_trk_g1_2
 (27 4)  (369 180)  (369 180)  routing T_7_11.lc_trk_g1_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 180)  (371 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 180)  (373 180)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 180)  (374 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 180)  (376 180)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 180)  (383 180)  LC_2 Logic Functioning bit
 (43 4)  (385 180)  (385 180)  LC_2 Logic Functioning bit
 (45 4)  (387 180)  (387 180)  LC_2 Logic Functioning bit
 (0 5)  (342 181)  (342 181)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 5)  (343 181)  (343 181)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (22 5)  (364 181)  (364 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 181)  (366 181)  routing T_7_11.lft_op_2 <X> T_7_11.lc_trk_g1_2
 (29 5)  (371 181)  (371 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 181)  (372 181)  routing T_7_11.lc_trk_g1_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 181)  (373 181)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (48 5)  (390 181)  (390 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 7)  (364 183)  (364 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (366 183)  (366 183)  routing T_7_11.bot_op_6 <X> T_7_11.lc_trk_g1_6
 (22 12)  (364 188)  (364 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 14)  (347 190)  (347 190)  routing T_7_11.sp4_v_b_9 <X> T_7_11.sp4_h_l_44


RAM_Tile_8_11

 (3 0)  (399 176)  (399 176)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_b_0
 (5 0)  (401 176)  (401 176)  routing T_8_11.sp4_v_t_37 <X> T_8_11.sp4_h_r_0
 (3 1)  (399 177)  (399 177)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_b_0
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 177)  (423 177)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.input0_0
 (29 1)  (425 177)  (425 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (422 178)  (422 178)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_1
 (27 3)  (423 179)  (423 179)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_1
 (28 3)  (424 179)  (424 179)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_1
 (29 3)  (425 179)  (425 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (12 4)  (408 180)  (408 180)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_h_r_5
 (17 4)  (413 180)  (413 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (11 5)  (407 181)  (407 181)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_h_r_5
 (17 5)  (413 181)  (413 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (414 181)  (414 181)  routing T_8_11.sp4_r_v_b_25 <X> T_8_11.lc_trk_g1_1
 (22 5)  (418 181)  (418 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 181)  (421 181)  routing T_8_11.sp4_r_v_b_26 <X> T_8_11.lc_trk_g1_2
 (27 5)  (423 181)  (423 181)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input0_2
 (28 5)  (424 181)  (424 181)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input0_2
 (29 5)  (425 181)  (425 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (27 7)  (423 183)  (423 183)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.input0_3
 (28 7)  (424 183)  (424 183)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.input0_3
 (29 7)  (425 183)  (425 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (15 8)  (411 184)  (411 184)  routing T_8_11.sp4_h_r_25 <X> T_8_11.lc_trk_g2_1
 (16 8)  (412 184)  (412 184)  routing T_8_11.sp4_h_r_25 <X> T_8_11.lc_trk_g2_1
 (17 8)  (413 184)  (413 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (421 184)  (421 184)  routing T_8_11.sp4_v_t_15 <X> T_8_11.lc_trk_g2_2
 (26 8)  (422 184)  (422 184)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.input0_4
 (28 8)  (424 184)  (424 184)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (18 9)  (414 185)  (414 185)  routing T_8_11.sp4_h_r_25 <X> T_8_11.lc_trk_g2_1
 (22 9)  (418 185)  (418 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (419 185)  (419 185)  routing T_8_11.sp4_v_t_15 <X> T_8_11.lc_trk_g2_2
 (28 9)  (424 185)  (424 185)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.input0_4
 (29 9)  (425 185)  (425 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (15 11)  (411 187)  (411 187)  routing T_8_11.sp4_v_b_44 <X> T_8_11.lc_trk_g2_4
 (16 11)  (412 187)  (412 187)  routing T_8_11.sp4_v_b_44 <X> T_8_11.lc_trk_g2_4
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (26 11)  (422 187)  (422 187)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.input0_5
 (27 11)  (423 187)  (423 187)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.input0_5
 (29 11)  (425 187)  (425 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 187)  (428 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (429 187)  (429 187)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.input2_5
 (34 11)  (430 187)  (430 187)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.input2_5
 (35 11)  (431 187)  (431 187)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.input2_5
 (17 12)  (413 188)  (413 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (418 188)  (418 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (413 189)  (413 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (417 189)  (417 189)  routing T_8_11.sp4_r_v_b_43 <X> T_8_11.lc_trk_g3_3
 (22 13)  (418 189)  (418 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 189)  (422 189)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.input0_6
 (28 13)  (424 189)  (424 189)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.input0_6
 (29 13)  (425 189)  (425 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 189)  (428 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 189)  (429 189)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.input2_6
 (34 13)  (430 189)  (430 189)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.input2_6
 (35 13)  (431 189)  (431 189)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.input2_6
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 190)  (410 190)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g3_4
 (15 14)  (411 190)  (411 190)  routing T_8_11.sp4_v_b_45 <X> T_8_11.lc_trk_g3_5
 (16 14)  (412 190)  (412 190)  routing T_8_11.sp4_v_b_45 <X> T_8_11.lc_trk_g3_5
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (25 14)  (421 190)  (421 190)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g3_6
 (35 14)  (431 190)  (431 190)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.input2_7
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (16 15)  (412 191)  (412 191)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g3_4
 (17 15)  (413 191)  (413 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (22 15)  (418 191)  (418 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (419 191)  (419 191)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g3_6
 (24 15)  (420 191)  (420 191)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g3_6
 (25 15)  (421 191)  (421 191)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g3_6
 (27 15)  (423 191)  (423 191)  routing T_8_11.lc_trk_g1_0 <X> T_8_11.input0_7
 (29 15)  (425 191)  (425 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 191)  (428 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (429 191)  (429 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.input2_7
 (34 15)  (430 191)  (430 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.input2_7
 (35 15)  (431 191)  (431 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.input2_7


LogicTile_9_11

 (4 0)  (442 176)  (442 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (6 0)  (444 176)  (444 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (19 2)  (457 178)  (457 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 8)  (449 184)  (449 184)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_8
 (12 9)  (450 185)  (450 185)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_8
 (8 12)  (446 188)  (446 188)  routing T_9_11.sp4_h_l_47 <X> T_9_11.sp4_h_r_10
 (12 14)  (450 190)  (450 190)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_h_l_46
 (8 15)  (446 191)  (446 191)  routing T_9_11.sp4_h_l_47 <X> T_9_11.sp4_v_t_47
 (11 15)  (449 191)  (449 191)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_h_l_46
 (13 15)  (451 191)  (451 191)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_h_l_46


LogicTile_10_11

 (13 0)  (505 176)  (505 176)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_v_b_2
 (8 2)  (500 178)  (500 178)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_h_l_36
 (9 2)  (501 178)  (501 178)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_h_l_36
 (4 12)  (496 188)  (496 188)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_v_b_9
 (6 12)  (498 188)  (498 188)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_v_b_9


LogicTile_11_11

 (8 1)  (554 177)  (554 177)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_b_1
 (4 9)  (550 185)  (550 185)  routing T_11_11.sp4_v_t_36 <X> T_11_11.sp4_h_r_6


LogicTile_12_11

 (21 0)  (621 176)  (621 176)  routing T_12_11.sp4_h_r_19 <X> T_12_11.lc_trk_g0_3
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 176)  (623 176)  routing T_12_11.sp4_h_r_19 <X> T_12_11.lc_trk_g0_3
 (24 0)  (624 176)  (624 176)  routing T_12_11.sp4_h_r_19 <X> T_12_11.lc_trk_g0_3
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.input_2_0
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (52 0)  (652 176)  (652 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (6 1)  (606 177)  (606 177)  routing T_12_11.sp4_h_l_37 <X> T_12_11.sp4_h_r_0
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp4_h_r_19 <X> T_12_11.lc_trk_g0_3
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (43 1)  (643 177)  (643 177)  LC_0 Logic Functioning bit
 (51 1)  (651 177)  (651 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (614 178)  (614 178)  routing T_12_11.sp4_h_l_1 <X> T_12_11.lc_trk_g0_4
 (15 3)  (615 179)  (615 179)  routing T_12_11.sp4_h_l_1 <X> T_12_11.lc_trk_g0_4
 (16 3)  (616 179)  (616 179)  routing T_12_11.sp4_h_l_1 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (10 4)  (610 180)  (610 180)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_r_4
 (4 5)  (604 181)  (604 181)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_h_r_3
 (11 5)  (611 181)  (611 181)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_h_r_5
 (16 10)  (616 186)  (616 186)  routing T_12_11.sp12_v_b_21 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (618 187)  (618 187)  routing T_12_11.sp12_v_b_21 <X> T_12_11.lc_trk_g2_5
 (15 12)  (615 188)  (615 188)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g3_1
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_13_11

 (10 4)  (664 180)  (664 180)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_h_r_4
 (14 4)  (668 180)  (668 180)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (14 5)  (668 181)  (668 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (15 5)  (669 181)  (669 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (16 5)  (670 181)  (670 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (677 182)  (677 182)  routing T_13_11.sp12_h_l_12 <X> T_13_11.lc_trk_g1_7
 (3 8)  (657 184)  (657 184)  routing T_13_11.sp12_v_t_22 <X> T_13_11.sp12_v_b_1
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 184)  (677 184)  routing T_13_11.sp12_v_b_19 <X> T_13_11.lc_trk_g2_3
 (21 9)  (675 185)  (675 185)  routing T_13_11.sp12_v_b_19 <X> T_13_11.lc_trk_g2_3
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 188)  (687 188)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (43 12)  (697 188)  (697 188)  LC_6 Logic Functioning bit
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 189)  (685 189)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (8 15)  (662 191)  (662 191)  routing T_13_11.sp4_h_l_47 <X> T_13_11.sp4_v_t_47


LogicTile_14_11

 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (43 0)  (751 176)  (751 176)  LC_0 Logic Functioning bit
 (4 1)  (712 177)  (712 177)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_r_0
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (25 2)  (733 178)  (733 178)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 178)  (748 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (50 2)  (758 178)  (758 178)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (40 3)  (748 179)  (748 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (3 4)  (711 180)  (711 180)  routing T_14_11.sp12_v_t_23 <X> T_14_11.sp12_h_r_0
 (14 4)  (722 180)  (722 180)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g1_0
 (14 5)  (722 181)  (722 181)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g1_0
 (15 5)  (723 181)  (723 181)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g1_0
 (16 5)  (724 181)  (724 181)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 8)  (723 184)  (723 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (16 8)  (724 184)  (724 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 184)  (731 184)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g2_3
 (9 9)  (717 185)  (717 185)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_v_b_7
 (21 9)  (729 185)  (729 185)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g2_3
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (8 12)  (716 188)  (716 188)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_r_10
 (9 12)  (717 188)  (717 188)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_r_10
 (10 12)  (718 188)  (718 188)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_r_10
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 190)  (731 190)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g3_7
 (24 14)  (732 190)  (732 190)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g3_7
 (21 15)  (729 191)  (729 191)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g3_7


LogicTile_15_11

 (8 2)  (770 178)  (770 178)  routing T_15_11.sp4_v_t_36 <X> T_15_11.sp4_h_l_36
 (9 2)  (771 178)  (771 178)  routing T_15_11.sp4_v_t_36 <X> T_15_11.sp4_h_l_36
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.bot_op_3 <X> T_15_11.lc_trk_g1_3
 (3 8)  (765 184)  (765 184)  routing T_15_11.sp12_h_r_1 <X> T_15_11.sp12_v_b_1
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (3 9)  (765 185)  (765 185)  routing T_15_11.sp12_h_r_1 <X> T_15_11.sp12_v_b_1
 (9 9)  (771 185)  (771 185)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_v_b_7
 (10 9)  (772 185)  (772 185)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_v_b_7
 (18 9)  (780 185)  (780 185)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (0 10)  (762 186)  (762 186)  routing T_15_11.glb_netwk_2 <X> T_15_11.glb2local_2
 (1 10)  (763 186)  (763 186)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (15 10)  (777 186)  (777 186)  routing T_15_11.rgt_op_5 <X> T_15_11.lc_trk_g2_5
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 186)  (780 186)  routing T_15_11.rgt_op_5 <X> T_15_11.lc_trk_g2_5
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 186)  (785 186)  routing T_15_11.sp12_v_b_23 <X> T_15_11.lc_trk_g2_7
 (25 10)  (787 186)  (787 186)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g2_6
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (8 11)  (770 187)  (770 187)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_t_42
 (9 11)  (771 187)  (771 187)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_t_42
 (10 11)  (772 187)  (772 187)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_t_42
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (783 187)  (783 187)  routing T_15_11.sp12_v_b_23 <X> T_15_11.lc_trk_g2_7
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 187)  (786 187)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g2_6
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 187)  (793 187)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (26 14)  (788 190)  (788 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (51 14)  (813 190)  (813 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.input_2_7
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (38 15)  (800 191)  (800 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (47 15)  (809 191)  (809 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_11

 (11 0)  (827 176)  (827 176)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_v_b_2
 (13 0)  (829 176)  (829 176)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_v_b_2
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (827 180)  (827 180)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (13 4)  (829 180)  (829 180)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (12 5)  (828 181)  (828 181)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (14 6)  (830 182)  (830 182)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (16 6)  (832 182)  (832 182)  routing T_16_11.sp4_v_b_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 182)  (834 182)  routing T_16_11.sp4_v_b_5 <X> T_16_11.lc_trk_g1_5
 (25 6)  (841 182)  (841 182)  routing T_16_11.sp4_h_l_11 <X> T_16_11.lc_trk_g1_6
 (26 6)  (842 182)  (842 182)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (45 6)  (861 182)  (861 182)  LC_3 Logic Functioning bit
 (46 6)  (862 182)  (862 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (831 183)  (831 183)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (16 7)  (832 183)  (832 183)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 183)  (839 183)  routing T_16_11.sp4_h_l_11 <X> T_16_11.lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.sp4_h_l_11 <X> T_16_11.lc_trk_g1_6
 (25 7)  (841 183)  (841 183)  routing T_16_11.sp4_h_l_11 <X> T_16_11.lc_trk_g1_6
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 183)  (843 183)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (40 7)  (856 183)  (856 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (4 8)  (820 184)  (820 184)  routing T_16_11.sp4_h_l_37 <X> T_16_11.sp4_v_b_6
 (6 8)  (822 184)  (822 184)  routing T_16_11.sp4_h_l_37 <X> T_16_11.sp4_v_b_6
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (841 184)  (841 184)  routing T_16_11.bnl_op_2 <X> T_16_11.lc_trk_g2_2
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 184)  (851 184)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_4
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (45 8)  (861 184)  (861 184)  LC_4 Logic Functioning bit
 (47 8)  (863 184)  (863 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (864 184)  (864 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (867 184)  (867 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (821 185)  (821 185)  routing T_16_11.sp4_h_l_37 <X> T_16_11.sp4_v_b_6
 (14 9)  (830 185)  (830 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (15 9)  (831 185)  (831 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (16 9)  (832 185)  (832 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (834 185)  (834 185)  routing T_16_11.sp4_r_v_b_33 <X> T_16_11.lc_trk_g2_1
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.bnl_op_2 <X> T_16_11.lc_trk_g2_2
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 185)  (849 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_4
 (35 9)  (851 185)  (851 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_4
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (43 9)  (859 185)  (859 185)  LC_4 Logic Functioning bit
 (5 10)  (821 186)  (821 186)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_43
 (9 10)  (825 186)  (825 186)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_h_l_42
 (10 10)  (826 186)  (826 186)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_h_l_42
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g2_5
 (25 10)  (841 186)  (841 186)  routing T_16_11.wire_logic_cluster/lc_6/out <X> T_16_11.lc_trk_g2_6
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (48 10)  (864 186)  (864 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (822 187)  (822 187)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_43
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (40 11)  (856 187)  (856 187)  LC_5 Logic Functioning bit
 (41 11)  (857 187)  (857 187)  LC_5 Logic Functioning bit
 (42 11)  (858 187)  (858 187)  LC_5 Logic Functioning bit
 (43 11)  (859 187)  (859 187)  LC_5 Logic Functioning bit
 (6 12)  (822 188)  (822 188)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_v_b_9
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 188)  (834 188)  routing T_16_11.bnl_op_1 <X> T_16_11.lc_trk_g3_1
 (21 12)  (837 188)  (837 188)  routing T_16_11.bnl_op_3 <X> T_16_11.lc_trk_g3_3
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 188)  (841 188)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 188)  (851 188)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_6
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (42 12)  (858 188)  (858 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (51 12)  (867 188)  (867 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 188)  (868 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (834 189)  (834 189)  routing T_16_11.bnl_op_1 <X> T_16_11.lc_trk_g3_1
 (19 13)  (835 189)  (835 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 189)  (837 189)  routing T_16_11.bnl_op_3 <X> T_16_11.lc_trk_g3_3
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 189)  (839 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 189)  (849 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_6
 (35 13)  (851 189)  (851 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_6
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (48 13)  (864 189)  (864 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 190)  (821 190)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44
 (0 15)  (816 191)  (816 191)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 191)  (820 191)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44
 (6 15)  (822 191)  (822 191)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44


LogicTile_17_11

 (14 1)  (888 177)  (888 177)  routing T_17_11.top_op_0 <X> T_17_11.lc_trk_g0_0
 (15 1)  (889 177)  (889 177)  routing T_17_11.top_op_0 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (882 179)  (882 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (9 3)  (883 179)  (883 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (10 3)  (884 179)  (884 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (42 4)  (916 180)  (916 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (11 7)  (885 183)  (885 183)  routing T_17_11.sp4_h_r_5 <X> T_17_11.sp4_h_l_40
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_v_t_23 <X> T_17_11.lc_trk_g2_2
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_v_t_23 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_v_t_23 <X> T_17_11.lc_trk_g2_2
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g2_5
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (40 10)  (914 186)  (914 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (42 10)  (916 186)  (916 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (45 10)  (919 186)  (919 186)  LC_5 Logic Functioning bit
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (38 11)  (912 187)  (912 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (41 11)  (915 187)  (915 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (43 11)  (917 187)  (917 187)  LC_5 Logic Functioning bit


LogicTile_18_11

 (3 2)  (931 178)  (931 178)  routing T_18_11.sp12_h_r_0 <X> T_18_11.sp12_h_l_23
 (3 3)  (931 179)  (931 179)  routing T_18_11.sp12_h_r_0 <X> T_18_11.sp12_h_l_23
 (2 4)  (930 180)  (930 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_19_11

 (3 15)  (985 191)  (985 191)  routing T_19_11.sp12_h_l_22 <X> T_19_11.sp12_v_t_22
 (12 15)  (994 191)  (994 191)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_v_t_46


LogicTile_20_11

 (3 6)  (1039 182)  (1039 182)  routing T_20_11.sp12_h_r_0 <X> T_20_11.sp12_v_t_23
 (8 6)  (1044 182)  (1044 182)  routing T_20_11.sp4_h_r_8 <X> T_20_11.sp4_h_l_41
 (10 6)  (1046 182)  (1046 182)  routing T_20_11.sp4_h_r_8 <X> T_20_11.sp4_h_l_41
 (3 7)  (1039 183)  (1039 183)  routing T_20_11.sp12_h_r_0 <X> T_20_11.sp12_v_t_23


LogicTile_21_11

 (11 7)  (1101 183)  (1101 183)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_h_l_40
 (3 12)  (1093 188)  (1093 188)  routing T_21_11.sp12_v_t_22 <X> T_21_11.sp12_h_r_1
 (5 12)  (1095 188)  (1095 188)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_r_9


LogicTile_22_11

 (11 0)  (1155 176)  (1155 176)  routing T_22_11.sp4_v_t_46 <X> T_22_11.sp4_v_b_2
 (22 0)  (1166 176)  (1166 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1170 176)  (1170 176)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 176)  (1171 176)  routing T_22_11.lc_trk_g1_0 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 176)  (1180 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (41 0)  (1185 176)  (1185 176)  LC_0 Logic Functioning bit
 (43 0)  (1187 176)  (1187 176)  LC_0 Logic Functioning bit
 (45 0)  (1189 176)  (1189 176)  LC_0 Logic Functioning bit
 (47 0)  (1191 176)  (1191 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1196 176)  (1196 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1197 176)  (1197 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (1156 177)  (1156 177)  routing T_22_11.sp4_v_t_46 <X> T_22_11.sp4_v_b_2
 (21 1)  (1165 177)  (1165 177)  routing T_22_11.sp4_r_v_b_32 <X> T_22_11.lc_trk_g0_3
 (28 1)  (1172 177)  (1172 177)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 177)  (1173 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 177)  (1175 177)  routing T_22_11.lc_trk_g0_3 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 177)  (1180 177)  LC_0 Logic Functioning bit
 (38 1)  (1182 177)  (1182 177)  LC_0 Logic Functioning bit
 (40 1)  (1184 177)  (1184 177)  LC_0 Logic Functioning bit
 (42 1)  (1186 177)  (1186 177)  LC_0 Logic Functioning bit
 (46 1)  (1190 177)  (1190 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (1191 177)  (1191 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1195 177)  (1195 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 4)  (1154 180)  (1154 180)  routing T_22_11.sp4_v_t_46 <X> T_22_11.sp4_h_r_4
 (14 5)  (1158 181)  (1158 181)  routing T_22_11.sp12_h_r_16 <X> T_22_11.lc_trk_g1_0
 (16 5)  (1160 181)  (1160 181)  routing T_22_11.sp12_h_r_16 <X> T_22_11.lc_trk_g1_0
 (17 5)  (1161 181)  (1161 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.sp4_h_r_36 <X> T_22_11.lc_trk_g2_4
 (15 11)  (1159 187)  (1159 187)  routing T_22_11.sp4_h_r_36 <X> T_22_11.lc_trk_g2_4
 (16 11)  (1160 187)  (1160 187)  routing T_22_11.sp4_h_r_36 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4


LogicTile_23_11

 (8 2)  (1206 178)  (1206 178)  routing T_23_11.sp4_v_t_36 <X> T_23_11.sp4_h_l_36
 (9 2)  (1207 178)  (1207 178)  routing T_23_11.sp4_v_t_36 <X> T_23_11.sp4_h_l_36
 (15 8)  (1213 184)  (1213 184)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g2_1
 (16 8)  (1214 184)  (1214 184)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g2_1
 (17 8)  (1215 184)  (1215 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 184)  (1216 184)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g2_1
 (21 8)  (1219 184)  (1219 184)  routing T_23_11.sp4_v_t_14 <X> T_23_11.lc_trk_g2_3
 (22 8)  (1220 184)  (1220 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1221 184)  (1221 184)  routing T_23_11.sp4_v_t_14 <X> T_23_11.lc_trk_g2_3
 (15 12)  (1213 188)  (1213 188)  routing T_23_11.sp4_v_t_28 <X> T_23_11.lc_trk_g3_1
 (16 12)  (1214 188)  (1214 188)  routing T_23_11.sp4_v_t_28 <X> T_23_11.lc_trk_g3_1
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1224 188)  (1224 188)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 188)  (1226 188)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 188)  (1227 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 188)  (1230 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 188)  (1231 188)  routing T_23_11.lc_trk_g2_1 <X> T_23_11.wire_logic_cluster/lc_6/in_3
 (43 12)  (1241 188)  (1241 188)  LC_6 Logic Functioning bit
 (48 12)  (1246 188)  (1246 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1224 189)  (1224 189)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 189)  (1225 189)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 189)  (1226 189)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 189)  (1227 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 189)  (1228 189)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 189)  (1230 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1231 189)  (1231 189)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.input_2_6
 (34 13)  (1232 189)  (1232 189)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.input_2_6
 (48 13)  (1246 189)  (1246 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (1219 190)  (1219 190)  routing T_23_11.sp4_v_t_26 <X> T_23_11.lc_trk_g3_7
 (22 14)  (1220 190)  (1220 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1221 190)  (1221 190)  routing T_23_11.sp4_v_t_26 <X> T_23_11.lc_trk_g3_7
 (21 15)  (1219 191)  (1219 191)  routing T_23_11.sp4_v_t_26 <X> T_23_11.lc_trk_g3_7


LogicTile_24_11

 (3 2)  (1255 178)  (1255 178)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_h_l_23
 (3 3)  (1255 179)  (1255 179)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_h_l_23
 (26 6)  (1278 182)  (1278 182)  routing T_24_11.lc_trk_g2_5 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 182)  (1279 182)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 182)  (1280 182)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 182)  (1281 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 182)  (1282 182)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 182)  (1283 182)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 182)  (1284 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 182)  (1285 182)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 182)  (1287 182)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.input_2_3
 (28 7)  (1280 183)  (1280 183)  routing T_24_11.lc_trk_g2_5 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 183)  (1281 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 183)  (1282 183)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 183)  (1284 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1285 183)  (1285 183)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.input_2_3
 (34 7)  (1286 183)  (1286 183)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.input_2_3
 (35 7)  (1287 183)  (1287 183)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.input_2_3
 (43 7)  (1295 183)  (1295 183)  LC_3 Logic Functioning bit
 (14 9)  (1266 185)  (1266 185)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g2_0
 (15 9)  (1267 185)  (1267 185)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g2_0
 (16 9)  (1268 185)  (1268 185)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g2_0
 (17 9)  (1269 185)  (1269 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (1266 186)  (1266 186)  routing T_24_11.sp4_h_r_44 <X> T_24_11.lc_trk_g2_4
 (17 10)  (1269 186)  (1269 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1278 186)  (1278 186)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 186)  (1279 186)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 186)  (1280 186)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 186)  (1281 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 186)  (1282 186)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 186)  (1284 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 186)  (1285 186)  routing T_24_11.lc_trk_g2_0 <X> T_24_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 186)  (1288 186)  LC_5 Logic Functioning bit
 (38 10)  (1290 186)  (1290 186)  LC_5 Logic Functioning bit
 (41 10)  (1293 186)  (1293 186)  LC_5 Logic Functioning bit
 (43 10)  (1295 186)  (1295 186)  LC_5 Logic Functioning bit
 (48 10)  (1300 186)  (1300 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (1266 187)  (1266 187)  routing T_24_11.sp4_h_r_44 <X> T_24_11.lc_trk_g2_4
 (15 11)  (1267 187)  (1267 187)  routing T_24_11.sp4_h_r_44 <X> T_24_11.lc_trk_g2_4
 (16 11)  (1268 187)  (1268 187)  routing T_24_11.sp4_h_r_44 <X> T_24_11.lc_trk_g2_4
 (17 11)  (1269 187)  (1269 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1270 187)  (1270 187)  routing T_24_11.sp4_r_v_b_37 <X> T_24_11.lc_trk_g2_5
 (27 11)  (1279 187)  (1279 187)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 187)  (1280 187)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 187)  (1281 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 187)  (1289 187)  LC_5 Logic Functioning bit
 (39 11)  (1291 187)  (1291 187)  LC_5 Logic Functioning bit
 (41 11)  (1293 187)  (1293 187)  LC_5 Logic Functioning bit
 (43 11)  (1295 187)  (1295 187)  LC_5 Logic Functioning bit
 (14 14)  (1266 190)  (1266 190)  routing T_24_11.rgt_op_4 <X> T_24_11.lc_trk_g3_4
 (15 14)  (1267 190)  (1267 190)  routing T_24_11.sp4_h_r_45 <X> T_24_11.lc_trk_g3_5
 (16 14)  (1268 190)  (1268 190)  routing T_24_11.sp4_h_r_45 <X> T_24_11.lc_trk_g3_5
 (17 14)  (1269 190)  (1269 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1270 190)  (1270 190)  routing T_24_11.sp4_h_r_45 <X> T_24_11.lc_trk_g3_5
 (22 14)  (1274 190)  (1274 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1277 190)  (1277 190)  routing T_24_11.sp12_v_b_6 <X> T_24_11.lc_trk_g3_6
 (15 15)  (1267 191)  (1267 191)  routing T_24_11.rgt_op_4 <X> T_24_11.lc_trk_g3_4
 (17 15)  (1269 191)  (1269 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1270 191)  (1270 191)  routing T_24_11.sp4_h_r_45 <X> T_24_11.lc_trk_g3_5
 (21 15)  (1273 191)  (1273 191)  routing T_24_11.sp4_r_v_b_47 <X> T_24_11.lc_trk_g3_7
 (22 15)  (1274 191)  (1274 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1276 191)  (1276 191)  routing T_24_11.sp12_v_b_6 <X> T_24_11.lc_trk_g3_6
 (25 15)  (1277 191)  (1277 191)  routing T_24_11.sp12_v_b_6 <X> T_24_11.lc_trk_g3_6


RAM_Tile_25_11

 (12 0)  (1318 176)  (1318 176)  routing T_25_11.sp4_v_t_39 <X> T_25_11.sp4_h_r_2
 (16 0)  (1322 176)  (1322 176)  routing T_25_11.sp12_h_r_9 <X> T_25_11.lc_trk_g0_1
 (17 0)  (1323 176)  (1323 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (26 0)  (1332 176)  (1332 176)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 177)  (1332 177)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (27 1)  (1333 177)  (1333 177)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (1332 179)  (1332 179)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_1
 (28 3)  (1334 179)  (1334 179)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_1
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (4 4)  (1310 180)  (1310 180)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_3
 (6 4)  (1312 180)  (1312 180)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_3
 (26 4)  (1332 180)  (1332 180)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.input0_2
 (5 5)  (1311 181)  (1311 181)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_3
 (22 5)  (1328 181)  (1328 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1329 181)  (1329 181)  routing T_25_11.sp4_h_r_2 <X> T_25_11.lc_trk_g1_2
 (24 5)  (1330 181)  (1330 181)  routing T_25_11.sp4_h_r_2 <X> T_25_11.lc_trk_g1_2
 (25 5)  (1331 181)  (1331 181)  routing T_25_11.sp4_h_r_2 <X> T_25_11.lc_trk_g1_2
 (28 5)  (1334 181)  (1334 181)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (12 6)  (1318 182)  (1318 182)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_h_l_40
 (21 6)  (1327 182)  (1327 182)  routing T_25_11.sp4_v_t_2 <X> T_25_11.lc_trk_g1_7
 (22 6)  (1328 182)  (1328 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 182)  (1329 182)  routing T_25_11.sp4_v_t_2 <X> T_25_11.lc_trk_g1_7
 (21 7)  (1327 183)  (1327 183)  routing T_25_11.sp4_v_t_2 <X> T_25_11.lc_trk_g1_7
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (6 8)  (1312 184)  (1312 184)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (15 8)  (1321 184)  (1321 184)  routing T_25_11.sp4_h_l_28 <X> T_25_11.lc_trk_g2_1
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_h_l_28 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 184)  (1324 184)  routing T_25_11.sp4_h_l_28 <X> T_25_11.lc_trk_g2_1
 (21 8)  (1327 184)  (1327 184)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (5 9)  (1311 185)  (1311 185)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (18 9)  (1324 185)  (1324 185)  routing T_25_11.sp4_h_l_28 <X> T_25_11.lc_trk_g2_1
 (21 9)  (1327 185)  (1327 185)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (27 9)  (1333 185)  (1333 185)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_4
 (28 9)  (1334 185)  (1334 185)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (12 10)  (1318 186)  (1318 186)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_l_45
 (14 10)  (1320 186)  (1320 186)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (16 10)  (1322 186)  (1322 186)  routing T_25_11.sp12_v_b_13 <X> T_25_11.lc_trk_g2_5
 (17 10)  (1323 186)  (1323 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1332 186)  (1332 186)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.input0_5
 (35 10)  (1341 186)  (1341 186)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (11 11)  (1317 187)  (1317 187)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_l_45
 (15 11)  (1321 187)  (1321 187)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (16 11)  (1322 187)  (1322 187)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (1332 187)  (1332 187)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.input0_5
 (27 11)  (1333 187)  (1333 187)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.input0_5
 (28 11)  (1334 187)  (1334 187)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (35 11)  (1341 187)  (1341 187)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1327 188)  (1327 188)  routing T_25_11.sp12_v_b_3 <X> T_25_11.lc_trk_g3_3
 (22 12)  (1328 188)  (1328 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_3 lc_trk_g3_3
 (24 12)  (1330 188)  (1330 188)  routing T_25_11.sp12_v_b_3 <X> T_25_11.lc_trk_g3_3
 (26 12)  (1332 188)  (1332 188)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_6
 (9 13)  (1315 189)  (1315 189)  routing T_25_11.sp4_v_t_47 <X> T_25_11.sp4_v_b_10
 (18 13)  (1324 189)  (1324 189)  routing T_25_11.sp4_r_v_b_41 <X> T_25_11.lc_trk_g3_1
 (21 13)  (1327 189)  (1327 189)  routing T_25_11.sp12_v_b_3 <X> T_25_11.lc_trk_g3_3
 (26 13)  (1332 189)  (1332 189)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_6
 (27 13)  (1333 189)  (1333 189)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_6
 (28 13)  (1334 189)  (1334 189)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_6
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 189)  (1339 189)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input2_6
 (34 13)  (1340 189)  (1340 189)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input2_6
 (35 13)  (1341 189)  (1341 189)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input2_6
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1327 190)  (1327 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (22 14)  (1328 190)  (1328 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 190)  (1329 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (24 14)  (1330 190)  (1330 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (25 14)  (1331 190)  (1331 190)  routing T_25_11.sp4_v_t_19 <X> T_25_11.lc_trk_g3_6
 (35 14)  (1341 190)  (1341 190)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_7
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_r_v_b_45 <X> T_25_11.lc_trk_g3_5
 (21 15)  (1327 191)  (1327 191)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (22 15)  (1328 191)  (1328 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 191)  (1329 191)  routing T_25_11.sp4_v_t_19 <X> T_25_11.lc_trk_g3_6
 (26 15)  (1332 191)  (1332 191)  routing T_25_11.lc_trk_g1_2 <X> T_25_11.input0_7
 (27 15)  (1333 191)  (1333 191)  routing T_25_11.lc_trk_g1_2 <X> T_25_11.input0_7
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 191)  (1339 191)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_7


LogicTile_26_11

 (8 1)  (1356 177)  (1356 177)  routing T_26_11.sp4_h_l_36 <X> T_26_11.sp4_v_b_1
 (9 1)  (1357 177)  (1357 177)  routing T_26_11.sp4_h_l_36 <X> T_26_11.sp4_v_b_1
 (8 2)  (1356 178)  (1356 178)  routing T_26_11.sp4_v_t_42 <X> T_26_11.sp4_h_l_36
 (9 2)  (1357 178)  (1357 178)  routing T_26_11.sp4_v_t_42 <X> T_26_11.sp4_h_l_36
 (10 2)  (1358 178)  (1358 178)  routing T_26_11.sp4_v_t_42 <X> T_26_11.sp4_h_l_36
 (8 5)  (1356 181)  (1356 181)  routing T_26_11.sp4_h_l_47 <X> T_26_11.sp4_v_b_4
 (9 5)  (1357 181)  (1357 181)  routing T_26_11.sp4_h_l_47 <X> T_26_11.sp4_v_b_4
 (10 5)  (1358 181)  (1358 181)  routing T_26_11.sp4_h_l_47 <X> T_26_11.sp4_v_b_4
 (4 8)  (1352 184)  (1352 184)  routing T_26_11.sp4_h_l_37 <X> T_26_11.sp4_v_b_6
 (6 8)  (1354 184)  (1354 184)  routing T_26_11.sp4_h_l_37 <X> T_26_11.sp4_v_b_6
 (11 8)  (1359 184)  (1359 184)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_v_b_8
 (5 9)  (1353 185)  (1353 185)  routing T_26_11.sp4_h_l_37 <X> T_26_11.sp4_v_b_6
 (12 9)  (1360 185)  (1360 185)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_v_b_8
 (19 10)  (1367 186)  (1367 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (8 14)  (1356 190)  (1356 190)  routing T_26_11.sp4_v_t_47 <X> T_26_11.sp4_h_l_47
 (9 14)  (1357 190)  (1357 190)  routing T_26_11.sp4_v_t_47 <X> T_26_11.sp4_h_l_47


LogicTile_28_11

 (3 6)  (1459 182)  (1459 182)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23
 (3 7)  (1459 183)  (1459 183)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23


LogicTile_32_11

 (3 2)  (1675 178)  (1675 178)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_h_l_23
 (3 3)  (1675 179)  (1675 179)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_h_l_23
 (3 6)  (1675 182)  (1675 182)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23
 (3 7)  (1675 183)  (1675 183)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23


IO_Tile_33_11

 (17 1)  (1743 177)  (1743 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_1_10

 (17 0)  (35 160)  (35 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (44 160)  (44 160)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 160)  (45 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 160)  (48 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 160)  (51 160)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 160)  (52 160)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (56 160)  (56 160)  LC_0 Logic Functioning bit
 (46 0)  (64 160)  (64 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (36 161)  (36 161)  routing T_1_10.sp4_r_v_b_34 <X> T_1_10.lc_trk_g0_1
 (26 1)  (44 161)  (44 161)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 161)  (48 161)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (51 161)  (51 161)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.input_2_0
 (34 1)  (52 161)  (52 161)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.input_2_0
 (35 1)  (53 161)  (53 161)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.input_2_0
 (15 2)  (33 162)  (33 162)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g0_5
 (17 2)  (35 162)  (35 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (43 162)  (43 162)  routing T_1_10.sp4_h_r_14 <X> T_1_10.lc_trk_g0_6
 (26 2)  (44 162)  (44 162)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 162)  (49 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 162)  (51 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 162)  (52 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 162)  (53 162)  routing T_1_10.lc_trk_g0_5 <X> T_1_10.input_2_1
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (37 2)  (55 162)  (55 162)  LC_1 Logic Functioning bit
 (39 2)  (57 162)  (57 162)  LC_1 Logic Functioning bit
 (40 2)  (58 162)  (58 162)  LC_1 Logic Functioning bit
 (41 2)  (59 162)  (59 162)  LC_1 Logic Functioning bit
 (18 3)  (36 163)  (36 163)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g0_5
 (22 3)  (40 163)  (40 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 163)  (41 163)  routing T_1_10.sp4_h_r_14 <X> T_1_10.lc_trk_g0_6
 (24 3)  (42 163)  (42 163)  routing T_1_10.sp4_h_r_14 <X> T_1_10.lc_trk_g0_6
 (27 3)  (45 163)  (45 163)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 163)  (48 163)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 163)  (49 163)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 163)  (50 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (56 163)  (56 163)  LC_1 Logic Functioning bit
 (39 3)  (57 163)  (57 163)  LC_1 Logic Functioning bit
 (41 3)  (59 163)  (59 163)  LC_1 Logic Functioning bit
 (42 3)  (60 163)  (60 163)  LC_1 Logic Functioning bit
 (43 3)  (61 163)  (61 163)  LC_1 Logic Functioning bit
 (28 4)  (46 164)  (46 164)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 164)  (48 164)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 164)  (51 164)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 164)  (52 164)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 164)  (54 164)  LC_2 Logic Functioning bit
 (38 4)  (56 164)  (56 164)  LC_2 Logic Functioning bit
 (39 4)  (57 164)  (57 164)  LC_2 Logic Functioning bit
 (43 4)  (61 164)  (61 164)  LC_2 Logic Functioning bit
 (50 4)  (68 164)  (68 164)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (70 164)  (70 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (44 165)  (44 165)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 165)  (46 165)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 165)  (47 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 165)  (48 165)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 165)  (54 165)  LC_2 Logic Functioning bit
 (37 5)  (55 165)  (55 165)  LC_2 Logic Functioning bit
 (38 5)  (56 165)  (56 165)  LC_2 Logic Functioning bit
 (41 5)  (59 165)  (59 165)  LC_2 Logic Functioning bit
 (15 6)  (33 166)  (33 166)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g1_5
 (17 6)  (35 166)  (35 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (45 166)  (45 166)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 166)  (47 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 166)  (48 166)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 166)  (50 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 166)  (51 166)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 166)  (52 166)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (59 166)  (59 166)  LC_3 Logic Functioning bit
 (43 6)  (61 166)  (61 166)  LC_3 Logic Functioning bit
 (14 7)  (32 167)  (32 167)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g1_4
 (15 7)  (33 167)  (33 167)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g1_4
 (17 7)  (35 167)  (35 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (36 167)  (36 167)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g1_5
 (31 7)  (49 167)  (49 167)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (41 7)  (59 167)  (59 167)  LC_3 Logic Functioning bit
 (43 7)  (61 167)  (61 167)  LC_3 Logic Functioning bit
 (51 7)  (69 167)  (69 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (27 168)  (27 168)  routing T_1_10.sp4_v_t_42 <X> T_1_10.sp4_h_r_7
 (22 9)  (40 169)  (40 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 169)  (42 169)  routing T_1_10.tnr_op_2 <X> T_1_10.lc_trk_g2_2
 (15 10)  (33 170)  (33 170)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g2_5
 (17 10)  (35 170)  (35 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 170)  (36 170)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g2_5
 (22 10)  (40 170)  (40 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (44 170)  (44 170)  routing T_1_10.lc_trk_g0_5 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 170)  (45 170)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 170)  (46 170)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 170)  (51 170)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 170)  (52 170)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 170)  (55 170)  LC_5 Logic Functioning bit
 (39 10)  (57 170)  (57 170)  LC_5 Logic Functioning bit
 (21 11)  (39 171)  (39 171)  routing T_1_10.sp4_r_v_b_39 <X> T_1_10.lc_trk_g2_7
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 171)  (48 171)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 171)  (49 171)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (41 11)  (59 171)  (59 171)  LC_5 Logic Functioning bit
 (43 11)  (61 171)  (61 171)  LC_5 Logic Functioning bit
 (17 12)  (35 172)  (35 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (39 172)  (39 172)  routing T_1_10.sp4_v_t_14 <X> T_1_10.lc_trk_g3_3
 (22 12)  (40 172)  (40 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (41 172)  (41 172)  routing T_1_10.sp4_v_t_14 <X> T_1_10.lc_trk_g3_3
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 172)  (49 172)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 172)  (52 172)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 172)  (58 172)  LC_6 Logic Functioning bit
 (50 12)  (68 172)  (68 172)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (23 173)  (23 173)  routing T_1_10.sp4_h_r_9 <X> T_1_10.sp4_v_b_9
 (15 13)  (33 173)  (33 173)  routing T_1_10.tnr_op_0 <X> T_1_10.lc_trk_g3_0
 (17 13)  (35 173)  (35 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (36 173)  (36 173)  routing T_1_10.sp4_r_v_b_41 <X> T_1_10.lc_trk_g3_1
 (22 13)  (40 173)  (40 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (41 173)  (41 173)  routing T_1_10.sp4_h_l_15 <X> T_1_10.lc_trk_g3_2
 (24 13)  (42 173)  (42 173)  routing T_1_10.sp4_h_l_15 <X> T_1_10.lc_trk_g3_2
 (25 13)  (43 173)  (43 173)  routing T_1_10.sp4_h_l_15 <X> T_1_10.lc_trk_g3_2
 (26 13)  (44 173)  (44 173)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 173)  (46 173)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 173)  (47 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 173)  (55 173)  LC_6 Logic Functioning bit
 (39 13)  (57 173)  (57 173)  LC_6 Logic Functioning bit
 (40 13)  (58 173)  (58 173)  LC_6 Logic Functioning bit
 (42 13)  (60 173)  (60 173)  LC_6 Logic Functioning bit
 (17 14)  (35 174)  (35 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (40 174)  (40 174)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (42 174)  (42 174)  routing T_1_10.tnr_op_7 <X> T_1_10.lc_trk_g3_7
 (26 14)  (44 174)  (44 174)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 174)  (45 174)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 174)  (46 174)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 174)  (47 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 174)  (49 174)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 174)  (50 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 174)  (51 174)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 174)  (52 174)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 174)  (54 174)  LC_7 Logic Functioning bit
 (37 14)  (55 174)  (55 174)  LC_7 Logic Functioning bit
 (38 14)  (56 174)  (56 174)  LC_7 Logic Functioning bit
 (39 14)  (57 174)  (57 174)  LC_7 Logic Functioning bit
 (40 14)  (58 174)  (58 174)  LC_7 Logic Functioning bit
 (41 14)  (59 174)  (59 174)  LC_7 Logic Functioning bit
 (42 14)  (60 174)  (60 174)  LC_7 Logic Functioning bit
 (50 14)  (68 174)  (68 174)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (70 174)  (70 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (36 175)  (36 175)  routing T_1_10.sp4_r_v_b_45 <X> T_1_10.lc_trk_g3_5
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (42 175)  (42 175)  routing T_1_10.tnr_op_6 <X> T_1_10.lc_trk_g3_6
 (28 15)  (46 175)  (46 175)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 175)  (47 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 175)  (54 175)  LC_7 Logic Functioning bit
 (37 15)  (55 175)  (55 175)  LC_7 Logic Functioning bit
 (38 15)  (56 175)  (56 175)  LC_7 Logic Functioning bit
 (39 15)  (57 175)  (57 175)  LC_7 Logic Functioning bit
 (40 15)  (58 175)  (58 175)  LC_7 Logic Functioning bit
 (42 15)  (60 175)  (60 175)  LC_7 Logic Functioning bit
 (43 15)  (61 175)  (61 175)  LC_7 Logic Functioning bit


LogicTile_2_10

 (15 0)  (87 160)  (87 160)  routing T_2_10.top_op_1 <X> T_2_10.lc_trk_g0_1
 (17 0)  (89 160)  (89 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (94 160)  (94 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 160)  (96 160)  routing T_2_10.bot_op_3 <X> T_2_10.lc_trk_g0_3
 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (40 0)  (112 160)  (112 160)  LC_0 Logic Functioning bit
 (41 0)  (113 160)  (113 160)  LC_0 Logic Functioning bit
 (43 0)  (115 160)  (115 160)  LC_0 Logic Functioning bit
 (18 1)  (90 161)  (90 161)  routing T_2_10.top_op_1 <X> T_2_10.lc_trk_g0_1
 (26 1)  (98 161)  (98 161)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 161)  (99 161)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 161)  (100 161)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 161)  (101 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 161)  (102 161)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 161)  (103 161)  routing T_2_10.lc_trk_g0_3 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 161)  (104 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (106 161)  (106 161)  routing T_2_10.lc_trk_g1_1 <X> T_2_10.input_2_0
 (37 1)  (109 161)  (109 161)  LC_0 Logic Functioning bit
 (38 1)  (110 161)  (110 161)  LC_0 Logic Functioning bit
 (39 1)  (111 161)  (111 161)  LC_0 Logic Functioning bit
 (40 1)  (112 161)  (112 161)  LC_0 Logic Functioning bit
 (41 1)  (113 161)  (113 161)  LC_0 Logic Functioning bit
 (42 1)  (114 161)  (114 161)  LC_0 Logic Functioning bit
 (15 2)  (87 162)  (87 162)  routing T_2_10.bot_op_5 <X> T_2_10.lc_trk_g0_5
 (17 2)  (89 162)  (89 162)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 162)  (98 162)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 162)  (99 162)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 162)  (102 162)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 162)  (105 162)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (40 2)  (112 162)  (112 162)  LC_1 Logic Functioning bit
 (41 2)  (113 162)  (113 162)  LC_1 Logic Functioning bit
 (50 2)  (122 162)  (122 162)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (99 163)  (99 163)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 163)  (100 163)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 163)  (101 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 163)  (102 163)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 163)  (103 163)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 163)  (108 163)  LC_1 Logic Functioning bit
 (39 3)  (111 163)  (111 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (43 3)  (115 163)  (115 163)  LC_1 Logic Functioning bit
 (15 4)  (87 164)  (87 164)  routing T_2_10.bot_op_1 <X> T_2_10.lc_trk_g1_1
 (17 4)  (89 164)  (89 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (31 4)  (103 164)  (103 164)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (107 164)  (107 164)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (46 4)  (118 164)  (118 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 165)  (96 165)  routing T_2_10.bot_op_2 <X> T_2_10.lc_trk_g1_2
 (32 5)  (104 165)  (104 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 165)  (106 165)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (35 5)  (107 165)  (107 165)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (36 5)  (108 165)  (108 165)  LC_2 Logic Functioning bit
 (37 5)  (109 165)  (109 165)  LC_2 Logic Functioning bit
 (53 5)  (125 165)  (125 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (83 166)  (83 166)  routing T_2_10.sp4_v_b_2 <X> T_2_10.sp4_v_t_40
 (22 6)  (94 166)  (94 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 166)  (96 166)  routing T_2_10.bot_op_7 <X> T_2_10.lc_trk_g1_7
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 166)  (100 166)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 166)  (102 166)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 166)  (105 166)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 166)  (106 166)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (43 6)  (115 166)  (115 166)  LC_3 Logic Functioning bit
 (12 7)  (84 167)  (84 167)  routing T_2_10.sp4_v_b_2 <X> T_2_10.sp4_v_t_40
 (26 7)  (98 167)  (98 167)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 167)  (99 167)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 167)  (103 167)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 167)  (104 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (105 167)  (105 167)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_3
 (34 7)  (106 167)  (106 167)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_3
 (35 7)  (107 167)  (107 167)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_3
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (22 8)  (94 168)  (94 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (95 168)  (95 168)  routing T_2_10.sp12_v_b_19 <X> T_2_10.lc_trk_g2_3
 (25 8)  (97 168)  (97 168)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g2_2
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (43 8)  (115 168)  (115 168)  LC_4 Logic Functioning bit
 (50 8)  (122 168)  (122 168)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (93 169)  (93 169)  routing T_2_10.sp12_v_b_19 <X> T_2_10.lc_trk_g2_3
 (22 9)  (94 169)  (94 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 169)  (98 169)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 169)  (100 169)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 169)  (101 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 169)  (108 169)  LC_4 Logic Functioning bit
 (37 9)  (109 169)  (109 169)  LC_4 Logic Functioning bit
 (38 9)  (110 169)  (110 169)  LC_4 Logic Functioning bit
 (41 9)  (113 169)  (113 169)  LC_4 Logic Functioning bit
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (31 10)  (103 170)  (103 170)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 170)  (105 170)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 170)  (106 170)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (42 10)  (114 170)  (114 170)  LC_5 Logic Functioning bit
 (43 10)  (115 170)  (115 170)  LC_5 Logic Functioning bit
 (8 11)  (80 171)  (80 171)  routing T_2_10.sp4_v_b_4 <X> T_2_10.sp4_v_t_42
 (10 11)  (82 171)  (82 171)  routing T_2_10.sp4_v_b_4 <X> T_2_10.sp4_v_t_42
 (32 11)  (104 171)  (104 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 171)  (105 171)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.input_2_5
 (35 11)  (107 171)  (107 171)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.input_2_5
 (38 11)  (110 171)  (110 171)  LC_5 Logic Functioning bit
 (39 11)  (111 171)  (111 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (21 12)  (93 172)  (93 172)  routing T_2_10.rgt_op_3 <X> T_2_10.lc_trk_g3_3
 (22 12)  (94 172)  (94 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 172)  (96 172)  routing T_2_10.rgt_op_3 <X> T_2_10.lc_trk_g3_3
 (25 12)  (97 172)  (97 172)  routing T_2_10.rgt_op_2 <X> T_2_10.lc_trk_g3_2
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 172)  (105 172)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 172)  (106 172)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 172)  (107 172)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.input_2_6
 (22 13)  (94 173)  (94 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (96 173)  (96 173)  routing T_2_10.rgt_op_2 <X> T_2_10.lc_trk_g3_2
 (26 13)  (98 173)  (98 173)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 173)  (99 173)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 173)  (100 173)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 173)  (101 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 173)  (103 173)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 173)  (104 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (105 173)  (105 173)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.input_2_6
 (34 13)  (106 173)  (106 173)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.input_2_6
 (35 13)  (107 173)  (107 173)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.input_2_6
 (40 13)  (112 173)  (112 173)  LC_6 Logic Functioning bit
 (15 14)  (87 174)  (87 174)  routing T_2_10.tnl_op_5 <X> T_2_10.lc_trk_g3_5
 (17 14)  (89 174)  (89 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (96 174)  (96 174)  routing T_2_10.tnr_op_7 <X> T_2_10.lc_trk_g3_7
 (31 14)  (103 174)  (103 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 174)  (106 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (41 14)  (113 174)  (113 174)  LC_7 Logic Functioning bit
 (43 14)  (115 174)  (115 174)  LC_7 Logic Functioning bit
 (50 14)  (122 174)  (122 174)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (87 175)  (87 175)  routing T_2_10.tnr_op_4 <X> T_2_10.lc_trk_g3_4
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (90 175)  (90 175)  routing T_2_10.tnl_op_5 <X> T_2_10.lc_trk_g3_5
 (29 15)  (101 175)  (101 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 175)  (103 175)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 175)  (108 175)  LC_7 Logic Functioning bit
 (37 15)  (109 175)  (109 175)  LC_7 Logic Functioning bit
 (40 15)  (112 175)  (112 175)  LC_7 Logic Functioning bit
 (42 15)  (114 175)  (114 175)  LC_7 Logic Functioning bit


LogicTile_3_10

 (29 0)  (155 160)  (155 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 160)  (156 160)  routing T_3_10.lc_trk_g0_5 <X> T_3_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 160)  (158 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (162 160)  (162 160)  LC_0 Logic Functioning bit
 (37 0)  (163 160)  (163 160)  LC_0 Logic Functioning bit
 (38 0)  (164 160)  (164 160)  LC_0 Logic Functioning bit
 (39 0)  (165 160)  (165 160)  LC_0 Logic Functioning bit
 (44 0)  (170 160)  (170 160)  LC_0 Logic Functioning bit
 (40 1)  (166 161)  (166 161)  LC_0 Logic Functioning bit
 (41 1)  (167 161)  (167 161)  LC_0 Logic Functioning bit
 (42 1)  (168 161)  (168 161)  LC_0 Logic Functioning bit
 (43 1)  (169 161)  (169 161)  LC_0 Logic Functioning bit
 (49 1)  (175 161)  (175 161)  Carry_In_Mux bit 

 (0 2)  (126 162)  (126 162)  routing T_3_10.glb_netwk_6 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (1 2)  (127 162)  (127 162)  routing T_3_10.glb_netwk_6 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (2 2)  (128 162)  (128 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (141 162)  (141 162)  routing T_3_10.top_op_5 <X> T_3_10.lc_trk_g0_5
 (17 2)  (143 162)  (143 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (154 162)  (154 162)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 162)  (155 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 162)  (158 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (163 162)  (163 162)  LC_1 Logic Functioning bit
 (39 2)  (165 162)  (165 162)  LC_1 Logic Functioning bit
 (41 2)  (167 162)  (167 162)  LC_1 Logic Functioning bit
 (43 2)  (169 162)  (169 162)  LC_1 Logic Functioning bit
 (13 3)  (139 163)  (139 163)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_h_l_39
 (18 3)  (144 163)  (144 163)  routing T_3_10.top_op_5 <X> T_3_10.lc_trk_g0_5
 (30 3)  (156 163)  (156 163)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (37 3)  (163 163)  (163 163)  LC_1 Logic Functioning bit
 (39 3)  (165 163)  (165 163)  LC_1 Logic Functioning bit
 (41 3)  (167 163)  (167 163)  LC_1 Logic Functioning bit
 (43 3)  (169 163)  (169 163)  LC_1 Logic Functioning bit
 (53 3)  (179 163)  (179 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (127 164)  (127 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (158 164)  (158 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 164)  (159 164)  routing T_3_10.lc_trk_g2_1 <X> T_3_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 164)  (162 164)  LC_2 Logic Functioning bit
 (37 4)  (163 164)  (163 164)  LC_2 Logic Functioning bit
 (38 4)  (164 164)  (164 164)  LC_2 Logic Functioning bit
 (39 4)  (165 164)  (165 164)  LC_2 Logic Functioning bit
 (45 4)  (171 164)  (171 164)  LC_2 Logic Functioning bit
 (0 5)  (126 165)  (126 165)  routing T_3_10.glb_netwk_3 <X> T_3_10.wire_logic_cluster/lc_7/cen
 (36 5)  (162 165)  (162 165)  LC_2 Logic Functioning bit
 (37 5)  (163 165)  (163 165)  LC_2 Logic Functioning bit
 (38 5)  (164 165)  (164 165)  LC_2 Logic Functioning bit
 (39 5)  (165 165)  (165 165)  LC_2 Logic Functioning bit
 (51 5)  (177 165)  (177 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (158 166)  (158 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 166)  (159 166)  routing T_3_10.lc_trk_g2_0 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 166)  (162 166)  LC_3 Logic Functioning bit
 (37 6)  (163 166)  (163 166)  LC_3 Logic Functioning bit
 (38 6)  (164 166)  (164 166)  LC_3 Logic Functioning bit
 (39 6)  (165 166)  (165 166)  LC_3 Logic Functioning bit
 (45 6)  (171 166)  (171 166)  LC_3 Logic Functioning bit
 (36 7)  (162 167)  (162 167)  LC_3 Logic Functioning bit
 (37 7)  (163 167)  (163 167)  LC_3 Logic Functioning bit
 (38 7)  (164 167)  (164 167)  LC_3 Logic Functioning bit
 (39 7)  (165 167)  (165 167)  LC_3 Logic Functioning bit
 (14 8)  (140 168)  (140 168)  routing T_3_10.wire_logic_cluster/lc_0/out <X> T_3_10.lc_trk_g2_0
 (17 8)  (143 168)  (143 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 168)  (144 168)  routing T_3_10.wire_logic_cluster/lc_1/out <X> T_3_10.lc_trk_g2_1
 (17 9)  (143 169)  (143 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (148 169)  (148 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (151 169)  (151 169)  routing T_3_10.sp4_r_v_b_34 <X> T_3_10.lc_trk_g2_2
 (1 14)  (127 174)  (127 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (3 14)  (129 174)  (129 174)  routing T_3_10.sp12_h_r_1 <X> T_3_10.sp12_v_t_22
 (3 15)  (129 175)  (129 175)  routing T_3_10.sp12_h_r_1 <X> T_3_10.sp12_v_t_22


LogicTile_4_10

 (17 0)  (197 160)  (197 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (206 160)  (206 160)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 160)  (207 160)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 160)  (209 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 160)  (210 160)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 160)  (211 160)  routing T_4_10.lc_trk_g0_5 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 160)  (212 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 160)  (216 160)  LC_0 Logic Functioning bit
 (37 0)  (217 160)  (217 160)  LC_0 Logic Functioning bit
 (39 0)  (219 160)  (219 160)  LC_0 Logic Functioning bit
 (40 0)  (220 160)  (220 160)  LC_0 Logic Functioning bit
 (42 0)  (222 160)  (222 160)  LC_0 Logic Functioning bit
 (43 0)  (223 160)  (223 160)  LC_0 Logic Functioning bit
 (46 0)  (226 160)  (226 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (197 161)  (197 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (198 161)  (198 161)  routing T_4_10.sp4_r_v_b_34 <X> T_4_10.lc_trk_g0_1
 (26 1)  (206 161)  (206 161)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 161)  (207 161)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 161)  (209 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 161)  (210 161)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 161)  (212 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (213 161)  (213 161)  routing T_4_10.lc_trk_g2_0 <X> T_4_10.input_2_0
 (38 1)  (218 161)  (218 161)  LC_0 Logic Functioning bit
 (40 1)  (220 161)  (220 161)  LC_0 Logic Functioning bit
 (41 1)  (221 161)  (221 161)  LC_0 Logic Functioning bit
 (43 1)  (223 161)  (223 161)  LC_0 Logic Functioning bit
 (17 2)  (197 162)  (197 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 162)  (198 162)  routing T_4_10.bnr_op_5 <X> T_4_10.lc_trk_g0_5
 (27 2)  (207 162)  (207 162)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 162)  (208 162)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 162)  (209 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 162)  (210 162)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 162)  (211 162)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 162)  (212 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 162)  (213 162)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 162)  (215 162)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (40 2)  (220 162)  (220 162)  LC_1 Logic Functioning bit
 (41 2)  (221 162)  (221 162)  LC_1 Logic Functioning bit
 (42 2)  (222 162)  (222 162)  LC_1 Logic Functioning bit
 (18 3)  (198 163)  (198 163)  routing T_4_10.bnr_op_5 <X> T_4_10.lc_trk_g0_5
 (27 3)  (207 163)  (207 163)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 163)  (209 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 163)  (212 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (213 163)  (213 163)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (35 3)  (215 163)  (215 163)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (37 3)  (217 163)  (217 163)  LC_1 Logic Functioning bit
 (39 3)  (219 163)  (219 163)  LC_1 Logic Functioning bit
 (40 3)  (220 163)  (220 163)  LC_1 Logic Functioning bit
 (41 3)  (221 163)  (221 163)  LC_1 Logic Functioning bit
 (42 3)  (222 163)  (222 163)  LC_1 Logic Functioning bit
 (43 3)  (223 163)  (223 163)  LC_1 Logic Functioning bit
 (27 4)  (207 164)  (207 164)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 164)  (209 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 164)  (212 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 164)  (213 164)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (39 4)  (219 164)  (219 164)  LC_2 Logic Functioning bit
 (40 4)  (220 164)  (220 164)  LC_2 Logic Functioning bit
 (42 4)  (222 164)  (222 164)  LC_2 Logic Functioning bit
 (50 4)  (230 164)  (230 164)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (189 165)  (189 165)  routing T_4_10.sp4_v_t_41 <X> T_4_10.sp4_v_b_4
 (14 5)  (194 165)  (194 165)  routing T_4_10.sp4_r_v_b_24 <X> T_4_10.lc_trk_g1_0
 (17 5)  (197 165)  (197 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (206 165)  (206 165)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 165)  (208 165)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 165)  (209 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 165)  (216 165)  LC_2 Logic Functioning bit
 (43 5)  (223 165)  (223 165)  LC_2 Logic Functioning bit
 (46 5)  (226 165)  (226 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (233 165)  (233 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (185 166)  (185 166)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_l_38
 (21 6)  (201 166)  (201 166)  routing T_4_10.bnr_op_7 <X> T_4_10.lc_trk_g1_7
 (22 6)  (202 166)  (202 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (205 166)  (205 166)  routing T_4_10.bnr_op_6 <X> T_4_10.lc_trk_g1_6
 (26 6)  (206 166)  (206 166)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 166)  (209 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 166)  (211 166)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 166)  (212 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 166)  (213 166)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 166)  (214 166)  routing T_4_10.lc_trk_g3_5 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (40 6)  (220 166)  (220 166)  LC_3 Logic Functioning bit
 (46 6)  (226 166)  (226 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (184 167)  (184 167)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_l_38
 (6 7)  (186 167)  (186 167)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_l_38
 (12 7)  (192 167)  (192 167)  routing T_4_10.sp4_h_l_40 <X> T_4_10.sp4_v_t_40
 (21 7)  (201 167)  (201 167)  routing T_4_10.bnr_op_7 <X> T_4_10.lc_trk_g1_7
 (22 7)  (202 167)  (202 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (205 167)  (205 167)  routing T_4_10.bnr_op_6 <X> T_4_10.lc_trk_g1_6
 (26 7)  (206 167)  (206 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 167)  (208 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 167)  (209 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 167)  (212 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (14 8)  (194 168)  (194 168)  routing T_4_10.rgt_op_0 <X> T_4_10.lc_trk_g2_0
 (16 8)  (196 168)  (196 168)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (17 8)  (197 168)  (197 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (198 168)  (198 168)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (25 8)  (205 168)  (205 168)  routing T_4_10.sp4_v_t_23 <X> T_4_10.lc_trk_g2_2
 (9 9)  (189 169)  (189 169)  routing T_4_10.sp4_v_t_42 <X> T_4_10.sp4_v_b_7
 (15 9)  (195 169)  (195 169)  routing T_4_10.rgt_op_0 <X> T_4_10.lc_trk_g2_0
 (17 9)  (197 169)  (197 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (198 169)  (198 169)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (22 9)  (202 169)  (202 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (203 169)  (203 169)  routing T_4_10.sp4_v_t_23 <X> T_4_10.lc_trk_g2_2
 (25 9)  (205 169)  (205 169)  routing T_4_10.sp4_v_t_23 <X> T_4_10.lc_trk_g2_2
 (14 10)  (194 170)  (194 170)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (21 10)  (201 170)  (201 170)  routing T_4_10.sp4_v_t_26 <X> T_4_10.lc_trk_g2_7
 (22 10)  (202 170)  (202 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (203 170)  (203 170)  routing T_4_10.sp4_v_t_26 <X> T_4_10.lc_trk_g2_7
 (14 11)  (194 171)  (194 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (15 11)  (195 171)  (195 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (16 11)  (196 171)  (196 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (17 11)  (197 171)  (197 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (201 171)  (201 171)  routing T_4_10.sp4_v_t_26 <X> T_4_10.lc_trk_g2_7
 (22 11)  (202 171)  (202 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (205 171)  (205 171)  routing T_4_10.sp4_r_v_b_38 <X> T_4_10.lc_trk_g2_6
 (14 12)  (194 172)  (194 172)  routing T_4_10.bnl_op_0 <X> T_4_10.lc_trk_g3_0
 (17 12)  (197 172)  (197 172)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (198 172)  (198 172)  routing T_4_10.bnl_op_1 <X> T_4_10.lc_trk_g3_1
 (21 12)  (201 172)  (201 172)  routing T_4_10.bnl_op_3 <X> T_4_10.lc_trk_g3_3
 (22 12)  (202 172)  (202 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (205 172)  (205 172)  routing T_4_10.bnl_op_2 <X> T_4_10.lc_trk_g3_2
 (27 12)  (207 172)  (207 172)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 172)  (208 172)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 172)  (209 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 172)  (212 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 172)  (213 172)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 172)  (214 172)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 172)  (216 172)  LC_6 Logic Functioning bit
 (43 12)  (223 172)  (223 172)  LC_6 Logic Functioning bit
 (4 13)  (184 173)  (184 173)  routing T_4_10.sp4_v_t_41 <X> T_4_10.sp4_h_r_9
 (14 13)  (194 173)  (194 173)  routing T_4_10.bnl_op_0 <X> T_4_10.lc_trk_g3_0
 (17 13)  (197 173)  (197 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (198 173)  (198 173)  routing T_4_10.bnl_op_1 <X> T_4_10.lc_trk_g3_1
 (21 13)  (201 173)  (201 173)  routing T_4_10.bnl_op_3 <X> T_4_10.lc_trk_g3_3
 (22 13)  (202 173)  (202 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 173)  (205 173)  routing T_4_10.bnl_op_2 <X> T_4_10.lc_trk_g3_2
 (27 13)  (207 173)  (207 173)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 173)  (208 173)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 173)  (209 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 173)  (210 173)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 173)  (212 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (213 173)  (213 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (34 13)  (214 173)  (214 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (35 13)  (215 173)  (215 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (36 13)  (216 173)  (216 173)  LC_6 Logic Functioning bit
 (46 13)  (226 173)  (226 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (191 174)  (191 174)  routing T_4_10.sp4_h_r_5 <X> T_4_10.sp4_v_t_46
 (13 14)  (193 174)  (193 174)  routing T_4_10.sp4_h_r_5 <X> T_4_10.sp4_v_t_46
 (15 14)  (195 174)  (195 174)  routing T_4_10.tnl_op_5 <X> T_4_10.lc_trk_g3_5
 (17 14)  (197 174)  (197 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (202 174)  (202 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (208 174)  (208 174)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 174)  (209 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 174)  (210 174)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 174)  (211 174)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 174)  (212 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 174)  (213 174)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 174)  (214 174)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 174)  (217 174)  LC_7 Logic Functioning bit
 (39 14)  (219 174)  (219 174)  LC_7 Logic Functioning bit
 (40 14)  (220 174)  (220 174)  LC_7 Logic Functioning bit
 (42 14)  (222 174)  (222 174)  LC_7 Logic Functioning bit
 (50 14)  (230 174)  (230 174)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (192 175)  (192 175)  routing T_4_10.sp4_h_r_5 <X> T_4_10.sp4_v_t_46
 (18 15)  (198 175)  (198 175)  routing T_4_10.tnl_op_5 <X> T_4_10.lc_trk_g3_5
 (29 15)  (209 175)  (209 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 175)  (210 175)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 175)  (211 175)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (40 15)  (220 175)  (220 175)  LC_7 Logic Functioning bit


LogicTile_5_10

 (8 0)  (242 160)  (242 160)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_r_1
 (9 0)  (243 160)  (243 160)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_r_1
 (27 0)  (261 160)  (261 160)  routing T_5_10.lc_trk_g1_0 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 160)  (263 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 160)  (266 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (271 160)  (271 160)  LC_0 Logic Functioning bit
 (39 0)  (273 160)  (273 160)  LC_0 Logic Functioning bit
 (41 0)  (275 160)  (275 160)  LC_0 Logic Functioning bit
 (43 0)  (277 160)  (277 160)  LC_0 Logic Functioning bit
 (45 0)  (279 160)  (279 160)  LC_0 Logic Functioning bit
 (46 0)  (280 160)  (280 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (286 160)  (286 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (37 1)  (271 161)  (271 161)  LC_0 Logic Functioning bit
 (39 1)  (273 161)  (273 161)  LC_0 Logic Functioning bit
 (41 1)  (275 161)  (275 161)  LC_0 Logic Functioning bit
 (43 1)  (277 161)  (277 161)  LC_0 Logic Functioning bit
 (49 1)  (283 161)  (283 161)  Carry_In_Mux bit 

 (53 1)  (287 161)  (287 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 162)  (234 162)  routing T_5_10.glb_netwk_6 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (1 2)  (235 162)  (235 162)  routing T_5_10.glb_netwk_6 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (236 162)  (236 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (245 162)  (245 162)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_v_t_39
 (14 2)  (248 162)  (248 162)  routing T_5_10.sp4_h_l_9 <X> T_5_10.lc_trk_g0_4
 (14 3)  (248 163)  (248 163)  routing T_5_10.sp4_h_l_9 <X> T_5_10.lc_trk_g0_4
 (15 3)  (249 163)  (249 163)  routing T_5_10.sp4_h_l_9 <X> T_5_10.lc_trk_g0_4
 (16 3)  (250 163)  (250 163)  routing T_5_10.sp4_h_l_9 <X> T_5_10.lc_trk_g0_4
 (17 3)  (251 163)  (251 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (234 164)  (234 164)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (1 4)  (235 164)  (235 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (239 164)  (239 164)  routing T_5_10.sp4_v_b_3 <X> T_5_10.sp4_h_r_3
 (14 4)  (248 164)  (248 164)  routing T_5_10.sp4_h_l_5 <X> T_5_10.lc_trk_g1_0
 (0 5)  (234 165)  (234 165)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (1 5)  (235 165)  (235 165)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (6 5)  (240 165)  (240 165)  routing T_5_10.sp4_v_b_3 <X> T_5_10.sp4_h_r_3
 (14 5)  (248 165)  (248 165)  routing T_5_10.sp4_h_l_5 <X> T_5_10.lc_trk_g1_0
 (15 5)  (249 165)  (249 165)  routing T_5_10.sp4_h_l_5 <X> T_5_10.lc_trk_g1_0
 (16 5)  (250 165)  (250 165)  routing T_5_10.sp4_h_l_5 <X> T_5_10.lc_trk_g1_0
 (17 5)  (251 165)  (251 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (4 6)  (238 166)  (238 166)  routing T_5_10.sp4_h_r_3 <X> T_5_10.sp4_v_t_38
 (5 7)  (239 167)  (239 167)  routing T_5_10.sp4_h_r_3 <X> T_5_10.sp4_v_t_38
 (8 7)  (242 167)  (242 167)  routing T_5_10.sp4_h_r_4 <X> T_5_10.sp4_v_t_41
 (9 7)  (243 167)  (243 167)  routing T_5_10.sp4_h_r_4 <X> T_5_10.sp4_v_t_41
 (9 12)  (243 172)  (243 172)  routing T_5_10.sp4_h_l_42 <X> T_5_10.sp4_h_r_10
 (10 12)  (244 172)  (244 172)  routing T_5_10.sp4_h_l_42 <X> T_5_10.sp4_h_r_10
 (21 12)  (255 172)  (255 172)  routing T_5_10.sp4_h_r_43 <X> T_5_10.lc_trk_g3_3
 (22 12)  (256 172)  (256 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 172)  (257 172)  routing T_5_10.sp4_h_r_43 <X> T_5_10.lc_trk_g3_3
 (24 12)  (258 172)  (258 172)  routing T_5_10.sp4_h_r_43 <X> T_5_10.lc_trk_g3_3
 (21 13)  (255 173)  (255 173)  routing T_5_10.sp4_h_r_43 <X> T_5_10.lc_trk_g3_3
 (1 14)  (235 174)  (235 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (238 174)  (238 174)  routing T_5_10.sp4_h_r_9 <X> T_5_10.sp4_v_t_44
 (11 14)  (245 174)  (245 174)  routing T_5_10.sp4_h_r_5 <X> T_5_10.sp4_v_t_46
 (13 14)  (247 174)  (247 174)  routing T_5_10.sp4_h_r_5 <X> T_5_10.sp4_v_t_46
 (1 15)  (235 175)  (235 175)  routing T_5_10.lc_trk_g0_4 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (239 175)  (239 175)  routing T_5_10.sp4_h_r_9 <X> T_5_10.sp4_v_t_44
 (12 15)  (246 175)  (246 175)  routing T_5_10.sp4_h_r_5 <X> T_5_10.sp4_v_t_46


LogicTile_6_10

 (14 0)  (302 160)  (302 160)  routing T_6_10.wire_logic_cluster/lc_0/out <X> T_6_10.lc_trk_g0_0
 (17 0)  (305 160)  (305 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 160)  (306 160)  routing T_6_10.wire_logic_cluster/lc_1/out <X> T_6_10.lc_trk_g0_1
 (22 0)  (310 160)  (310 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (313 160)  (313 160)  routing T_6_10.wire_logic_cluster/lc_2/out <X> T_6_10.lc_trk_g0_2
 (26 0)  (314 160)  (314 160)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 160)  (317 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 160)  (320 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 160)  (322 160)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 160)  (325 160)  LC_0 Logic Functioning bit
 (42 0)  (330 160)  (330 160)  LC_0 Logic Functioning bit
 (45 0)  (333 160)  (333 160)  LC_0 Logic Functioning bit
 (46 0)  (334 160)  (334 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (305 161)  (305 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (310 161)  (310 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (315 161)  (315 161)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 161)  (316 161)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 161)  (317 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 161)  (318 161)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 161)  (319 161)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 161)  (320 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (324 161)  (324 161)  LC_0 Logic Functioning bit
 (40 1)  (328 161)  (328 161)  LC_0 Logic Functioning bit
 (42 1)  (330 161)  (330 161)  LC_0 Logic Functioning bit
 (43 1)  (331 161)  (331 161)  LC_0 Logic Functioning bit
 (0 2)  (288 162)  (288 162)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (1 2)  (289 162)  (289 162)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (290 162)  (290 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (304 162)  (304 162)  routing T_6_10.sp4_v_b_5 <X> T_6_10.lc_trk_g0_5
 (17 2)  (305 162)  (305 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 162)  (306 162)  routing T_6_10.sp4_v_b_5 <X> T_6_10.lc_trk_g0_5
 (25 2)  (313 162)  (313 162)  routing T_6_10.wire_logic_cluster/lc_6/out <X> T_6_10.lc_trk_g0_6
 (27 2)  (315 162)  (315 162)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 162)  (316 162)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 162)  (317 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 162)  (318 162)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 162)  (319 162)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 162)  (320 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 162)  (322 162)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 162)  (328 162)  LC_1 Logic Functioning bit
 (42 2)  (330 162)  (330 162)  LC_1 Logic Functioning bit
 (45 2)  (333 162)  (333 162)  LC_1 Logic Functioning bit
 (22 3)  (310 163)  (310 163)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (318 163)  (318 163)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (40 3)  (328 163)  (328 163)  LC_1 Logic Functioning bit
 (42 3)  (330 163)  (330 163)  LC_1 Logic Functioning bit
 (25 4)  (313 164)  (313 164)  routing T_6_10.sp12_h_r_2 <X> T_6_10.lc_trk_g1_2
 (26 4)  (314 164)  (314 164)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 164)  (317 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 164)  (318 164)  routing T_6_10.lc_trk_g0_5 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 164)  (320 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 164)  (322 164)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 164)  (325 164)  LC_2 Logic Functioning bit
 (42 4)  (330 164)  (330 164)  LC_2 Logic Functioning bit
 (45 4)  (333 164)  (333 164)  LC_2 Logic Functioning bit
 (46 4)  (334 164)  (334 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (310 165)  (310 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (312 165)  (312 165)  routing T_6_10.sp12_h_r_2 <X> T_6_10.lc_trk_g1_2
 (25 5)  (313 165)  (313 165)  routing T_6_10.sp12_h_r_2 <X> T_6_10.lc_trk_g1_2
 (27 5)  (315 165)  (315 165)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 165)  (316 165)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 165)  (317 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 165)  (319 165)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 165)  (320 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 165)  (323 165)  routing T_6_10.lc_trk_g0_2 <X> T_6_10.input_2_2
 (36 5)  (324 165)  (324 165)  LC_2 Logic Functioning bit
 (40 5)  (328 165)  (328 165)  LC_2 Logic Functioning bit
 (42 5)  (330 165)  (330 165)  LC_2 Logic Functioning bit
 (43 5)  (331 165)  (331 165)  LC_2 Logic Functioning bit
 (17 6)  (305 166)  (305 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 166)  (306 166)  routing T_6_10.bnr_op_5 <X> T_6_10.lc_trk_g1_5
 (21 6)  (309 166)  (309 166)  routing T_6_10.sp4_h_l_10 <X> T_6_10.lc_trk_g1_7
 (22 6)  (310 166)  (310 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (311 166)  (311 166)  routing T_6_10.sp4_h_l_10 <X> T_6_10.lc_trk_g1_7
 (24 6)  (312 166)  (312 166)  routing T_6_10.sp4_h_l_10 <X> T_6_10.lc_trk_g1_7
 (26 6)  (314 166)  (314 166)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 166)  (316 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 166)  (317 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 166)  (318 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 166)  (319 166)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 166)  (320 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 166)  (322 166)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (18 7)  (306 167)  (306 167)  routing T_6_10.bnr_op_5 <X> T_6_10.lc_trk_g1_5
 (21 7)  (309 167)  (309 167)  routing T_6_10.sp4_h_l_10 <X> T_6_10.lc_trk_g1_7
 (27 7)  (315 167)  (315 167)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 167)  (316 167)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 167)  (317 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 167)  (318 167)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 167)  (319 167)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (41 7)  (329 167)  (329 167)  LC_3 Logic Functioning bit
 (43 7)  (331 167)  (331 167)  LC_3 Logic Functioning bit
 (46 7)  (334 167)  (334 167)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (309 168)  (309 168)  routing T_6_10.sp12_v_t_0 <X> T_6_10.lc_trk_g2_3
 (22 8)  (310 168)  (310 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (312 168)  (312 168)  routing T_6_10.sp12_v_t_0 <X> T_6_10.lc_trk_g2_3
 (26 8)  (314 168)  (314 168)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 168)  (315 168)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 168)  (316 168)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 168)  (317 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 168)  (318 168)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 168)  (319 168)  routing T_6_10.lc_trk_g2_5 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 168)  (320 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 168)  (321 168)  routing T_6_10.lc_trk_g2_5 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (40 8)  (328 168)  (328 168)  LC_4 Logic Functioning bit
 (42 8)  (330 168)  (330 168)  LC_4 Logic Functioning bit
 (12 9)  (300 169)  (300 169)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_v_b_8
 (21 9)  (309 169)  (309 169)  routing T_6_10.sp12_v_t_0 <X> T_6_10.lc_trk_g2_3
 (22 9)  (310 169)  (310 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (316 169)  (316 169)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 169)  (317 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 169)  (318 169)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (14 10)  (302 170)  (302 170)  routing T_6_10.bnl_op_4 <X> T_6_10.lc_trk_g2_4
 (17 10)  (305 170)  (305 170)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (306 170)  (306 170)  routing T_6_10.bnl_op_5 <X> T_6_10.lc_trk_g2_5
 (21 10)  (309 170)  (309 170)  routing T_6_10.wire_logic_cluster/lc_7/out <X> T_6_10.lc_trk_g2_7
 (22 10)  (310 170)  (310 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 170)  (313 170)  routing T_6_10.sp4_h_r_46 <X> T_6_10.lc_trk_g2_6
 (27 10)  (315 170)  (315 170)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 170)  (316 170)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 170)  (317 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 170)  (318 170)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 170)  (319 170)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 170)  (320 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 170)  (322 170)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 170)  (328 170)  LC_5 Logic Functioning bit
 (42 10)  (330 170)  (330 170)  LC_5 Logic Functioning bit
 (4 11)  (292 171)  (292 171)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_h_l_43
 (6 11)  (294 171)  (294 171)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_h_l_43
 (14 11)  (302 171)  (302 171)  routing T_6_10.bnl_op_4 <X> T_6_10.lc_trk_g2_4
 (17 11)  (305 171)  (305 171)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (306 171)  (306 171)  routing T_6_10.bnl_op_5 <X> T_6_10.lc_trk_g2_5
 (22 11)  (310 171)  (310 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 171)  (311 171)  routing T_6_10.sp4_h_r_46 <X> T_6_10.lc_trk_g2_6
 (24 11)  (312 171)  (312 171)  routing T_6_10.sp4_h_r_46 <X> T_6_10.lc_trk_g2_6
 (25 11)  (313 171)  (313 171)  routing T_6_10.sp4_h_r_46 <X> T_6_10.lc_trk_g2_6
 (29 11)  (317 171)  (317 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 171)  (318 171)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_5/in_1
 (48 11)  (336 171)  (336 171)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (298 172)  (298 172)  routing T_6_10.sp4_v_t_40 <X> T_6_10.sp4_h_r_10
 (26 12)  (314 172)  (314 172)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 172)  (316 172)  routing T_6_10.lc_trk_g2_3 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 172)  (317 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 172)  (320 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 172)  (322 172)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 172)  (326 172)  LC_6 Logic Functioning bit
 (41 12)  (329 172)  (329 172)  LC_6 Logic Functioning bit
 (43 12)  (331 172)  (331 172)  LC_6 Logic Functioning bit
 (45 12)  (333 172)  (333 172)  LC_6 Logic Functioning bit
 (50 12)  (338 172)  (338 172)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (314 173)  (314 173)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 173)  (317 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 173)  (318 173)  routing T_6_10.lc_trk_g2_3 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 173)  (319 173)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (39 13)  (327 173)  (327 173)  LC_6 Logic Functioning bit
 (40 13)  (328 173)  (328 173)  LC_6 Logic Functioning bit
 (43 13)  (331 173)  (331 173)  LC_6 Logic Functioning bit
 (51 13)  (339 173)  (339 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (302 174)  (302 174)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g3_4
 (17 14)  (305 174)  (305 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 174)  (306 174)  routing T_6_10.wire_logic_cluster/lc_5/out <X> T_6_10.lc_trk_g3_5
 (21 14)  (309 174)  (309 174)  routing T_6_10.rgt_op_7 <X> T_6_10.lc_trk_g3_7
 (22 14)  (310 174)  (310 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 174)  (312 174)  routing T_6_10.rgt_op_7 <X> T_6_10.lc_trk_g3_7
 (25 14)  (313 174)  (313 174)  routing T_6_10.bnl_op_6 <X> T_6_10.lc_trk_g3_6
 (28 14)  (316 174)  (316 174)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 174)  (317 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 174)  (319 174)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 174)  (320 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 174)  (321 174)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 174)  (322 174)  routing T_6_10.lc_trk_g3_5 <X> T_6_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 174)  (323 174)  routing T_6_10.lc_trk_g2_7 <X> T_6_10.input_2_7
 (37 14)  (325 174)  (325 174)  LC_7 Logic Functioning bit
 (39 14)  (327 174)  (327 174)  LC_7 Logic Functioning bit
 (42 14)  (330 174)  (330 174)  LC_7 Logic Functioning bit
 (43 14)  (331 174)  (331 174)  LC_7 Logic Functioning bit
 (45 14)  (333 174)  (333 174)  LC_7 Logic Functioning bit
 (47 14)  (335 174)  (335 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (303 175)  (303 175)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g3_4
 (16 15)  (304 175)  (304 175)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g3_4
 (17 15)  (305 175)  (305 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (310 175)  (310 175)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (313 175)  (313 175)  routing T_6_10.bnl_op_6 <X> T_6_10.lc_trk_g3_6
 (26 15)  (314 175)  (314 175)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 175)  (315 175)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 175)  (317 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 175)  (318 175)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 175)  (320 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 175)  (321 175)  routing T_6_10.lc_trk_g2_7 <X> T_6_10.input_2_7
 (35 15)  (323 175)  (323 175)  routing T_6_10.lc_trk_g2_7 <X> T_6_10.input_2_7
 (42 15)  (330 175)  (330 175)  LC_7 Logic Functioning bit
 (43 15)  (331 175)  (331 175)  LC_7 Logic Functioning bit


LogicTile_7_10

 (14 2)  (356 162)  (356 162)  routing T_7_10.lft_op_4 <X> T_7_10.lc_trk_g0_4
 (15 2)  (357 162)  (357 162)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g0_5
 (16 2)  (358 162)  (358 162)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g0_5
 (17 2)  (359 162)  (359 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 162)  (360 162)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g0_5
 (15 3)  (357 163)  (357 163)  routing T_7_10.lft_op_4 <X> T_7_10.lc_trk_g0_4
 (17 3)  (359 163)  (359 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (360 163)  (360 163)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g0_5
 (13 4)  (355 164)  (355 164)  routing T_7_10.sp4_h_l_40 <X> T_7_10.sp4_v_b_5
 (15 4)  (357 164)  (357 164)  routing T_7_10.lft_op_1 <X> T_7_10.lc_trk_g1_1
 (17 4)  (359 164)  (359 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 164)  (360 164)  routing T_7_10.lft_op_1 <X> T_7_10.lc_trk_g1_1
 (28 4)  (370 164)  (370 164)  routing T_7_10.lc_trk_g2_3 <X> T_7_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 164)  (371 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 164)  (374 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 164)  (375 164)  routing T_7_10.lc_trk_g2_1 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 164)  (379 164)  LC_2 Logic Functioning bit
 (51 4)  (393 164)  (393 164)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (12 5)  (354 165)  (354 165)  routing T_7_10.sp4_h_l_40 <X> T_7_10.sp4_v_b_5
 (28 5)  (370 165)  (370 165)  routing T_7_10.lc_trk_g2_0 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 165)  (371 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 165)  (372 165)  routing T_7_10.lc_trk_g2_3 <X> T_7_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 165)  (374 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (375 165)  (375 165)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.input_2_2
 (34 5)  (376 165)  (376 165)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.input_2_2
 (36 5)  (378 165)  (378 165)  LC_2 Logic Functioning bit
 (43 5)  (385 165)  (385 165)  LC_2 Logic Functioning bit
 (14 8)  (356 168)  (356 168)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (15 8)  (357 168)  (357 168)  routing T_7_10.sp4_h_r_25 <X> T_7_10.lc_trk_g2_1
 (16 8)  (358 168)  (358 168)  routing T_7_10.sp4_h_r_25 <X> T_7_10.lc_trk_g2_1
 (17 8)  (359 168)  (359 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (364 168)  (364 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 168)  (365 168)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g2_3
 (24 8)  (366 168)  (366 168)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g2_3
 (10 9)  (352 169)  (352 169)  routing T_7_10.sp4_h_r_2 <X> T_7_10.sp4_v_b_7
 (14 9)  (356 169)  (356 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (15 9)  (357 169)  (357 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (16 9)  (358 169)  (358 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (17 9)  (359 169)  (359 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (360 169)  (360 169)  routing T_7_10.sp4_h_r_25 <X> T_7_10.lc_trk_g2_1
 (21 9)  (363 169)  (363 169)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g2_3
 (22 9)  (364 169)  (364 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (366 169)  (366 169)  routing T_7_10.tnl_op_2 <X> T_7_10.lc_trk_g2_2
 (25 9)  (367 169)  (367 169)  routing T_7_10.tnl_op_2 <X> T_7_10.lc_trk_g2_2
 (14 12)  (356 172)  (356 172)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (15 12)  (357 172)  (357 172)  routing T_7_10.sp4_h_r_41 <X> T_7_10.lc_trk_g3_1
 (16 12)  (358 172)  (358 172)  routing T_7_10.sp4_h_r_41 <X> T_7_10.lc_trk_g3_1
 (17 12)  (359 172)  (359 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 172)  (360 172)  routing T_7_10.sp4_h_r_41 <X> T_7_10.lc_trk_g3_1
 (26 12)  (368 172)  (368 172)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 172)  (369 172)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 172)  (370 172)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 172)  (371 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 172)  (374 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 172)  (375 172)  routing T_7_10.lc_trk_g2_3 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 172)  (377 172)  routing T_7_10.lc_trk_g0_4 <X> T_7_10.input_2_6
 (36 12)  (378 172)  (378 172)  LC_6 Logic Functioning bit
 (38 12)  (380 172)  (380 172)  LC_6 Logic Functioning bit
 (46 12)  (388 172)  (388 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (356 173)  (356 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (15 13)  (357 173)  (357 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (16 13)  (358 173)  (358 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (17 13)  (359 173)  (359 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (360 173)  (360 173)  routing T_7_10.sp4_h_r_41 <X> T_7_10.lc_trk_g3_1
 (27 13)  (369 173)  (369 173)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 173)  (370 173)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 173)  (371 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 173)  (373 173)  routing T_7_10.lc_trk_g2_3 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 173)  (374 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (380 173)  (380 173)  LC_6 Logic Functioning bit
 (46 13)  (388 173)  (388 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (393 173)  (393 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (359 174)  (359 174)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (360 174)  (360 174)  routing T_7_10.bnl_op_5 <X> T_7_10.lc_trk_g3_5
 (26 14)  (368 174)  (368 174)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 174)  (369 174)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 174)  (371 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 174)  (374 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 174)  (375 174)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 174)  (379 174)  LC_7 Logic Functioning bit
 (38 14)  (380 174)  (380 174)  LC_7 Logic Functioning bit
 (39 14)  (381 174)  (381 174)  LC_7 Logic Functioning bit
 (41 14)  (383 174)  (383 174)  LC_7 Logic Functioning bit
 (50 14)  (392 174)  (392 174)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (360 175)  (360 175)  routing T_7_10.bnl_op_5 <X> T_7_10.lc_trk_g3_5
 (29 15)  (371 175)  (371 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 175)  (373 175)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 175)  (378 175)  LC_7 Logic Functioning bit
 (38 15)  (380 175)  (380 175)  LC_7 Logic Functioning bit


RAM_Tile_8_10

 (5 0)  (401 160)  (401 160)  routing T_8_10.sp4_v_t_37 <X> T_8_10.sp4_h_r_0
 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 160)  (417 160)  routing T_8_10.sp12_h_l_0 <X> T_8_10.lc_trk_g0_3
 (22 0)  (418 160)  (418 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_0 lc_trk_g0_3
 (24 0)  (420 160)  (420 160)  routing T_8_10.sp12_h_l_0 <X> T_8_10.lc_trk_g0_3
 (25 0)  (421 160)  (421 160)  routing T_8_10.sp12_h_r_2 <X> T_8_10.lc_trk_g0_2
 (26 0)  (422 160)  (422 160)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_0
 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 161)  (417 161)  routing T_8_10.sp12_h_l_0 <X> T_8_10.lc_trk_g0_3
 (22 1)  (418 161)  (418 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (420 161)  (420 161)  routing T_8_10.sp12_h_r_2 <X> T_8_10.lc_trk_g0_2
 (25 1)  (421 161)  (421 161)  routing T_8_10.sp12_h_r_2 <X> T_8_10.lc_trk_g0_2
 (26 1)  (422 161)  (422 161)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_0
 (28 1)  (424 161)  (424 161)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_0
 (29 1)  (425 161)  (425 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (422 162)  (422 162)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.input0_1
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (423 163)  (423 163)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.input0_1
 (29 3)  (425 163)  (425 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (0 4)  (396 164)  (396 164)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (4 4)  (400 164)  (400 164)  routing T_8_10.sp4_v_t_42 <X> T_8_10.sp4_v_b_3
 (6 4)  (402 164)  (402 164)  routing T_8_10.sp4_v_t_42 <X> T_8_10.sp4_v_b_3
 (8 4)  (404 164)  (404 164)  routing T_8_10.sp4_h_l_41 <X> T_8_10.sp4_h_r_4
 (14 4)  (410 164)  (410 164)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g1_0
 (21 4)  (417 164)  (417 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (22 4)  (418 164)  (418 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 164)  (419 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (24 4)  (420 164)  (420 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (10 5)  (406 165)  (406 165)  routing T_8_10.sp4_h_r_11 <X> T_8_10.sp4_v_b_4
 (15 5)  (411 165)  (411 165)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g1_0
 (16 5)  (412 165)  (412 165)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g1_0
 (17 5)  (413 165)  (413 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (418 165)  (418 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 165)  (421 165)  routing T_8_10.sp4_r_v_b_26 <X> T_8_10.lc_trk_g1_2
 (28 5)  (424 165)  (424 165)  routing T_8_10.lc_trk_g2_0 <X> T_8_10.input0_2
 (29 5)  (425 165)  (425 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (13 6)  (409 166)  (409 166)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_v_t_40
 (14 6)  (410 166)  (410 166)  routing T_8_10.sp4_h_r_20 <X> T_8_10.lc_trk_g1_4
 (16 6)  (412 166)  (412 166)  routing T_8_10.sp4_v_b_5 <X> T_8_10.lc_trk_g1_5
 (17 6)  (413 166)  (413 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 166)  (414 166)  routing T_8_10.sp4_v_b_5 <X> T_8_10.lc_trk_g1_5
 (21 6)  (417 166)  (417 166)  routing T_8_10.sp4_h_l_10 <X> T_8_10.lc_trk_g1_7
 (22 6)  (418 166)  (418 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 166)  (419 166)  routing T_8_10.sp4_h_l_10 <X> T_8_10.lc_trk_g1_7
 (24 6)  (420 166)  (420 166)  routing T_8_10.sp4_h_l_10 <X> T_8_10.lc_trk_g1_7
 (26 6)  (422 166)  (422 166)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_3
 (8 7)  (404 167)  (404 167)  routing T_8_10.sp4_h_l_41 <X> T_8_10.sp4_v_t_41
 (14 7)  (410 167)  (410 167)  routing T_8_10.sp4_h_r_20 <X> T_8_10.lc_trk_g1_4
 (15 7)  (411 167)  (411 167)  routing T_8_10.sp4_h_r_20 <X> T_8_10.lc_trk_g1_4
 (16 7)  (412 167)  (412 167)  routing T_8_10.sp4_h_r_20 <X> T_8_10.lc_trk_g1_4
 (17 7)  (413 167)  (413 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (21 7)  (417 167)  (417 167)  routing T_8_10.sp4_h_l_10 <X> T_8_10.lc_trk_g1_7
 (26 7)  (422 167)  (422 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_3
 (27 7)  (423 167)  (423 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_3
 (28 7)  (424 167)  (424 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_3
 (29 7)  (425 167)  (425 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (22 8)  (418 168)  (418 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 168)  (419 168)  routing T_8_10.sp4_v_t_30 <X> T_8_10.lc_trk_g2_3
 (24 8)  (420 168)  (420 168)  routing T_8_10.sp4_v_t_30 <X> T_8_10.lc_trk_g2_3
 (25 8)  (421 168)  (421 168)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (26 8)  (422 168)  (422 168)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_4
 (27 8)  (423 168)  (423 168)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (12 9)  (408 169)  (408 169)  routing T_8_10.sp4_h_r_8 <X> T_8_10.sp4_v_b_8
 (17 9)  (413 169)  (413 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (418 169)  (418 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (419 169)  (419 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (25 9)  (421 169)  (421 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (26 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_4
 (27 9)  (423 169)  (423 169)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_4
 (29 9)  (425 169)  (425 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 169)  (426 169)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.wire_bram/ram/WDATA_3
 (11 10)  (407 170)  (407 170)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_v_t_45
 (13 10)  (409 170)  (409 170)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_v_t_45
 (25 10)  (421 170)  (421 170)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (22 11)  (418 171)  (418 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (420 171)  (420 171)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (25 11)  (421 171)  (421 171)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (26 11)  (422 171)  (422 171)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input0_5
 (28 11)  (424 171)  (424 171)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input0_5
 (29 11)  (425 171)  (425 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 171)  (428 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 171)  (430 171)  routing T_8_10.lc_trk_g1_0 <X> T_8_10.input2_5
 (13 13)  (409 173)  (409 173)  routing T_8_10.sp4_v_t_43 <X> T_8_10.sp4_h_r_11
 (22 13)  (418 173)  (418 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 173)  (421 173)  routing T_8_10.sp4_r_v_b_42 <X> T_8_10.lc_trk_g3_2
 (26 13)  (422 173)  (422 173)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input0_6
 (29 13)  (425 173)  (425 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 173)  (428 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 173)  (430 173)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.input2_6
 (35 13)  (431 173)  (431 173)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.input2_6
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (4 14)  (400 174)  (400 174)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_v_t_44
 (19 14)  (415 174)  (415 174)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (396 175)  (396 175)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.wire_bram/ram/WE
 (10 15)  (406 175)  (406 175)  routing T_8_10.sp4_h_l_40 <X> T_8_10.sp4_v_t_47
 (22 15)  (418 175)  (418 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 175)  (421 175)  routing T_8_10.sp4_r_v_b_46 <X> T_8_10.lc_trk_g3_6
 (26 15)  (422 175)  (422 175)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_7
 (27 15)  (423 175)  (423 175)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_7
 (28 15)  (424 175)  (424 175)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_7
 (29 15)  (425 175)  (425 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 175)  (428 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 175)  (431 175)  routing T_8_10.lc_trk_g0_3 <X> T_8_10.input2_7


LogicTile_9_10

 (3 0)  (441 160)  (441 160)  routing T_9_10.sp12_h_r_0 <X> T_9_10.sp12_v_b_0
 (3 1)  (441 161)  (441 161)  routing T_9_10.sp12_h_r_0 <X> T_9_10.sp12_v_b_0
 (8 4)  (446 164)  (446 164)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_r_4
 (9 4)  (447 164)  (447 164)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_r_4
 (4 8)  (442 168)  (442 168)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_v_b_6
 (10 9)  (448 169)  (448 169)  routing T_9_10.sp4_h_r_2 <X> T_9_10.sp4_v_b_7
 (11 10)  (449 170)  (449 170)  routing T_9_10.sp4_h_r_2 <X> T_9_10.sp4_v_t_45
 (13 10)  (451 170)  (451 170)  routing T_9_10.sp4_h_r_2 <X> T_9_10.sp4_v_t_45
 (12 11)  (450 171)  (450 171)  routing T_9_10.sp4_h_r_2 <X> T_9_10.sp4_v_t_45
 (4 13)  (442 173)  (442 173)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_h_r_9
 (11 14)  (449 174)  (449 174)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_v_t_46
 (9 15)  (447 175)  (447 175)  routing T_9_10.sp4_v_b_2 <X> T_9_10.sp4_v_t_47
 (10 15)  (448 175)  (448 175)  routing T_9_10.sp4_v_b_2 <X> T_9_10.sp4_v_t_47
 (12 15)  (450 175)  (450 175)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_v_t_46


LogicTile_10_10

 (4 0)  (496 160)  (496 160)  routing T_10_10.sp4_h_l_43 <X> T_10_10.sp4_v_b_0
 (6 0)  (498 160)  (498 160)  routing T_10_10.sp4_h_l_43 <X> T_10_10.sp4_v_b_0
 (5 1)  (497 161)  (497 161)  routing T_10_10.sp4_h_l_43 <X> T_10_10.sp4_v_b_0
 (6 10)  (498 170)  (498 170)  routing T_10_10.sp4_h_l_36 <X> T_10_10.sp4_v_t_43
 (12 10)  (504 170)  (504 170)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45
 (11 11)  (503 171)  (503 171)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45
 (13 11)  (505 171)  (505 171)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45
 (11 14)  (503 174)  (503 174)  routing T_10_10.sp4_h_l_43 <X> T_10_10.sp4_v_t_46
 (19 14)  (511 174)  (511 174)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_10

 (14 2)  (560 162)  (560 162)  routing T_11_10.sp4_v_t_1 <X> T_11_10.lc_trk_g0_4
 (14 3)  (560 163)  (560 163)  routing T_11_10.sp4_v_t_1 <X> T_11_10.lc_trk_g0_4
 (16 3)  (562 163)  (562 163)  routing T_11_10.sp4_v_t_1 <X> T_11_10.lc_trk_g0_4
 (17 3)  (563 163)  (563 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 4)  (550 164)  (550 164)  routing T_11_10.sp4_v_t_38 <X> T_11_10.sp4_v_b_3
 (9 5)  (555 165)  (555 165)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_v_b_4
 (31 6)  (577 166)  (577 166)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 166)  (578 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (586 166)  (586 166)  LC_3 Logic Functioning bit
 (41 6)  (587 166)  (587 166)  LC_3 Logic Functioning bit
 (42 6)  (588 166)  (588 166)  LC_3 Logic Functioning bit
 (43 6)  (589 166)  (589 166)  LC_3 Logic Functioning bit
 (47 6)  (593 166)  (593 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (598 166)  (598 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (40 7)  (586 167)  (586 167)  LC_3 Logic Functioning bit
 (41 7)  (587 167)  (587 167)  LC_3 Logic Functioning bit
 (42 7)  (588 167)  (588 167)  LC_3 Logic Functioning bit
 (43 7)  (589 167)  (589 167)  LC_3 Logic Functioning bit
 (6 8)  (552 168)  (552 168)  routing T_11_10.sp4_h_r_1 <X> T_11_10.sp4_v_b_6
 (5 14)  (551 174)  (551 174)  routing T_11_10.sp4_v_t_38 <X> T_11_10.sp4_h_l_44
 (8 14)  (554 174)  (554 174)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_h_l_47
 (9 14)  (555 174)  (555 174)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_h_l_47
 (10 14)  (556 174)  (556 174)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_h_l_47
 (4 15)  (550 175)  (550 175)  routing T_11_10.sp4_v_t_38 <X> T_11_10.sp4_h_l_44
 (6 15)  (552 175)  (552 175)  routing T_11_10.sp4_v_t_38 <X> T_11_10.sp4_h_l_44


LogicTile_12_10

 (5 4)  (605 164)  (605 164)  routing T_12_10.sp4_h_l_37 <X> T_12_10.sp4_h_r_3
 (4 5)  (604 165)  (604 165)  routing T_12_10.sp4_h_l_37 <X> T_12_10.sp4_h_r_3
 (8 7)  (608 167)  (608 167)  routing T_12_10.sp4_h_l_41 <X> T_12_10.sp4_v_t_41
 (12 10)  (612 170)  (612 170)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45
 (11 11)  (611 171)  (611 171)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45
 (13 11)  (613 171)  (613 171)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45


LogicTile_13_10

 (5 0)  (659 160)  (659 160)  routing T_13_10.sp4_h_l_44 <X> T_13_10.sp4_h_r_0
 (4 1)  (658 161)  (658 161)  routing T_13_10.sp4_h_l_44 <X> T_13_10.sp4_h_r_0
 (8 4)  (662 164)  (662 164)  routing T_13_10.sp4_h_l_41 <X> T_13_10.sp4_h_r_4
 (14 5)  (668 165)  (668 165)  routing T_13_10.sp4_r_v_b_24 <X> T_13_10.lc_trk_g1_0
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 166)  (682 166)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 166)  (684 166)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 166)  (685 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (27 7)  (681 167)  (681 167)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 167)  (686 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 167)  (687 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (34 7)  (688 167)  (688 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (35 7)  (689 167)  (689 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (43 7)  (697 167)  (697 167)  LC_3 Logic Functioning bit
 (48 7)  (702 167)  (702 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 10)  (668 170)  (668 170)  routing T_13_10.rgt_op_4 <X> T_13_10.lc_trk_g2_4
 (15 11)  (669 171)  (669 171)  routing T_13_10.rgt_op_4 <X> T_13_10.lc_trk_g2_4
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (25 12)  (679 172)  (679 172)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (22 13)  (676 173)  (676 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (678 173)  (678 173)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (25 13)  (679 173)  (679 173)  routing T_13_10.sp12_v_t_1 <X> T_13_10.lc_trk_g3_2
 (15 14)  (669 174)  (669 174)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g3_5
 (16 14)  (670 174)  (670 174)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g3_5
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_14_10

 (15 0)  (723 160)  (723 160)  routing T_14_10.top_op_1 <X> T_14_10.lc_trk_g0_1
 (17 0)  (725 160)  (725 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (729 160)  (729 160)  routing T_14_10.sp4_h_r_19 <X> T_14_10.lc_trk_g0_3
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 160)  (731 160)  routing T_14_10.sp4_h_r_19 <X> T_14_10.lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.sp4_h_r_19 <X> T_14_10.lc_trk_g0_3
 (18 1)  (726 161)  (726 161)  routing T_14_10.top_op_1 <X> T_14_10.lc_trk_g0_1
 (21 1)  (729 161)  (729 161)  routing T_14_10.sp4_h_r_19 <X> T_14_10.lc_trk_g0_3
 (15 2)  (723 162)  (723 162)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g0_5
 (16 2)  (724 162)  (724 162)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g0_5
 (17 2)  (725 162)  (725 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 162)  (726 162)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g0_5
 (14 4)  (722 164)  (722 164)  routing T_14_10.sp12_h_r_0 <X> T_14_10.lc_trk_g1_0
 (14 5)  (722 165)  (722 165)  routing T_14_10.sp12_h_r_0 <X> T_14_10.lc_trk_g1_0
 (15 5)  (723 165)  (723 165)  routing T_14_10.sp12_h_r_0 <X> T_14_10.lc_trk_g1_0
 (17 5)  (725 165)  (725 165)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (25 6)  (733 166)  (733 166)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (27 6)  (735 166)  (735 166)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 166)  (736 166)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 166)  (741 166)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 167)  (731 167)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (25 7)  (733 167)  (733 167)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (26 7)  (734 167)  (734 167)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 167)  (739 167)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g1_0 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (40 8)  (748 168)  (748 168)  LC_4 Logic Functioning bit
 (42 8)  (750 168)  (750 168)  LC_4 Logic Functioning bit
 (50 8)  (758 168)  (758 168)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (735 169)  (735 169)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 169)  (736 169)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (42 9)  (750 169)  (750 169)  LC_4 Logic Functioning bit
 (11 12)  (719 172)  (719 172)  routing T_14_10.sp4_h_r_6 <X> T_14_10.sp4_v_b_11
 (15 12)  (723 172)  (723 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (16 12)  (724 172)  (724 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (22 12)  (730 172)  (730 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 172)  (731 172)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (24 12)  (732 172)  (732 172)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 172)  (735 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 172)  (738 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 172)  (739 172)  routing T_14_10.lc_trk_g0_5 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (21 13)  (729 173)  (729 173)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (26 13)  (734 173)  (734 173)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 173)  (735 173)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 173)  (736 173)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 173)  (738 173)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (21 14)  (729 174)  (729 174)  routing T_14_10.sp4_v_t_26 <X> T_14_10.lc_trk_g3_7
 (22 14)  (730 174)  (730 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 174)  (731 174)  routing T_14_10.sp4_v_t_26 <X> T_14_10.lc_trk_g3_7
 (21 15)  (729 175)  (729 175)  routing T_14_10.sp4_v_t_26 <X> T_14_10.lc_trk_g3_7


LogicTile_15_10

 (17 0)  (779 160)  (779 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (783 160)  (783 160)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 160)  (788 160)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 160)  (797 160)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.input_2_0
 (43 0)  (805 160)  (805 160)  LC_0 Logic Functioning bit
 (27 1)  (789 161)  (789 161)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 161)  (790 161)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 161)  (793 161)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 161)  (794 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 161)  (795 161)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.input_2_0
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 162)  (770 162)  routing T_15_10.sp4_h_r_1 <X> T_15_10.sp4_h_l_36
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 162)  (792 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 162)  (795 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 162)  (796 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (50 2)  (812 162)  (812 162)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 163)  (776 163)  routing T_15_10.sp4_h_r_4 <X> T_15_10.lc_trk_g0_4
 (15 3)  (777 163)  (777 163)  routing T_15_10.sp4_h_r_4 <X> T_15_10.lc_trk_g0_4
 (16 3)  (778 163)  (778 163)  routing T_15_10.sp4_h_r_4 <X> T_15_10.lc_trk_g0_4
 (17 3)  (779 163)  (779 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (789 163)  (789 163)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 163)  (790 163)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 163)  (791 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 163)  (792 163)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (10 4)  (772 164)  (772 164)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_h_r_4
 (21 4)  (783 164)  (783 164)  routing T_15_10.sp4_h_r_19 <X> T_15_10.lc_trk_g1_3
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 164)  (785 164)  routing T_15_10.sp4_h_r_19 <X> T_15_10.lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.sp4_h_r_19 <X> T_15_10.lc_trk_g1_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (43 4)  (805 164)  (805 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (47 4)  (809 164)  (809 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (812 164)  (812 164)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 165)  (783 165)  routing T_15_10.sp4_h_r_19 <X> T_15_10.lc_trk_g1_3
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (51 5)  (813 165)  (813 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (788 166)  (788 166)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 166)  (795 166)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 166)  (799 166)  LC_3 Logic Functioning bit
 (39 6)  (801 166)  (801 166)  LC_3 Logic Functioning bit
 (40 6)  (802 166)  (802 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (8 7)  (770 167)  (770 167)  routing T_15_10.sp4_h_r_4 <X> T_15_10.sp4_v_t_41
 (9 7)  (771 167)  (771 167)  routing T_15_10.sp4_h_r_4 <X> T_15_10.sp4_v_t_41
 (26 7)  (788 167)  (788 167)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 167)  (789 167)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 167)  (790 167)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 167)  (792 167)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (38 7)  (800 167)  (800 167)  LC_3 Logic Functioning bit
 (14 8)  (776 168)  (776 168)  routing T_15_10.wire_logic_cluster/lc_0/out <X> T_15_10.lc_trk_g2_0
 (15 8)  (777 168)  (777 168)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g2_1
 (16 8)  (778 168)  (778 168)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (17 9)  (779 169)  (779 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (25 10)  (787 170)  (787 170)  routing T_15_10.bnl_op_6 <X> T_15_10.lc_trk_g2_6
 (15 11)  (777 171)  (777 171)  routing T_15_10.tnr_op_4 <X> T_15_10.lc_trk_g2_4
 (17 11)  (779 171)  (779 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 171)  (787 171)  routing T_15_10.bnl_op_6 <X> T_15_10.lc_trk_g2_6
 (15 12)  (777 172)  (777 172)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g3_1
 (16 12)  (778 172)  (778 172)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g3_1
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (787 172)  (787 172)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g3_2
 (15 13)  (777 173)  (777 173)  routing T_15_10.sp4_v_t_29 <X> T_15_10.lc_trk_g3_0
 (16 13)  (778 173)  (778 173)  routing T_15_10.sp4_v_t_29 <X> T_15_10.lc_trk_g3_0
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 174)  (777 174)  routing T_15_10.tnr_op_5 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (783 174)  (783 174)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g3_7
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 174)  (789 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 174)  (790 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 174)  (795 174)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (41 14)  (803 174)  (803 174)  LC_7 Logic Functioning bit
 (43 14)  (805 174)  (805 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (52 14)  (814 174)  (814 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 175)  (784 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 175)  (785 175)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g3_6
 (24 15)  (786 175)  (786 175)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g3_6
 (27 15)  (789 175)  (789 175)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 175)  (790 175)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 175)  (791 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 175)  (792 175)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 175)  (794 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 175)  (795 175)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.input_2_7
 (36 15)  (798 175)  (798 175)  LC_7 Logic Functioning bit
 (37 15)  (799 175)  (799 175)  LC_7 Logic Functioning bit
 (38 15)  (800 175)  (800 175)  LC_7 Logic Functioning bit
 (41 15)  (803 175)  (803 175)  LC_7 Logic Functioning bit
 (43 15)  (805 175)  (805 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (15 7)  (831 167)  (831 167)  routing T_16_10.sp4_v_t_9 <X> T_16_10.lc_trk_g1_4
 (16 7)  (832 167)  (832 167)  routing T_16_10.sp4_v_t_9 <X> T_16_10.lc_trk_g1_4
 (17 7)  (833 167)  (833 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 12)  (831 172)  (831 172)  routing T_16_10.sp4_h_r_41 <X> T_16_10.lc_trk_g3_1
 (16 12)  (832 172)  (832 172)  routing T_16_10.sp4_h_r_41 <X> T_16_10.lc_trk_g3_1
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.sp4_h_r_41 <X> T_16_10.lc_trk_g3_1
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (834 173)  (834 173)  routing T_16_10.sp4_h_r_41 <X> T_16_10.lc_trk_g3_1
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_r_v_b_43 <X> T_16_10.lc_trk_g3_3
 (5 14)  (821 174)  (821 174)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (26 14)  (842 174)  (842 174)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (3 15)  (819 175)  (819 175)  routing T_16_10.sp12_h_l_22 <X> T_16_10.sp12_v_t_22
 (4 15)  (820 175)  (820 175)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (6 15)  (822 175)  (822 175)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (27 15)  (843 175)  (843 175)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (4 0)  (878 160)  (878 160)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_v_b_0
 (22 1)  (896 161)  (896 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 161)  (898 161)  routing T_17_10.top_op_2 <X> T_17_10.lc_trk_g0_2
 (25 1)  (899 161)  (899 161)  routing T_17_10.top_op_2 <X> T_17_10.lc_trk_g0_2
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (878 164)  (878 164)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_v_b_3
 (6 4)  (880 164)  (880 164)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_v_b_3
 (21 4)  (895 164)  (895 164)  routing T_17_10.wire_logic_cluster/lc_3/out <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (901 166)  (901 166)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 166)  (902 166)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 166)  (904 166)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 166)  (910 166)  LC_3 Logic Functioning bit
 (37 6)  (911 166)  (911 166)  LC_3 Logic Functioning bit
 (38 6)  (912 166)  (912 166)  LC_3 Logic Functioning bit
 (39 6)  (913 166)  (913 166)  LC_3 Logic Functioning bit
 (40 6)  (914 166)  (914 166)  LC_3 Logic Functioning bit
 (42 6)  (916 166)  (916 166)  LC_3 Logic Functioning bit
 (45 6)  (919 166)  (919 166)  LC_3 Logic Functioning bit
 (30 7)  (904 167)  (904 167)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 167)  (905 167)  routing T_17_10.lc_trk_g0_2 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 167)  (910 167)  LC_3 Logic Functioning bit
 (37 7)  (911 167)  (911 167)  LC_3 Logic Functioning bit
 (38 7)  (912 167)  (912 167)  LC_3 Logic Functioning bit
 (39 7)  (913 167)  (913 167)  LC_3 Logic Functioning bit
 (40 7)  (914 167)  (914 167)  LC_3 Logic Functioning bit
 (42 7)  (916 167)  (916 167)  LC_3 Logic Functioning bit
 (5 10)  (879 170)  (879 170)  routing T_17_10.sp4_v_b_6 <X> T_17_10.sp4_h_l_43
 (21 10)  (895 170)  (895 170)  routing T_17_10.wire_logic_cluster/lc_7/out <X> T_17_10.lc_trk_g2_7
 (22 10)  (896 170)  (896 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 170)  (899 170)  routing T_17_10.wire_logic_cluster/lc_6/out <X> T_17_10.lc_trk_g2_6
 (27 10)  (901 170)  (901 170)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 170)  (902 170)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 170)  (905 170)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (40 10)  (914 170)  (914 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (45 10)  (919 170)  (919 170)  LC_5 Logic Functioning bit
 (3 11)  (877 171)  (877 171)  routing T_17_10.sp12_v_b_1 <X> T_17_10.sp12_h_l_22
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (904 171)  (904 171)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 171)  (905 171)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (37 11)  (911 171)  (911 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (26 12)  (900 172)  (900 172)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (40 12)  (914 172)  (914 172)  LC_6 Logic Functioning bit
 (42 12)  (916 172)  (916 172)  LC_6 Logic Functioning bit
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 173)  (901 173)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 173)  (905 173)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (43 13)  (917 173)  (917 173)  LC_6 Logic Functioning bit
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 174)  (897 174)  routing T_17_10.sp4_v_b_47 <X> T_17_10.lc_trk_g3_7
 (24 14)  (898 174)  (898 174)  routing T_17_10.sp4_v_b_47 <X> T_17_10.lc_trk_g3_7
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 174)  (904 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 174)  (908 174)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 174)  (910 174)  LC_7 Logic Functioning bit
 (37 14)  (911 174)  (911 174)  LC_7 Logic Functioning bit
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (39 14)  (913 174)  (913 174)  LC_7 Logic Functioning bit
 (40 14)  (914 174)  (914 174)  LC_7 Logic Functioning bit
 (42 14)  (916 174)  (916 174)  LC_7 Logic Functioning bit
 (45 14)  (919 174)  (919 174)  LC_7 Logic Functioning bit
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 175)  (910 175)  LC_7 Logic Functioning bit
 (37 15)  (911 175)  (911 175)  LC_7 Logic Functioning bit
 (38 15)  (912 175)  (912 175)  LC_7 Logic Functioning bit
 (39 15)  (913 175)  (913 175)  LC_7 Logic Functioning bit
 (40 15)  (914 175)  (914 175)  LC_7 Logic Functioning bit
 (42 15)  (916 175)  (916 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (31 0)  (959 160)  (959 160)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (40 0)  (968 160)  (968 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (13 1)  (941 161)  (941 161)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_r_2
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (43 1)  (971 161)  (971 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 162)  (943 162)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g0_5
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 162)  (946 162)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g0_5
 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (4 6)  (932 166)  (932 166)  routing T_18_10.sp4_v_b_7 <X> T_18_10.sp4_v_t_38
 (6 6)  (934 166)  (934 166)  routing T_18_10.sp4_v_b_7 <X> T_18_10.sp4_v_t_38
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (5 10)  (933 170)  (933 170)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_l_43
 (25 10)  (953 170)  (953 170)  routing T_18_10.sp4_v_b_38 <X> T_18_10.lc_trk_g2_6
 (6 11)  (934 171)  (934 171)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_l_43
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 171)  (951 171)  routing T_18_10.sp4_v_b_38 <X> T_18_10.lc_trk_g2_6
 (25 11)  (953 171)  (953 171)  routing T_18_10.sp4_v_b_38 <X> T_18_10.lc_trk_g2_6


LogicTile_19_10

 (3 2)  (985 162)  (985 162)  routing T_19_10.sp12_v_t_23 <X> T_19_10.sp12_h_l_23
 (8 2)  (990 162)  (990 162)  routing T_19_10.sp4_v_t_42 <X> T_19_10.sp4_h_l_36
 (9 2)  (991 162)  (991 162)  routing T_19_10.sp4_v_t_42 <X> T_19_10.sp4_h_l_36
 (10 2)  (992 162)  (992 162)  routing T_19_10.sp4_v_t_42 <X> T_19_10.sp4_h_l_36
 (3 4)  (985 164)  (985 164)  routing T_19_10.sp12_v_t_23 <X> T_19_10.sp12_h_r_0
 (3 10)  (985 170)  (985 170)  routing T_19_10.sp12_v_t_22 <X> T_19_10.sp12_h_l_22
 (3 12)  (985 172)  (985 172)  routing T_19_10.sp12_v_t_22 <X> T_19_10.sp12_h_r_1


LogicTile_22_10

 (11 1)  (1155 161)  (1155 161)  routing T_22_10.sp4_h_l_39 <X> T_22_10.sp4_h_r_2
 (3 6)  (1147 166)  (1147 166)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (3 7)  (1147 167)  (1147 167)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23


LogicTile_23_10

 (4 1)  (1202 161)  (1202 161)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_h_r_0
 (8 1)  (1206 161)  (1206 161)  routing T_23_10.sp4_v_t_47 <X> T_23_10.sp4_v_b_1
 (10 1)  (1208 161)  (1208 161)  routing T_23_10.sp4_v_t_47 <X> T_23_10.sp4_v_b_1
 (4 4)  (1202 164)  (1202 164)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_v_b_3
 (6 4)  (1204 164)  (1204 164)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_v_b_3
 (10 4)  (1208 164)  (1208 164)  routing T_23_10.sp4_v_t_46 <X> T_23_10.sp4_h_r_4
 (4 5)  (1202 165)  (1202 165)  routing T_23_10.sp4_v_t_47 <X> T_23_10.sp4_h_r_3
 (6 8)  (1204 168)  (1204 168)  routing T_23_10.sp4_v_t_38 <X> T_23_10.sp4_v_b_6
 (5 9)  (1203 169)  (1203 169)  routing T_23_10.sp4_v_t_38 <X> T_23_10.sp4_v_b_6
 (9 9)  (1207 169)  (1207 169)  routing T_23_10.sp4_v_t_46 <X> T_23_10.sp4_v_b_7
 (10 9)  (1208 169)  (1208 169)  routing T_23_10.sp4_v_t_46 <X> T_23_10.sp4_v_b_7
 (13 9)  (1211 169)  (1211 169)  routing T_23_10.sp4_v_t_38 <X> T_23_10.sp4_h_r_8
 (5 12)  (1203 172)  (1203 172)  routing T_23_10.sp4_v_t_44 <X> T_23_10.sp4_h_r_9


LogicTile_24_10

 (5 12)  (1257 172)  (1257 172)  routing T_24_10.sp4_v_b_9 <X> T_24_10.sp4_h_r_9
 (6 13)  (1258 173)  (1258 173)  routing T_24_10.sp4_v_b_9 <X> T_24_10.sp4_h_r_9


RAM_Tile_25_10

 (4 0)  (1310 160)  (1310 160)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_0
 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (1334 161)  (1334 161)  routing T_25_10.lc_trk_g2_0 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 162)  (1320 162)  routing T_25_10.sp4_h_r_20 <X> T_25_10.lc_trk_g0_4
 (19 2)  (1325 162)  (1325 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 163)  (1320 163)  routing T_25_10.sp4_h_r_20 <X> T_25_10.lc_trk_g0_4
 (15 3)  (1321 163)  (1321 163)  routing T_25_10.sp4_h_r_20 <X> T_25_10.lc_trk_g0_4
 (16 3)  (1322 163)  (1322 163)  routing T_25_10.sp4_h_r_20 <X> T_25_10.lc_trk_g0_4
 (17 3)  (1323 163)  (1323 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (27 3)  (1333 163)  (1333 163)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.input0_1
 (28 3)  (1334 163)  (1334 163)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 164)  (1332 164)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (0 5)  (1306 165)  (1306 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (26 5)  (1332 165)  (1332 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (27 5)  (1333 165)  (1333 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (28 5)  (1334 165)  (1334 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (4 6)  (1310 166)  (1310 166)  routing T_25_10.sp4_h_r_9 <X> T_25_10.sp4_v_t_38
 (6 6)  (1312 166)  (1312 166)  routing T_25_10.sp4_h_r_9 <X> T_25_10.sp4_v_t_38
 (16 6)  (1322 166)  (1322 166)  routing T_25_10.sp12_h_r_13 <X> T_25_10.lc_trk_g1_5
 (17 6)  (1323 166)  (1323 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (1332 166)  (1332 166)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_3
 (5 7)  (1311 167)  (1311 167)  routing T_25_10.sp4_h_r_9 <X> T_25_10.sp4_v_t_38
 (16 7)  (1322 167)  (1322 167)  routing T_25_10.sp12_h_r_12 <X> T_25_10.lc_trk_g1_4
 (17 7)  (1323 167)  (1323 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 167)  (1332 167)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_3
 (27 7)  (1333 167)  (1333 167)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_3
 (28 7)  (1334 167)  (1334 167)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (4 8)  (1310 168)  (1310 168)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_6
 (6 8)  (1312 168)  (1312 168)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_6
 (14 8)  (1320 168)  (1320 168)  routing T_25_10.sp4_h_l_21 <X> T_25_10.lc_trk_g2_0
 (15 8)  (1321 168)  (1321 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (16 8)  (1322 168)  (1322 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (17 8)  (1323 168)  (1323 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 168)  (1324 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g2_3
 (26 8)  (1332 168)  (1332 168)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.input0_4
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (15 9)  (1321 169)  (1321 169)  routing T_25_10.sp4_h_l_21 <X> T_25_10.lc_trk_g2_0
 (16 9)  (1322 169)  (1322 169)  routing T_25_10.sp4_h_l_21 <X> T_25_10.lc_trk_g2_0
 (17 9)  (1323 169)  (1323 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g2_3
 (28 9)  (1334 169)  (1334 169)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (21 10)  (1327 170)  (1327 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (24 10)  (1330 170)  (1330 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g2_4
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (1334 171)  (1334 171)  routing T_25_10.lc_trk_g2_1 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 171)  (1339 171)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input2_5
 (35 11)  (1341 171)  (1341 171)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input2_5
 (22 12)  (1328 172)  (1328 172)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1330 172)  (1330 172)  routing T_25_10.tnl_op_3 <X> T_25_10.lc_trk_g3_3
 (26 12)  (1332 172)  (1332 172)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.input0_6
 (35 12)  (1341 172)  (1341 172)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input2_6
 (14 13)  (1320 173)  (1320 173)  routing T_25_10.sp4_h_l_13 <X> T_25_10.lc_trk_g3_0
 (15 13)  (1321 173)  (1321 173)  routing T_25_10.sp4_h_l_13 <X> T_25_10.lc_trk_g3_0
 (16 13)  (1322 173)  (1322 173)  routing T_25_10.sp4_h_l_13 <X> T_25_10.lc_trk_g3_0
 (17 13)  (1323 173)  (1323 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (21 13)  (1327 173)  (1327 173)  routing T_25_10.tnl_op_3 <X> T_25_10.lc_trk_g3_3
 (22 13)  (1328 173)  (1328 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 173)  (1331 173)  routing T_25_10.sp4_r_v_b_42 <X> T_25_10.lc_trk_g3_2
 (27 13)  (1333 173)  (1333 173)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 173)  (1339 173)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input2_6
 (34 13)  (1340 173)  (1340 173)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input2_6
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (4 14)  (1310 174)  (1310 174)  routing T_25_10.sp4_h_r_9 <X> T_25_10.sp4_v_t_44
 (15 14)  (1321 174)  (1321 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (21 14)  (1327 174)  (1327 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (22 14)  (1328 174)  (1328 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 174)  (1329 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (25 14)  (1331 174)  (1331 174)  routing T_25_10.sp4_v_b_38 <X> T_25_10.lc_trk_g3_6
 (35 14)  (1341 174)  (1341 174)  routing T_25_10.lc_trk_g1_4 <X> T_25_10.input2_7
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g0_4 <X> T_25_10.wire_bram/ram/WE
 (5 15)  (1311 175)  (1311 175)  routing T_25_10.sp4_h_r_9 <X> T_25_10.sp4_v_t_44
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (21 15)  (1327 175)  (1327 175)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (22 15)  (1328 175)  (1328 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1329 175)  (1329 175)  routing T_25_10.sp4_v_b_38 <X> T_25_10.lc_trk_g3_6
 (25 15)  (1331 175)  (1331 175)  routing T_25_10.sp4_v_b_38 <X> T_25_10.lc_trk_g3_6
 (26 15)  (1332 175)  (1332 175)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_7
 (27 15)  (1333 175)  (1333 175)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_7
 (28 15)  (1334 175)  (1334 175)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_7
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 175)  (1340 175)  routing T_25_10.lc_trk_g1_4 <X> T_25_10.input2_7


LogicTile_26_10

 (11 0)  (1359 160)  (1359 160)  routing T_26_10.sp4_h_l_45 <X> T_26_10.sp4_v_b_2
 (13 0)  (1361 160)  (1361 160)  routing T_26_10.sp4_h_l_45 <X> T_26_10.sp4_v_b_2
 (22 0)  (1370 160)  (1370 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1371 160)  (1371 160)  routing T_26_10.sp4_v_b_19 <X> T_26_10.lc_trk_g0_3
 (24 0)  (1372 160)  (1372 160)  routing T_26_10.sp4_v_b_19 <X> T_26_10.lc_trk_g0_3
 (12 1)  (1360 161)  (1360 161)  routing T_26_10.sp4_h_l_45 <X> T_26_10.sp4_v_b_2
 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (6 8)  (1354 168)  (1354 168)  routing T_26_10.sp4_v_t_38 <X> T_26_10.sp4_v_b_6
 (27 8)  (1375 168)  (1375 168)  routing T_26_10.lc_trk_g3_0 <X> T_26_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 168)  (1376 168)  routing T_26_10.lc_trk_g3_0 <X> T_26_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 168)  (1377 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 168)  (1380 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 168)  (1384 168)  LC_4 Logic Functioning bit
 (38 8)  (1386 168)  (1386 168)  LC_4 Logic Functioning bit
 (41 8)  (1389 168)  (1389 168)  LC_4 Logic Functioning bit
 (43 8)  (1391 168)  (1391 168)  LC_4 Logic Functioning bit
 (47 8)  (1395 168)  (1395 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (1353 169)  (1353 169)  routing T_26_10.sp4_v_t_38 <X> T_26_10.sp4_v_b_6
 (27 9)  (1375 169)  (1375 169)  routing T_26_10.lc_trk_g3_1 <X> T_26_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1376 169)  (1376 169)  routing T_26_10.lc_trk_g3_1 <X> T_26_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 169)  (1377 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1379 169)  (1379 169)  routing T_26_10.lc_trk_g0_3 <X> T_26_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (1385 169)  (1385 169)  LC_4 Logic Functioning bit
 (39 9)  (1387 169)  (1387 169)  LC_4 Logic Functioning bit
 (41 9)  (1389 169)  (1389 169)  LC_4 Logic Functioning bit
 (43 9)  (1391 169)  (1391 169)  LC_4 Logic Functioning bit
 (12 10)  (1360 170)  (1360 170)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (13 10)  (1361 170)  (1361 170)  routing T_26_10.sp4_v_b_8 <X> T_26_10.sp4_v_t_45
 (11 11)  (1359 171)  (1359 171)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (13 11)  (1361 171)  (1361 171)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (14 12)  (1362 172)  (1362 172)  routing T_26_10.sp4_v_b_24 <X> T_26_10.lc_trk_g3_0
 (16 12)  (1364 172)  (1364 172)  routing T_26_10.sp4_v_b_33 <X> T_26_10.lc_trk_g3_1
 (17 12)  (1365 172)  (1365 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1366 172)  (1366 172)  routing T_26_10.sp4_v_b_33 <X> T_26_10.lc_trk_g3_1
 (16 13)  (1364 173)  (1364 173)  routing T_26_10.sp4_v_b_24 <X> T_26_10.lc_trk_g3_0
 (17 13)  (1365 173)  (1365 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1366 173)  (1366 173)  routing T_26_10.sp4_v_b_33 <X> T_26_10.lc_trk_g3_1


LogicTile_29_10

 (6 15)  (1516 175)  (1516 175)  routing T_29_10.sp4_h_r_9 <X> T_29_10.sp4_h_l_44


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (0 11)  (1726 171)  (1726 171)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9

 (25 0)  (43 144)  (43 144)  routing T_1_9.sp4_h_r_10 <X> T_1_9.lc_trk_g0_2
 (22 1)  (40 145)  (40 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 145)  (41 145)  routing T_1_9.sp4_h_r_10 <X> T_1_9.lc_trk_g0_2
 (24 1)  (42 145)  (42 145)  routing T_1_9.sp4_h_r_10 <X> T_1_9.lc_trk_g0_2
 (25 4)  (43 148)  (43 148)  routing T_1_9.sp4_h_l_7 <X> T_1_9.lc_trk_g1_2
 (22 5)  (40 149)  (40 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (41 149)  (41 149)  routing T_1_9.sp4_h_l_7 <X> T_1_9.lc_trk_g1_2
 (24 5)  (42 149)  (42 149)  routing T_1_9.sp4_h_l_7 <X> T_1_9.lc_trk_g1_2
 (25 5)  (43 149)  (43 149)  routing T_1_9.sp4_h_l_7 <X> T_1_9.lc_trk_g1_2
 (14 6)  (32 150)  (32 150)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (25 6)  (43 150)  (43 150)  routing T_1_9.sp4_h_r_14 <X> T_1_9.lc_trk_g1_6
 (15 7)  (33 151)  (33 151)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (16 7)  (34 151)  (34 151)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (17 7)  (35 151)  (35 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (40 151)  (40 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (41 151)  (41 151)  routing T_1_9.sp4_h_r_14 <X> T_1_9.lc_trk_g1_6
 (24 7)  (42 151)  (42 151)  routing T_1_9.sp4_h_r_14 <X> T_1_9.lc_trk_g1_6
 (7 9)  (25 153)  (25 153)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (33 153)  (33 153)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g2_0
 (17 9)  (35 153)  (35 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 153)  (42 153)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g2_2
 (7 10)  (25 154)  (25 154)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (29 154)  (29 154)  routing T_1_9.sp4_h_r_2 <X> T_1_9.sp4_v_t_45
 (13 10)  (31 154)  (31 154)  routing T_1_9.sp4_h_r_2 <X> T_1_9.sp4_v_t_45
 (12 11)  (30 155)  (30 155)  routing T_1_9.sp4_h_r_2 <X> T_1_9.sp4_v_t_45
 (14 12)  (32 156)  (32 156)  routing T_1_9.rgt_op_0 <X> T_1_9.lc_trk_g3_0
 (27 12)  (45 156)  (45 156)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 156)  (47 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 156)  (48 156)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 156)  (49 156)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 156)  (50 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 156)  (52 156)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 156)  (58 156)  LC_6 Logic Functioning bit
 (41 12)  (59 156)  (59 156)  LC_6 Logic Functioning bit
 (42 12)  (60 156)  (60 156)  LC_6 Logic Functioning bit
 (43 12)  (61 156)  (61 156)  LC_6 Logic Functioning bit
 (51 12)  (69 156)  (69 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (33 157)  (33 157)  routing T_1_9.rgt_op_0 <X> T_1_9.lc_trk_g3_0
 (17 13)  (35 157)  (35 157)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (44 157)  (44 157)  routing T_1_9.lc_trk_g0_2 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 157)  (48 157)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 157)  (54 157)  LC_6 Logic Functioning bit
 (37 13)  (55 157)  (55 157)  LC_6 Logic Functioning bit
 (38 13)  (56 157)  (56 157)  LC_6 Logic Functioning bit
 (39 13)  (57 157)  (57 157)  LC_6 Logic Functioning bit
 (28 14)  (46 158)  (46 158)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 158)  (47 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 158)  (50 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 158)  (51 158)  routing T_1_9.lc_trk_g2_0 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (38 14)  (56 158)  (56 158)  LC_7 Logic Functioning bit
 (39 14)  (57 158)  (57 158)  LC_7 Logic Functioning bit
 (46 14)  (64 158)  (64 158)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (69 158)  (69 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (25 159)  (25 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (26 159)  (26 159)  routing T_1_9.sp4_h_r_10 <X> T_1_9.sp4_v_t_47
 (9 15)  (27 159)  (27 159)  routing T_1_9.sp4_h_r_10 <X> T_1_9.sp4_v_t_47
 (26 15)  (44 159)  (44 159)  routing T_1_9.lc_trk_g1_2 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 159)  (45 159)  routing T_1_9.lc_trk_g1_2 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 159)  (47 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 159)  (48 159)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 159)  (50 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (51 159)  (51 159)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_7
 (34 15)  (52 159)  (52 159)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_7
 (36 15)  (54 159)  (54 159)  LC_7 Logic Functioning bit
 (37 15)  (55 159)  (55 159)  LC_7 Logic Functioning bit
 (38 15)  (56 159)  (56 159)  LC_7 Logic Functioning bit
 (39 15)  (57 159)  (57 159)  LC_7 Logic Functioning bit
 (52 15)  (70 159)  (70 159)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_9

 (3 0)  (75 144)  (75 144)  routing T_2_9.sp12_h_r_0 <X> T_2_9.sp12_v_b_0
 (21 0)  (93 144)  (93 144)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g0_3
 (22 0)  (94 144)  (94 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 144)  (97 144)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g0_2
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 144)  (104 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 144)  (105 144)  routing T_2_9.lc_trk_g2_3 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 144)  (109 144)  LC_0 Logic Functioning bit
 (38 0)  (110 144)  (110 144)  LC_0 Logic Functioning bit
 (40 0)  (112 144)  (112 144)  LC_0 Logic Functioning bit
 (42 0)  (114 144)  (114 144)  LC_0 Logic Functioning bit
 (3 1)  (75 145)  (75 145)  routing T_2_9.sp12_h_r_0 <X> T_2_9.sp12_v_b_0
 (22 1)  (94 145)  (94 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 145)  (98 145)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 145)  (101 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 145)  (102 145)  routing T_2_9.lc_trk_g0_3 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 145)  (103 145)  routing T_2_9.lc_trk_g2_3 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (105 145)  (105 145)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.input_2_0
 (34 1)  (106 145)  (106 145)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.input_2_0
 (39 1)  (111 145)  (111 145)  LC_0 Logic Functioning bit
 (53 1)  (125 145)  (125 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 146)  (72 146)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (1 2)  (73 146)  (73 146)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (84 146)  (84 146)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_h_l_39
 (25 2)  (97 146)  (97 146)  routing T_2_9.wire_logic_cluster/lc_6/out <X> T_2_9.lc_trk_g0_6
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (38 2)  (110 146)  (110 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (43 2)  (115 146)  (115 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (12 3)  (84 147)  (84 147)  routing T_2_9.sp4_h_l_39 <X> T_2_9.sp4_v_t_39
 (13 3)  (85 147)  (85 147)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_h_l_39
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (100 147)  (100 147)  routing T_2_9.lc_trk_g2_1 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 147)  (101 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (39 3)  (111 147)  (111 147)  LC_1 Logic Functioning bit
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (1 4)  (73 148)  (73 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (10 4)  (82 148)  (82 148)  routing T_2_9.sp4_v_t_46 <X> T_2_9.sp4_h_r_4
 (26 4)  (98 148)  (98 148)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (41 4)  (113 148)  (113 148)  LC_2 Logic Functioning bit
 (43 4)  (115 148)  (115 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (0 5)  (72 149)  (72 149)  routing T_2_9.glb_netwk_3 <X> T_2_9.wire_logic_cluster/lc_7/cen
 (26 5)  (98 149)  (98 149)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 149)  (99 149)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 149)  (100 149)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 149)  (101 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 149)  (109 149)  LC_2 Logic Functioning bit
 (39 5)  (111 149)  (111 149)  LC_2 Logic Functioning bit
 (40 5)  (112 149)  (112 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (11 6)  (83 150)  (83 150)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_v_t_40
 (13 6)  (85 150)  (85 150)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_v_t_40
 (21 6)  (93 150)  (93 150)  routing T_2_9.wire_logic_cluster/lc_7/out <X> T_2_9.lc_trk_g1_7
 (22 6)  (94 150)  (94 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (103 150)  (103 150)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 150)  (105 150)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (45 6)  (117 150)  (117 150)  LC_3 Logic Functioning bit
 (10 7)  (82 151)  (82 151)  routing T_2_9.sp4_h_l_46 <X> T_2_9.sp4_v_t_41
 (12 7)  (84 151)  (84 151)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_v_t_40
 (31 7)  (103 151)  (103 151)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 151)  (108 151)  LC_3 Logic Functioning bit
 (37 7)  (109 151)  (109 151)  LC_3 Logic Functioning bit
 (38 7)  (110 151)  (110 151)  LC_3 Logic Functioning bit
 (39 7)  (111 151)  (111 151)  LC_3 Logic Functioning bit
 (53 7)  (125 151)  (125 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (87 152)  (87 152)  routing T_2_9.tnr_op_1 <X> T_2_9.lc_trk_g2_1
 (17 8)  (89 152)  (89 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (94 152)  (94 152)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (96 152)  (96 152)  routing T_2_9.tnr_op_3 <X> T_2_9.lc_trk_g2_3
 (26 8)  (98 152)  (98 152)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 152)  (107 152)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (41 8)  (113 152)  (113 152)  LC_4 Logic Functioning bit
 (7 9)  (79 153)  (79 153)  Column buffer control bit: LH_colbuf_cntl_0

 (9 9)  (81 153)  (81 153)  routing T_2_9.sp4_v_t_42 <X> T_2_9.sp4_v_b_7
 (26 9)  (98 153)  (98 153)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 153)  (101 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 153)  (103 153)  routing T_2_9.lc_trk_g0_3 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 153)  (104 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (106 153)  (106 153)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (35 9)  (107 153)  (107 153)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (42 9)  (114 153)  (114 153)  LC_4 Logic Functioning bit
 (53 9)  (125 153)  (125 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (79 154)  (79 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (86 154)  (86 154)  routing T_2_9.rgt_op_4 <X> T_2_9.lc_trk_g2_4
 (17 10)  (89 154)  (89 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 154)  (90 154)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g2_5
 (25 10)  (97 154)  (97 154)  routing T_2_9.rgt_op_6 <X> T_2_9.lc_trk_g2_6
 (31 10)  (103 154)  (103 154)  routing T_2_9.lc_trk_g2_4 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 154)  (105 154)  routing T_2_9.lc_trk_g2_4 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (15 11)  (87 155)  (87 155)  routing T_2_9.rgt_op_4 <X> T_2_9.lc_trk_g2_4
 (17 11)  (89 155)  (89 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (94 155)  (94 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (96 155)  (96 155)  routing T_2_9.rgt_op_6 <X> T_2_9.lc_trk_g2_6
 (36 11)  (108 155)  (108 155)  LC_5 Logic Functioning bit
 (37 11)  (109 155)  (109 155)  LC_5 Logic Functioning bit
 (38 11)  (110 155)  (110 155)  LC_5 Logic Functioning bit
 (39 11)  (111 155)  (111 155)  LC_5 Logic Functioning bit
 (53 11)  (125 155)  (125 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 156)  (105 156)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 156)  (106 156)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (37 12)  (109 156)  (109 156)  LC_6 Logic Functioning bit
 (38 12)  (110 156)  (110 156)  LC_6 Logic Functioning bit
 (39 12)  (111 156)  (111 156)  LC_6 Logic Functioning bit
 (45 12)  (117 156)  (117 156)  LC_6 Logic Functioning bit
 (15 13)  (87 157)  (87 157)  routing T_2_9.tnr_op_0 <X> T_2_9.lc_trk_g3_0
 (17 13)  (89 157)  (89 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (36 13)  (108 157)  (108 157)  LC_6 Logic Functioning bit
 (37 13)  (109 157)  (109 157)  LC_6 Logic Functioning bit
 (38 13)  (110 157)  (110 157)  LC_6 Logic Functioning bit
 (39 13)  (111 157)  (111 157)  LC_6 Logic Functioning bit
 (53 13)  (125 157)  (125 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 158)  (87 158)  routing T_2_9.rgt_op_5 <X> T_2_9.lc_trk_g3_5
 (17 14)  (89 158)  (89 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 158)  (90 158)  routing T_2_9.rgt_op_5 <X> T_2_9.lc_trk_g3_5
 (21 14)  (93 158)  (93 158)  routing T_2_9.rgt_op_7 <X> T_2_9.lc_trk_g3_7
 (22 14)  (94 158)  (94 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (96 158)  (96 158)  routing T_2_9.rgt_op_7 <X> T_2_9.lc_trk_g3_7
 (31 14)  (103 158)  (103 158)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 158)  (105 158)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 158)  (106 158)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (39 14)  (111 158)  (111 158)  LC_7 Logic Functioning bit
 (45 14)  (117 158)  (117 158)  LC_7 Logic Functioning bit
 (51 14)  (123 158)  (123 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (79 159)  (79 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (83 159)  (83 159)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_h_l_46
 (36 15)  (108 159)  (108 159)  LC_7 Logic Functioning bit
 (37 15)  (109 159)  (109 159)  LC_7 Logic Functioning bit
 (38 15)  (110 159)  (110 159)  LC_7 Logic Functioning bit
 (39 15)  (111 159)  (111 159)  LC_7 Logic Functioning bit


LogicTile_3_9

 (26 0)  (152 144)  (152 144)  routing T_3_9.lc_trk_g0_4 <X> T_3_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 144)  (153 144)  routing T_3_9.lc_trk_g1_0 <X> T_3_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 144)  (155 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 144)  (157 144)  routing T_3_9.lc_trk_g2_7 <X> T_3_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 144)  (158 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 144)  (159 144)  routing T_3_9.lc_trk_g2_7 <X> T_3_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 144)  (161 144)  routing T_3_9.lc_trk_g3_7 <X> T_3_9.input_2_0
 (41 0)  (167 144)  (167 144)  LC_0 Logic Functioning bit
 (43 0)  (169 144)  (169 144)  LC_0 Logic Functioning bit
 (44 0)  (170 144)  (170 144)  LC_0 Logic Functioning bit
 (45 0)  (171 144)  (171 144)  LC_0 Logic Functioning bit
 (52 0)  (178 144)  (178 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (155 145)  (155 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 145)  (157 145)  routing T_3_9.lc_trk_g2_7 <X> T_3_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 145)  (158 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (159 145)  (159 145)  routing T_3_9.lc_trk_g3_7 <X> T_3_9.input_2_0
 (34 1)  (160 145)  (160 145)  routing T_3_9.lc_trk_g3_7 <X> T_3_9.input_2_0
 (35 1)  (161 145)  (161 145)  routing T_3_9.lc_trk_g3_7 <X> T_3_9.input_2_0
 (36 1)  (162 145)  (162 145)  LC_0 Logic Functioning bit
 (37 1)  (163 145)  (163 145)  LC_0 Logic Functioning bit
 (38 1)  (164 145)  (164 145)  LC_0 Logic Functioning bit
 (39 1)  (165 145)  (165 145)  LC_0 Logic Functioning bit
 (41 1)  (167 145)  (167 145)  LC_0 Logic Functioning bit
 (43 1)  (169 145)  (169 145)  LC_0 Logic Functioning bit
 (0 2)  (126 146)  (126 146)  routing T_3_9.glb_netwk_6 <X> T_3_9.wire_logic_cluster/lc_7/clk
 (1 2)  (127 146)  (127 146)  routing T_3_9.glb_netwk_6 <X> T_3_9.wire_logic_cluster/lc_7/clk
 (2 2)  (128 146)  (128 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (140 146)  (140 146)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g0_4
 (25 2)  (151 146)  (151 146)  routing T_3_9.sp4_h_l_11 <X> T_3_9.lc_trk_g0_6
 (26 2)  (152 146)  (152 146)  routing T_3_9.lc_trk_g1_4 <X> T_3_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 146)  (153 146)  routing T_3_9.lc_trk_g3_1 <X> T_3_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 146)  (154 146)  routing T_3_9.lc_trk_g3_1 <X> T_3_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 146)  (155 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 146)  (158 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (167 146)  (167 146)  LC_1 Logic Functioning bit
 (43 2)  (169 146)  (169 146)  LC_1 Logic Functioning bit
 (44 2)  (170 146)  (170 146)  LC_1 Logic Functioning bit
 (45 2)  (171 146)  (171 146)  LC_1 Logic Functioning bit
 (52 2)  (178 146)  (178 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (140 147)  (140 147)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g0_4
 (15 3)  (141 147)  (141 147)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g0_4
 (16 3)  (142 147)  (142 147)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g0_4
 (17 3)  (143 147)  (143 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (148 147)  (148 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 147)  (149 147)  routing T_3_9.sp4_h_l_11 <X> T_3_9.lc_trk_g0_6
 (24 3)  (150 147)  (150 147)  routing T_3_9.sp4_h_l_11 <X> T_3_9.lc_trk_g0_6
 (25 3)  (151 147)  (151 147)  routing T_3_9.sp4_h_l_11 <X> T_3_9.lc_trk_g0_6
 (27 3)  (153 147)  (153 147)  routing T_3_9.lc_trk_g1_4 <X> T_3_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 147)  (155 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 147)  (162 147)  LC_1 Logic Functioning bit
 (37 3)  (163 147)  (163 147)  LC_1 Logic Functioning bit
 (38 3)  (164 147)  (164 147)  LC_1 Logic Functioning bit
 (39 3)  (165 147)  (165 147)  LC_1 Logic Functioning bit
 (41 3)  (167 147)  (167 147)  LC_1 Logic Functioning bit
 (43 3)  (169 147)  (169 147)  LC_1 Logic Functioning bit
 (47 3)  (173 147)  (173 147)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (140 148)  (140 148)  routing T_3_9.wire_logic_cluster/lc_0/out <X> T_3_9.lc_trk_g1_0
 (15 4)  (141 148)  (141 148)  routing T_3_9.sp4_h_l_4 <X> T_3_9.lc_trk_g1_1
 (16 4)  (142 148)  (142 148)  routing T_3_9.sp4_h_l_4 <X> T_3_9.lc_trk_g1_1
 (17 4)  (143 148)  (143 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 148)  (144 148)  routing T_3_9.sp4_h_l_4 <X> T_3_9.lc_trk_g1_1
 (25 4)  (151 148)  (151 148)  routing T_3_9.wire_logic_cluster/lc_2/out <X> T_3_9.lc_trk_g1_2
 (26 4)  (152 148)  (152 148)  routing T_3_9.lc_trk_g0_4 <X> T_3_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 148)  (153 148)  routing T_3_9.lc_trk_g1_2 <X> T_3_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 148)  (155 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 148)  (158 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (167 148)  (167 148)  LC_2 Logic Functioning bit
 (43 4)  (169 148)  (169 148)  LC_2 Logic Functioning bit
 (44 4)  (170 148)  (170 148)  LC_2 Logic Functioning bit
 (45 4)  (171 148)  (171 148)  LC_2 Logic Functioning bit
 (52 4)  (178 148)  (178 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (143 149)  (143 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (144 149)  (144 149)  routing T_3_9.sp4_h_l_4 <X> T_3_9.lc_trk_g1_1
 (22 5)  (148 149)  (148 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (155 149)  (155 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 149)  (156 149)  routing T_3_9.lc_trk_g1_2 <X> T_3_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 149)  (162 149)  LC_2 Logic Functioning bit
 (37 5)  (163 149)  (163 149)  LC_2 Logic Functioning bit
 (38 5)  (164 149)  (164 149)  LC_2 Logic Functioning bit
 (39 5)  (165 149)  (165 149)  LC_2 Logic Functioning bit
 (41 5)  (167 149)  (167 149)  LC_2 Logic Functioning bit
 (43 5)  (169 149)  (169 149)  LC_2 Logic Functioning bit
 (47 5)  (173 149)  (173 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (174 149)  (174 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (140 150)  (140 150)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g1_4
 (26 6)  (152 150)  (152 150)  routing T_3_9.lc_trk_g1_4 <X> T_3_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 150)  (155 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 150)  (156 150)  routing T_3_9.lc_trk_g0_6 <X> T_3_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 150)  (158 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (167 150)  (167 150)  LC_3 Logic Functioning bit
 (43 6)  (169 150)  (169 150)  LC_3 Logic Functioning bit
 (44 6)  (170 150)  (170 150)  LC_3 Logic Functioning bit
 (45 6)  (171 150)  (171 150)  LC_3 Logic Functioning bit
 (46 6)  (172 150)  (172 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (178 150)  (178 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (140 151)  (140 151)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g1_4
 (15 7)  (141 151)  (141 151)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g1_4
 (16 7)  (142 151)  (142 151)  routing T_3_9.sp4_h_l_9 <X> T_3_9.lc_trk_g1_4
 (17 7)  (143 151)  (143 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (153 151)  (153 151)  routing T_3_9.lc_trk_g1_4 <X> T_3_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 151)  (155 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 151)  (156 151)  routing T_3_9.lc_trk_g0_6 <X> T_3_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 151)  (162 151)  LC_3 Logic Functioning bit
 (37 7)  (163 151)  (163 151)  LC_3 Logic Functioning bit
 (38 7)  (164 151)  (164 151)  LC_3 Logic Functioning bit
 (39 7)  (165 151)  (165 151)  LC_3 Logic Functioning bit
 (41 7)  (167 151)  (167 151)  LC_3 Logic Functioning bit
 (43 7)  (169 151)  (169 151)  LC_3 Logic Functioning bit
 (47 7)  (173 151)  (173 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (153 152)  (153 152)  routing T_3_9.lc_trk_g3_0 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 152)  (154 152)  routing T_3_9.lc_trk_g3_0 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 152)  (155 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 152)  (158 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (162 152)  (162 152)  LC_4 Logic Functioning bit
 (37 8)  (163 152)  (163 152)  LC_4 Logic Functioning bit
 (38 8)  (164 152)  (164 152)  LC_4 Logic Functioning bit
 (39 8)  (165 152)  (165 152)  LC_4 Logic Functioning bit
 (44 8)  (170 152)  (170 152)  LC_4 Logic Functioning bit
 (51 8)  (177 152)  (177 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (133 153)  (133 153)  Column buffer control bit: LH_colbuf_cntl_0

 (40 9)  (166 153)  (166 153)  LC_4 Logic Functioning bit
 (41 9)  (167 153)  (167 153)  LC_4 Logic Functioning bit
 (42 9)  (168 153)  (168 153)  LC_4 Logic Functioning bit
 (43 9)  (169 153)  (169 153)  LC_4 Logic Functioning bit
 (51 9)  (177 153)  (177 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (133 154)  (133 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (140 154)  (140 154)  routing T_3_9.sp4_v_b_36 <X> T_3_9.lc_trk_g2_4
 (22 10)  (148 154)  (148 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (149 154)  (149 154)  routing T_3_9.sp4_v_b_47 <X> T_3_9.lc_trk_g2_7
 (24 10)  (150 154)  (150 154)  routing T_3_9.sp4_v_b_47 <X> T_3_9.lc_trk_g2_7
 (27 10)  (153 154)  (153 154)  routing T_3_9.lc_trk_g1_1 <X> T_3_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 154)  (155 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 154)  (158 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (162 154)  (162 154)  LC_5 Logic Functioning bit
 (37 10)  (163 154)  (163 154)  LC_5 Logic Functioning bit
 (38 10)  (164 154)  (164 154)  LC_5 Logic Functioning bit
 (39 10)  (165 154)  (165 154)  LC_5 Logic Functioning bit
 (44 10)  (170 154)  (170 154)  LC_5 Logic Functioning bit
 (46 10)  (172 154)  (172 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (140 155)  (140 155)  routing T_3_9.sp4_v_b_36 <X> T_3_9.lc_trk_g2_4
 (16 11)  (142 155)  (142 155)  routing T_3_9.sp4_v_b_36 <X> T_3_9.lc_trk_g2_4
 (17 11)  (143 155)  (143 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (40 11)  (166 155)  (166 155)  LC_5 Logic Functioning bit
 (41 11)  (167 155)  (167 155)  LC_5 Logic Functioning bit
 (42 11)  (168 155)  (168 155)  LC_5 Logic Functioning bit
 (43 11)  (169 155)  (169 155)  LC_5 Logic Functioning bit
 (14 12)  (140 156)  (140 156)  routing T_3_9.sp4_v_t_21 <X> T_3_9.lc_trk_g3_0
 (17 12)  (143 156)  (143 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 156)  (144 156)  routing T_3_9.wire_logic_cluster/lc_1/out <X> T_3_9.lc_trk_g3_1
 (27 12)  (153 156)  (153 156)  routing T_3_9.lc_trk_g3_2 <X> T_3_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 156)  (154 156)  routing T_3_9.lc_trk_g3_2 <X> T_3_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 156)  (155 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 156)  (158 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (162 156)  (162 156)  LC_6 Logic Functioning bit
 (37 12)  (163 156)  (163 156)  LC_6 Logic Functioning bit
 (38 12)  (164 156)  (164 156)  LC_6 Logic Functioning bit
 (39 12)  (165 156)  (165 156)  LC_6 Logic Functioning bit
 (44 12)  (170 156)  (170 156)  LC_6 Logic Functioning bit
 (14 13)  (140 157)  (140 157)  routing T_3_9.sp4_v_t_21 <X> T_3_9.lc_trk_g3_0
 (16 13)  (142 157)  (142 157)  routing T_3_9.sp4_v_t_21 <X> T_3_9.lc_trk_g3_0
 (17 13)  (143 157)  (143 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (148 157)  (148 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (156 157)  (156 157)  routing T_3_9.lc_trk_g3_2 <X> T_3_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (166 157)  (166 157)  LC_6 Logic Functioning bit
 (41 13)  (167 157)  (167 157)  LC_6 Logic Functioning bit
 (42 13)  (168 157)  (168 157)  LC_6 Logic Functioning bit
 (43 13)  (169 157)  (169 157)  LC_6 Logic Functioning bit
 (53 13)  (179 157)  (179 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (127 158)  (127 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 158)  (137 158)  routing T_3_9.sp4_h_l_43 <X> T_3_9.sp4_v_t_46
 (22 14)  (148 158)  (148 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (149 158)  (149 158)  routing T_3_9.sp4_v_b_47 <X> T_3_9.lc_trk_g3_7
 (24 14)  (150 158)  (150 158)  routing T_3_9.sp4_v_b_47 <X> T_3_9.lc_trk_g3_7
 (28 14)  (154 158)  (154 158)  routing T_3_9.lc_trk_g2_4 <X> T_3_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 158)  (155 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 158)  (156 158)  routing T_3_9.lc_trk_g2_4 <X> T_3_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 158)  (158 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (162 158)  (162 158)  LC_7 Logic Functioning bit
 (37 14)  (163 158)  (163 158)  LC_7 Logic Functioning bit
 (38 14)  (164 158)  (164 158)  LC_7 Logic Functioning bit
 (39 14)  (165 158)  (165 158)  LC_7 Logic Functioning bit
 (44 14)  (170 158)  (170 158)  LC_7 Logic Functioning bit
 (51 14)  (177 158)  (177 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (133 159)  (133 159)  Column buffer control bit: LH_colbuf_cntl_6

 (40 15)  (166 159)  (166 159)  LC_7 Logic Functioning bit
 (41 15)  (167 159)  (167 159)  LC_7 Logic Functioning bit
 (42 15)  (168 159)  (168 159)  LC_7 Logic Functioning bit
 (43 15)  (169 159)  (169 159)  LC_7 Logic Functioning bit


LogicTile_4_9

 (21 0)  (201 144)  (201 144)  routing T_4_9.wire_logic_cluster/lc_3/out <X> T_4_9.lc_trk_g0_3
 (22 0)  (202 144)  (202 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (206 144)  (206 144)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 144)  (207 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 144)  (208 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 144)  (209 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 144)  (210 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 144)  (212 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 144)  (213 144)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (14 1)  (194 145)  (194 145)  routing T_4_9.top_op_0 <X> T_4_9.lc_trk_g0_0
 (15 1)  (195 145)  (195 145)  routing T_4_9.top_op_0 <X> T_4_9.lc_trk_g0_0
 (17 1)  (197 145)  (197 145)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (207 145)  (207 145)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 145)  (208 145)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 145)  (209 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 145)  (211 145)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 145)  (216 145)  LC_0 Logic Functioning bit
 (38 1)  (218 145)  (218 145)  LC_0 Logic Functioning bit
 (40 1)  (220 145)  (220 145)  LC_0 Logic Functioning bit
 (41 1)  (221 145)  (221 145)  LC_0 Logic Functioning bit
 (42 1)  (222 145)  (222 145)  LC_0 Logic Functioning bit
 (43 1)  (223 145)  (223 145)  LC_0 Logic Functioning bit
 (14 2)  (194 146)  (194 146)  routing T_4_9.wire_logic_cluster/lc_4/out <X> T_4_9.lc_trk_g0_4
 (17 3)  (197 147)  (197 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (194 148)  (194 148)  routing T_4_9.wire_logic_cluster/lc_0/out <X> T_4_9.lc_trk_g1_0
 (26 4)  (206 148)  (206 148)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 148)  (207 148)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 148)  (208 148)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 148)  (209 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 148)  (210 148)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 148)  (212 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 148)  (216 148)  LC_2 Logic Functioning bit
 (38 4)  (218 148)  (218 148)  LC_2 Logic Functioning bit
 (40 4)  (220 148)  (220 148)  LC_2 Logic Functioning bit
 (42 4)  (222 148)  (222 148)  LC_2 Logic Functioning bit
 (46 4)  (226 148)  (226 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (197 149)  (197 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (207 149)  (207 149)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 149)  (208 149)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 149)  (209 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 149)  (211 149)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 149)  (212 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (216 149)  (216 149)  LC_2 Logic Functioning bit
 (40 5)  (220 149)  (220 149)  LC_2 Logic Functioning bit
 (11 6)  (191 150)  (191 150)  routing T_4_9.sp4_h_r_11 <X> T_4_9.sp4_v_t_40
 (13 6)  (193 150)  (193 150)  routing T_4_9.sp4_h_r_11 <X> T_4_9.sp4_v_t_40
 (26 6)  (206 150)  (206 150)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 150)  (208 150)  routing T_4_9.lc_trk_g2_6 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 150)  (209 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 150)  (210 150)  routing T_4_9.lc_trk_g2_6 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 150)  (211 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 150)  (212 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 150)  (213 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 150)  (214 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (220 150)  (220 150)  LC_3 Logic Functioning bit
 (41 6)  (221 150)  (221 150)  LC_3 Logic Functioning bit
 (42 6)  (222 150)  (222 150)  LC_3 Logic Functioning bit
 (43 6)  (223 150)  (223 150)  LC_3 Logic Functioning bit
 (12 7)  (192 151)  (192 151)  routing T_4_9.sp4_h_r_11 <X> T_4_9.sp4_v_t_40
 (26 7)  (206 151)  (206 151)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 151)  (208 151)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 151)  (209 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 151)  (210 151)  routing T_4_9.lc_trk_g2_6 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 151)  (212 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (213 151)  (213 151)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.input_2_3
 (34 7)  (214 151)  (214 151)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.input_2_3
 (36 7)  (216 151)  (216 151)  LC_3 Logic Functioning bit
 (39 7)  (219 151)  (219 151)  LC_3 Logic Functioning bit
 (41 7)  (221 151)  (221 151)  LC_3 Logic Functioning bit
 (42 7)  (222 151)  (222 151)  LC_3 Logic Functioning bit
 (46 7)  (226 151)  (226 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (201 152)  (201 152)  routing T_4_9.rgt_op_3 <X> T_4_9.lc_trk_g2_3
 (22 8)  (202 152)  (202 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (204 152)  (204 152)  routing T_4_9.rgt_op_3 <X> T_4_9.lc_trk_g2_3
 (26 8)  (206 152)  (206 152)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 152)  (207 152)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 152)  (208 152)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 152)  (209 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 152)  (210 152)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 152)  (212 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 152)  (213 152)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_4/in_3
 (43 8)  (223 152)  (223 152)  LC_4 Logic Functioning bit
 (50 8)  (230 152)  (230 152)  Cascade bit: LH_LC04_inmux02_5

 (7 9)  (187 153)  (187 153)  Column buffer control bit: LH_colbuf_cntl_0

 (27 9)  (207 153)  (207 153)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 153)  (208 153)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 153)  (209 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 153)  (211 153)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 153)  (217 153)  LC_4 Logic Functioning bit
 (42 9)  (222 153)  (222 153)  LC_4 Logic Functioning bit
 (43 9)  (223 153)  (223 153)  LC_4 Logic Functioning bit
 (7 10)  (187 154)  (187 154)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (188 154)  (188 154)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_l_42
 (9 10)  (189 154)  (189 154)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_l_42
 (10 10)  (190 154)  (190 154)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_l_42
 (14 10)  (194 154)  (194 154)  routing T_4_9.rgt_op_4 <X> T_4_9.lc_trk_g2_4
 (21 10)  (201 154)  (201 154)  routing T_4_9.rgt_op_7 <X> T_4_9.lc_trk_g2_7
 (22 10)  (202 154)  (202 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (204 154)  (204 154)  routing T_4_9.rgt_op_7 <X> T_4_9.lc_trk_g2_7
 (25 10)  (205 154)  (205 154)  routing T_4_9.rgt_op_6 <X> T_4_9.lc_trk_g2_6
 (8 11)  (188 155)  (188 155)  routing T_4_9.sp4_h_r_7 <X> T_4_9.sp4_v_t_42
 (9 11)  (189 155)  (189 155)  routing T_4_9.sp4_h_r_7 <X> T_4_9.sp4_v_t_42
 (15 11)  (195 155)  (195 155)  routing T_4_9.rgt_op_4 <X> T_4_9.lc_trk_g2_4
 (17 11)  (197 155)  (197 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (202 155)  (202 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 155)  (204 155)  routing T_4_9.rgt_op_6 <X> T_4_9.lc_trk_g2_6
 (26 12)  (206 156)  (206 156)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 156)  (208 156)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 156)  (209 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 156)  (212 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (215 156)  (215 156)  routing T_4_9.lc_trk_g2_4 <X> T_4_9.input_2_6
 (37 12)  (217 156)  (217 156)  LC_6 Logic Functioning bit
 (41 12)  (221 156)  (221 156)  LC_6 Logic Functioning bit
 (42 12)  (222 156)  (222 156)  LC_6 Logic Functioning bit
 (15 13)  (195 157)  (195 157)  routing T_4_9.tnr_op_0 <X> T_4_9.lc_trk_g3_0
 (17 13)  (197 157)  (197 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (207 157)  (207 157)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 157)  (208 157)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 157)  (209 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 157)  (210 157)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 157)  (211 157)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 157)  (212 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (213 157)  (213 157)  routing T_4_9.lc_trk_g2_4 <X> T_4_9.input_2_6
 (36 13)  (216 157)  (216 157)  LC_6 Logic Functioning bit
 (40 13)  (220 157)  (220 157)  LC_6 Logic Functioning bit
 (41 13)  (221 157)  (221 157)  LC_6 Logic Functioning bit
 (43 13)  (223 157)  (223 157)  LC_6 Logic Functioning bit
 (14 14)  (194 158)  (194 158)  routing T_4_9.rgt_op_4 <X> T_4_9.lc_trk_g3_4
 (15 14)  (195 158)  (195 158)  routing T_4_9.rgt_op_5 <X> T_4_9.lc_trk_g3_5
 (17 14)  (197 158)  (197 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (198 158)  (198 158)  routing T_4_9.rgt_op_5 <X> T_4_9.lc_trk_g3_5
 (29 14)  (209 158)  (209 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 158)  (211 158)  routing T_4_9.lc_trk_g0_4 <X> T_4_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 158)  (212 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (220 158)  (220 158)  LC_7 Logic Functioning bit
 (42 14)  (222 158)  (222 158)  LC_7 Logic Functioning bit
 (43 14)  (223 158)  (223 158)  LC_7 Logic Functioning bit
 (50 14)  (230 158)  (230 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (187 159)  (187 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (195 159)  (195 159)  routing T_4_9.rgt_op_4 <X> T_4_9.lc_trk_g3_4
 (17 15)  (197 159)  (197 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (207 159)  (207 159)  routing T_4_9.lc_trk_g1_0 <X> T_4_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 159)  (209 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (43 15)  (223 159)  (223 159)  LC_7 Logic Functioning bit
 (46 15)  (226 159)  (226 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_9

 (25 0)  (259 144)  (259 144)  routing T_5_9.sp4_h_l_7 <X> T_5_9.lc_trk_g0_2
 (26 0)  (260 144)  (260 144)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 144)  (261 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 144)  (262 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 144)  (263 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 144)  (264 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (35 0)  (269 144)  (269 144)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.input_2_0
 (37 0)  (271 144)  (271 144)  LC_0 Logic Functioning bit
 (39 0)  (273 144)  (273 144)  LC_0 Logic Functioning bit
 (40 0)  (274 144)  (274 144)  LC_0 Logic Functioning bit
 (42 0)  (276 144)  (276 144)  LC_0 Logic Functioning bit
 (44 0)  (278 144)  (278 144)  LC_0 Logic Functioning bit
 (22 1)  (256 145)  (256 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 145)  (257 145)  routing T_5_9.sp4_h_l_7 <X> T_5_9.lc_trk_g0_2
 (24 1)  (258 145)  (258 145)  routing T_5_9.sp4_h_l_7 <X> T_5_9.lc_trk_g0_2
 (25 1)  (259 145)  (259 145)  routing T_5_9.sp4_h_l_7 <X> T_5_9.lc_trk_g0_2
 (26 1)  (260 145)  (260 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 145)  (261 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 145)  (262 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 145)  (263 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 145)  (264 145)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 145)  (266 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (267 145)  (267 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.input_2_0
 (34 1)  (268 145)  (268 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.input_2_0
 (35 1)  (269 145)  (269 145)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.input_2_0
 (0 2)  (234 146)  (234 146)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (1 2)  (235 146)  (235 146)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (236 146)  (236 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (263 146)  (263 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 146)  (266 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (275 146)  (275 146)  LC_1 Logic Functioning bit
 (43 2)  (277 146)  (277 146)  LC_1 Logic Functioning bit
 (44 2)  (278 146)  (278 146)  LC_1 Logic Functioning bit
 (45 2)  (279 146)  (279 146)  LC_1 Logic Functioning bit
 (46 2)  (280 146)  (280 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (286 146)  (286 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (262 147)  (262 147)  routing T_5_9.lc_trk_g2_1 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 147)  (263 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 147)  (264 147)  routing T_5_9.lc_trk_g0_2 <X> T_5_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 147)  (270 147)  LC_1 Logic Functioning bit
 (37 3)  (271 147)  (271 147)  LC_1 Logic Functioning bit
 (38 3)  (272 147)  (272 147)  LC_1 Logic Functioning bit
 (39 3)  (273 147)  (273 147)  LC_1 Logic Functioning bit
 (41 3)  (275 147)  (275 147)  LC_1 Logic Functioning bit
 (43 3)  (277 147)  (277 147)  LC_1 Logic Functioning bit
 (21 4)  (255 148)  (255 148)  routing T_5_9.wire_logic_cluster/lc_3/out <X> T_5_9.lc_trk_g1_3
 (22 4)  (256 148)  (256 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 148)  (259 148)  routing T_5_9.wire_logic_cluster/lc_2/out <X> T_5_9.lc_trk_g1_2
 (26 4)  (260 148)  (260 148)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 148)  (261 148)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 148)  (263 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 148)  (266 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (275 148)  (275 148)  LC_2 Logic Functioning bit
 (43 4)  (277 148)  (277 148)  LC_2 Logic Functioning bit
 (44 4)  (278 148)  (278 148)  LC_2 Logic Functioning bit
 (45 4)  (279 148)  (279 148)  LC_2 Logic Functioning bit
 (52 4)  (286 148)  (286 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (256 149)  (256 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (261 149)  (261 149)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 149)  (262 149)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 149)  (263 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 149)  (264 149)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 149)  (270 149)  LC_2 Logic Functioning bit
 (37 5)  (271 149)  (271 149)  LC_2 Logic Functioning bit
 (38 5)  (272 149)  (272 149)  LC_2 Logic Functioning bit
 (39 5)  (273 149)  (273 149)  LC_2 Logic Functioning bit
 (41 5)  (275 149)  (275 149)  LC_2 Logic Functioning bit
 (43 5)  (277 149)  (277 149)  LC_2 Logic Functioning bit
 (51 5)  (285 149)  (285 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 150)  (251 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 150)  (252 150)  routing T_5_9.wire_logic_cluster/lc_5/out <X> T_5_9.lc_trk_g1_5
 (21 6)  (255 150)  (255 150)  routing T_5_9.wire_logic_cluster/lc_7/out <X> T_5_9.lc_trk_g1_7
 (22 6)  (256 150)  (256 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 150)  (259 150)  routing T_5_9.wire_logic_cluster/lc_6/out <X> T_5_9.lc_trk_g1_6
 (27 6)  (261 150)  (261 150)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 150)  (263 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 150)  (266 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (275 150)  (275 150)  LC_3 Logic Functioning bit
 (43 6)  (277 150)  (277 150)  LC_3 Logic Functioning bit
 (44 6)  (278 150)  (278 150)  LC_3 Logic Functioning bit
 (45 6)  (279 150)  (279 150)  LC_3 Logic Functioning bit
 (46 6)  (280 150)  (280 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (286 150)  (286 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (256 151)  (256 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (262 151)  (262 151)  routing T_5_9.lc_trk_g2_1 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 151)  (263 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 151)  (264 151)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 151)  (270 151)  LC_3 Logic Functioning bit
 (37 7)  (271 151)  (271 151)  LC_3 Logic Functioning bit
 (38 7)  (272 151)  (272 151)  LC_3 Logic Functioning bit
 (39 7)  (273 151)  (273 151)  LC_3 Logic Functioning bit
 (41 7)  (275 151)  (275 151)  LC_3 Logic Functioning bit
 (43 7)  (277 151)  (277 151)  LC_3 Logic Functioning bit
 (17 8)  (251 152)  (251 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (260 152)  (260 152)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 152)  (261 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 152)  (262 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 152)  (263 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 152)  (264 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 152)  (266 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (275 152)  (275 152)  LC_4 Logic Functioning bit
 (43 8)  (277 152)  (277 152)  LC_4 Logic Functioning bit
 (44 8)  (278 152)  (278 152)  LC_4 Logic Functioning bit
 (45 8)  (279 152)  (279 152)  LC_4 Logic Functioning bit
 (51 8)  (285 152)  (285 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (241 153)  (241 153)  Column buffer control bit: LH_colbuf_cntl_0

 (27 9)  (261 153)  (261 153)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 153)  (262 153)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 153)  (263 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 153)  (270 153)  LC_4 Logic Functioning bit
 (37 9)  (271 153)  (271 153)  LC_4 Logic Functioning bit
 (38 9)  (272 153)  (272 153)  LC_4 Logic Functioning bit
 (39 9)  (273 153)  (273 153)  LC_4 Logic Functioning bit
 (41 9)  (275 153)  (275 153)  LC_4 Logic Functioning bit
 (43 9)  (277 153)  (277 153)  LC_4 Logic Functioning bit
 (46 9)  (280 153)  (280 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (285 153)  (285 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (248 154)  (248 154)  routing T_5_9.sp4_v_t_17 <X> T_5_9.lc_trk_g2_4
 (27 10)  (261 154)  (261 154)  routing T_5_9.lc_trk_g1_5 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 154)  (263 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 154)  (264 154)  routing T_5_9.lc_trk_g1_5 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 154)  (266 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (275 154)  (275 154)  LC_5 Logic Functioning bit
 (43 10)  (277 154)  (277 154)  LC_5 Logic Functioning bit
 (44 10)  (278 154)  (278 154)  LC_5 Logic Functioning bit
 (45 10)  (279 154)  (279 154)  LC_5 Logic Functioning bit
 (51 10)  (285 154)  (285 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (286 154)  (286 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (250 155)  (250 155)  routing T_5_9.sp4_v_t_17 <X> T_5_9.lc_trk_g2_4
 (17 11)  (251 155)  (251 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (262 155)  (262 155)  routing T_5_9.lc_trk_g2_1 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 155)  (263 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 155)  (270 155)  LC_5 Logic Functioning bit
 (37 11)  (271 155)  (271 155)  LC_5 Logic Functioning bit
 (38 11)  (272 155)  (272 155)  LC_5 Logic Functioning bit
 (39 11)  (273 155)  (273 155)  LC_5 Logic Functioning bit
 (41 11)  (275 155)  (275 155)  LC_5 Logic Functioning bit
 (43 11)  (277 155)  (277 155)  LC_5 Logic Functioning bit
 (46 11)  (280 155)  (280 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (285 155)  (285 155)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (260 156)  (260 156)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 156)  (261 156)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 156)  (263 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 156)  (264 156)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 156)  (266 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (275 156)  (275 156)  LC_6 Logic Functioning bit
 (43 12)  (277 156)  (277 156)  LC_6 Logic Functioning bit
 (44 12)  (278 156)  (278 156)  LC_6 Logic Functioning bit
 (45 12)  (279 156)  (279 156)  LC_6 Logic Functioning bit
 (51 12)  (285 156)  (285 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (261 157)  (261 157)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 157)  (262 157)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 157)  (263 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 157)  (264 157)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 157)  (270 157)  LC_6 Logic Functioning bit
 (37 13)  (271 157)  (271 157)  LC_6 Logic Functioning bit
 (38 13)  (272 157)  (272 157)  LC_6 Logic Functioning bit
 (39 13)  (273 157)  (273 157)  LC_6 Logic Functioning bit
 (41 13)  (275 157)  (275 157)  LC_6 Logic Functioning bit
 (43 13)  (277 157)  (277 157)  LC_6 Logic Functioning bit
 (48 13)  (282 157)  (282 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (287 157)  (287 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (234 158)  (234 158)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 158)  (235 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (245 158)  (245 158)  routing T_5_9.sp4_h_r_5 <X> T_5_9.sp4_v_t_46
 (13 14)  (247 158)  (247 158)  routing T_5_9.sp4_h_r_5 <X> T_5_9.sp4_v_t_46
 (14 14)  (248 158)  (248 158)  routing T_5_9.wire_logic_cluster/lc_4/out <X> T_5_9.lc_trk_g3_4
 (17 14)  (251 158)  (251 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (255 158)  (255 158)  routing T_5_9.bnl_op_7 <X> T_5_9.lc_trk_g3_7
 (22 14)  (256 158)  (256 158)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (259 158)  (259 158)  routing T_5_9.bnl_op_6 <X> T_5_9.lc_trk_g3_6
 (27 14)  (261 158)  (261 158)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 158)  (263 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 158)  (264 158)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 158)  (266 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (275 158)  (275 158)  LC_7 Logic Functioning bit
 (43 14)  (277 158)  (277 158)  LC_7 Logic Functioning bit
 (44 14)  (278 158)  (278 158)  LC_7 Logic Functioning bit
 (45 14)  (279 158)  (279 158)  LC_7 Logic Functioning bit
 (51 14)  (285 158)  (285 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (235 159)  (235 159)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (241 159)  (241 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (246 159)  (246 159)  routing T_5_9.sp4_h_r_5 <X> T_5_9.sp4_v_t_46
 (17 15)  (251 159)  (251 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (255 159)  (255 159)  routing T_5_9.bnl_op_7 <X> T_5_9.lc_trk_g3_7
 (22 15)  (256 159)  (256 159)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (259 159)  (259 159)  routing T_5_9.bnl_op_6 <X> T_5_9.lc_trk_g3_6
 (28 15)  (262 159)  (262 159)  routing T_5_9.lc_trk_g2_1 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 159)  (263 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 159)  (264 159)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 159)  (270 159)  LC_7 Logic Functioning bit
 (37 15)  (271 159)  (271 159)  LC_7 Logic Functioning bit
 (38 15)  (272 159)  (272 159)  LC_7 Logic Functioning bit
 (39 15)  (273 159)  (273 159)  LC_7 Logic Functioning bit
 (41 15)  (275 159)  (275 159)  LC_7 Logic Functioning bit
 (43 15)  (277 159)  (277 159)  LC_7 Logic Functioning bit
 (48 15)  (282 159)  (282 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (287 159)  (287 159)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_9

 (14 0)  (302 144)  (302 144)  routing T_6_9.lft_op_0 <X> T_6_9.lc_trk_g0_0
 (15 0)  (303 144)  (303 144)  routing T_6_9.lft_op_1 <X> T_6_9.lc_trk_g0_1
 (17 0)  (305 144)  (305 144)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 144)  (306 144)  routing T_6_9.lft_op_1 <X> T_6_9.lc_trk_g0_1
 (25 0)  (313 144)  (313 144)  routing T_6_9.wire_logic_cluster/lc_2/out <X> T_6_9.lc_trk_g0_2
 (26 0)  (314 144)  (314 144)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 144)  (315 144)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 144)  (316 144)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 144)  (317 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 144)  (319 144)  routing T_6_9.lc_trk_g0_5 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 144)  (320 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (325 144)  (325 144)  LC_0 Logic Functioning bit
 (41 0)  (329 144)  (329 144)  LC_0 Logic Functioning bit
 (42 0)  (330 144)  (330 144)  LC_0 Logic Functioning bit
 (43 0)  (331 144)  (331 144)  LC_0 Logic Functioning bit
 (45 0)  (333 144)  (333 144)  LC_0 Logic Functioning bit
 (46 0)  (334 144)  (334 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (335 144)  (335 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (303 145)  (303 145)  routing T_6_9.lft_op_0 <X> T_6_9.lc_trk_g0_0
 (17 1)  (305 145)  (305 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (310 145)  (310 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (315 145)  (315 145)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 145)  (317 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 145)  (318 145)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 145)  (320 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 145)  (321 145)  routing T_6_9.lc_trk_g2_0 <X> T_6_9.input_2_0
 (36 1)  (324 145)  (324 145)  LC_0 Logic Functioning bit
 (43 1)  (331 145)  (331 145)  LC_0 Logic Functioning bit
 (53 1)  (341 145)  (341 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 146)  (288 146)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (1 2)  (289 146)  (289 146)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (290 146)  (290 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (304 146)  (304 146)  routing T_6_9.sp12_h_r_13 <X> T_6_9.lc_trk_g0_5
 (17 2)  (305 146)  (305 146)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 4)  (309 148)  (309 148)  routing T_6_9.lft_op_3 <X> T_6_9.lc_trk_g1_3
 (22 4)  (310 148)  (310 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 148)  (312 148)  routing T_6_9.lft_op_3 <X> T_6_9.lc_trk_g1_3
 (25 4)  (313 148)  (313 148)  routing T_6_9.lft_op_2 <X> T_6_9.lc_trk_g1_2
 (26 4)  (314 148)  (314 148)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 148)  (315 148)  routing T_6_9.lc_trk_g3_6 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 148)  (316 148)  routing T_6_9.lc_trk_g3_6 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 148)  (317 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 148)  (318 148)  routing T_6_9.lc_trk_g3_6 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 148)  (319 148)  routing T_6_9.lc_trk_g0_5 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 148)  (320 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 148)  (325 148)  LC_2 Logic Functioning bit
 (42 4)  (330 148)  (330 148)  LC_2 Logic Functioning bit
 (45 4)  (333 148)  (333 148)  LC_2 Logic Functioning bit
 (22 5)  (310 149)  (310 149)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (312 149)  (312 149)  routing T_6_9.lft_op_2 <X> T_6_9.lc_trk_g1_2
 (27 5)  (315 149)  (315 149)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 149)  (317 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 149)  (318 149)  routing T_6_9.lc_trk_g3_6 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 149)  (320 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 149)  (323 149)  routing T_6_9.lc_trk_g0_2 <X> T_6_9.input_2_2
 (36 5)  (324 149)  (324 149)  LC_2 Logic Functioning bit
 (40 5)  (328 149)  (328 149)  LC_2 Logic Functioning bit
 (42 5)  (330 149)  (330 149)  LC_2 Logic Functioning bit
 (43 5)  (331 149)  (331 149)  LC_2 Logic Functioning bit
 (51 5)  (339 149)  (339 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (303 150)  (303 150)  routing T_6_9.top_op_5 <X> T_6_9.lc_trk_g1_5
 (17 6)  (305 150)  (305 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (314 150)  (314 150)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 150)  (315 150)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 150)  (317 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 150)  (319 150)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 150)  (320 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 150)  (321 150)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 150)  (324 150)  LC_3 Logic Functioning bit
 (38 6)  (326 150)  (326 150)  LC_3 Logic Functioning bit
 (39 6)  (327 150)  (327 150)  LC_3 Logic Functioning bit
 (40 6)  (328 150)  (328 150)  LC_3 Logic Functioning bit
 (41 6)  (329 150)  (329 150)  LC_3 Logic Functioning bit
 (42 6)  (330 150)  (330 150)  LC_3 Logic Functioning bit
 (43 6)  (331 150)  (331 150)  LC_3 Logic Functioning bit
 (18 7)  (306 151)  (306 151)  routing T_6_9.top_op_5 <X> T_6_9.lc_trk_g1_5
 (27 7)  (315 151)  (315 151)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 151)  (316 151)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 151)  (317 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 151)  (318 151)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 151)  (319 151)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 151)  (320 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (322 151)  (322 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.input_2_3
 (35 7)  (323 151)  (323 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.input_2_3
 (41 7)  (329 151)  (329 151)  LC_3 Logic Functioning bit
 (14 8)  (302 152)  (302 152)  routing T_6_9.wire_logic_cluster/lc_0/out <X> T_6_9.lc_trk_g2_0
 (26 8)  (314 152)  (314 152)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 152)  (316 152)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 152)  (317 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 152)  (318 152)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 152)  (320 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 152)  (321 152)  routing T_6_9.lc_trk_g3_0 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 152)  (322 152)  routing T_6_9.lc_trk_g3_0 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 152)  (324 152)  LC_4 Logic Functioning bit
 (37 8)  (325 152)  (325 152)  LC_4 Logic Functioning bit
 (40 8)  (328 152)  (328 152)  LC_4 Logic Functioning bit
 (41 8)  (329 152)  (329 152)  LC_4 Logic Functioning bit
 (50 8)  (338 152)  (338 152)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (305 153)  (305 153)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (314 153)  (314 153)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 153)  (316 153)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 153)  (317 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 153)  (318 153)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (38 9)  (326 153)  (326 153)  LC_4 Logic Functioning bit
 (39 9)  (327 153)  (327 153)  LC_4 Logic Functioning bit
 (42 9)  (330 153)  (330 153)  LC_4 Logic Functioning bit
 (43 9)  (331 153)  (331 153)  LC_4 Logic Functioning bit
 (52 9)  (340 153)  (340 153)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (309 154)  (309 154)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g2_7
 (22 10)  (310 154)  (310 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 154)  (312 154)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g2_7
 (25 10)  (313 154)  (313 154)  routing T_6_9.sp4_h_r_38 <X> T_6_9.lc_trk_g2_6
 (29 10)  (317 154)  (317 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 154)  (320 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 154)  (322 154)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (22 11)  (310 155)  (310 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (311 155)  (311 155)  routing T_6_9.sp4_h_r_38 <X> T_6_9.lc_trk_g2_6
 (24 11)  (312 155)  (312 155)  routing T_6_9.sp4_h_r_38 <X> T_6_9.lc_trk_g2_6
 (29 11)  (317 155)  (317 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 155)  (319 155)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 155)  (320 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (322 155)  (322 155)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.input_2_5
 (35 11)  (323 155)  (323 155)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.input_2_5
 (37 11)  (325 155)  (325 155)  LC_5 Logic Functioning bit
 (4 12)  (292 156)  (292 156)  routing T_6_9.sp4_v_t_44 <X> T_6_9.sp4_v_b_9
 (17 13)  (305 157)  (305 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (310 157)  (310 157)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 157)  (312 157)  routing T_6_9.tnr_op_2 <X> T_6_9.lc_trk_g3_2
 (5 14)  (293 158)  (293 158)  routing T_6_9.sp4_v_t_44 <X> T_6_9.sp4_h_l_44
 (14 14)  (302 158)  (302 158)  routing T_6_9.sp4_h_r_44 <X> T_6_9.lc_trk_g3_4
 (25 14)  (313 158)  (313 158)  routing T_6_9.sp12_v_b_6 <X> T_6_9.lc_trk_g3_6
 (27 14)  (315 158)  (315 158)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 158)  (317 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 158)  (319 158)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 158)  (320 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 158)  (321 158)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 158)  (324 158)  LC_7 Logic Functioning bit
 (37 14)  (325 158)  (325 158)  LC_7 Logic Functioning bit
 (38 14)  (326 158)  (326 158)  LC_7 Logic Functioning bit
 (39 14)  (327 158)  (327 158)  LC_7 Logic Functioning bit
 (6 15)  (294 159)  (294 159)  routing T_6_9.sp4_v_t_44 <X> T_6_9.sp4_h_l_44
 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (302 159)  (302 159)  routing T_6_9.sp4_h_r_44 <X> T_6_9.lc_trk_g3_4
 (15 15)  (303 159)  (303 159)  routing T_6_9.sp4_h_r_44 <X> T_6_9.lc_trk_g3_4
 (16 15)  (304 159)  (304 159)  routing T_6_9.sp4_h_r_44 <X> T_6_9.lc_trk_g3_4
 (17 15)  (305 159)  (305 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (310 159)  (310 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (312 159)  (312 159)  routing T_6_9.sp12_v_b_6 <X> T_6_9.lc_trk_g3_6
 (25 15)  (313 159)  (313 159)  routing T_6_9.sp12_v_b_6 <X> T_6_9.lc_trk_g3_6
 (26 15)  (314 159)  (314 159)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 159)  (315 159)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 159)  (317 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 159)  (318 159)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 159)  (319 159)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (40 15)  (328 159)  (328 159)  LC_7 Logic Functioning bit
 (41 15)  (329 159)  (329 159)  LC_7 Logic Functioning bit
 (42 15)  (330 159)  (330 159)  LC_7 Logic Functioning bit
 (43 15)  (331 159)  (331 159)  LC_7 Logic Functioning bit
 (48 15)  (336 159)  (336 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (340 159)  (340 159)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_9

 (31 0)  (373 144)  (373 144)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 144)  (374 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 144)  (375 144)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 144)  (382 144)  LC_0 Logic Functioning bit
 (41 0)  (383 144)  (383 144)  LC_0 Logic Functioning bit
 (42 0)  (384 144)  (384 144)  LC_0 Logic Functioning bit
 (43 0)  (385 144)  (385 144)  LC_0 Logic Functioning bit
 (45 0)  (387 144)  (387 144)  LC_0 Logic Functioning bit
 (15 1)  (357 145)  (357 145)  routing T_7_9.sp4_v_t_5 <X> T_7_9.lc_trk_g0_0
 (16 1)  (358 145)  (358 145)  routing T_7_9.sp4_v_t_5 <X> T_7_9.lc_trk_g0_0
 (17 1)  (359 145)  (359 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (40 1)  (382 145)  (382 145)  LC_0 Logic Functioning bit
 (41 1)  (383 145)  (383 145)  LC_0 Logic Functioning bit
 (42 1)  (384 145)  (384 145)  LC_0 Logic Functioning bit
 (43 1)  (385 145)  (385 145)  LC_0 Logic Functioning bit
 (51 1)  (393 145)  (393 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 146)  (342 146)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (1 2)  (343 146)  (343 146)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (344 146)  (344 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (346 148)  (346 148)  routing T_7_9.sp4_h_l_38 <X> T_7_9.sp4_v_b_3
 (14 4)  (356 148)  (356 148)  routing T_7_9.wire_logic_cluster/lc_0/out <X> T_7_9.lc_trk_g1_0
 (5 5)  (347 149)  (347 149)  routing T_7_9.sp4_h_l_38 <X> T_7_9.sp4_v_b_3
 (17 5)  (359 149)  (359 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 7)  (364 151)  (364 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 151)  (366 151)  routing T_7_9.top_op_6 <X> T_7_9.lc_trk_g1_6
 (25 7)  (367 151)  (367 151)  routing T_7_9.top_op_6 <X> T_7_9.lc_trk_g1_6
 (14 8)  (356 152)  (356 152)  routing T_7_9.sp4_h_l_21 <X> T_7_9.lc_trk_g2_0
 (21 8)  (363 152)  (363 152)  routing T_7_9.sp4_h_r_43 <X> T_7_9.lc_trk_g2_3
 (22 8)  (364 152)  (364 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (365 152)  (365 152)  routing T_7_9.sp4_h_r_43 <X> T_7_9.lc_trk_g2_3
 (24 8)  (366 152)  (366 152)  routing T_7_9.sp4_h_r_43 <X> T_7_9.lc_trk_g2_3
 (26 8)  (368 152)  (368 152)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 152)  (369 152)  routing T_7_9.lc_trk_g1_0 <X> T_7_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 152)  (371 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 152)  (373 152)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 152)  (374 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 152)  (376 152)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 152)  (383 152)  LC_4 Logic Functioning bit
 (43 8)  (385 152)  (385 152)  LC_4 Logic Functioning bit
 (15 9)  (357 153)  (357 153)  routing T_7_9.sp4_h_l_21 <X> T_7_9.lc_trk_g2_0
 (16 9)  (358 153)  (358 153)  routing T_7_9.sp4_h_l_21 <X> T_7_9.lc_trk_g2_0
 (17 9)  (359 153)  (359 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (363 153)  (363 153)  routing T_7_9.sp4_h_r_43 <X> T_7_9.lc_trk_g2_3
 (27 9)  (369 153)  (369 153)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 153)  (370 153)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 153)  (371 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 153)  (373 153)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (17 10)  (359 154)  (359 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 154)  (360 154)  routing T_7_9.wire_logic_cluster/lc_5/out <X> T_7_9.lc_trk_g2_5
 (25 10)  (367 154)  (367 154)  routing T_7_9.sp4_h_r_46 <X> T_7_9.lc_trk_g2_6
 (26 10)  (368 154)  (368 154)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 154)  (373 154)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 154)  (374 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 154)  (375 154)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 154)  (378 154)  LC_5 Logic Functioning bit
 (37 10)  (379 154)  (379 154)  LC_5 Logic Functioning bit
 (39 10)  (381 154)  (381 154)  LC_5 Logic Functioning bit
 (43 10)  (385 154)  (385 154)  LC_5 Logic Functioning bit
 (50 10)  (392 154)  (392 154)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (357 155)  (357 155)  routing T_7_9.sp4_v_t_33 <X> T_7_9.lc_trk_g2_4
 (16 11)  (358 155)  (358 155)  routing T_7_9.sp4_v_t_33 <X> T_7_9.lc_trk_g2_4
 (17 11)  (359 155)  (359 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (364 155)  (364 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (365 155)  (365 155)  routing T_7_9.sp4_h_r_46 <X> T_7_9.lc_trk_g2_6
 (24 11)  (366 155)  (366 155)  routing T_7_9.sp4_h_r_46 <X> T_7_9.lc_trk_g2_6
 (25 11)  (367 155)  (367 155)  routing T_7_9.sp4_h_r_46 <X> T_7_9.lc_trk_g2_6
 (26 11)  (368 155)  (368 155)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 155)  (369 155)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 155)  (370 155)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 155)  (371 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 155)  (378 155)  LC_5 Logic Functioning bit
 (37 11)  (379 155)  (379 155)  LC_5 Logic Functioning bit
 (38 11)  (380 155)  (380 155)  LC_5 Logic Functioning bit
 (42 11)  (384 155)  (384 155)  LC_5 Logic Functioning bit
 (25 12)  (367 156)  (367 156)  routing T_7_9.sp4_h_r_34 <X> T_7_9.lc_trk_g3_2
 (28 12)  (370 156)  (370 156)  routing T_7_9.lc_trk_g2_3 <X> T_7_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 156)  (371 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 156)  (374 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 156)  (375 156)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 156)  (376 156)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 156)  (378 156)  LC_6 Logic Functioning bit
 (38 12)  (380 156)  (380 156)  LC_6 Logic Functioning bit
 (41 12)  (383 156)  (383 156)  LC_6 Logic Functioning bit
 (43 12)  (385 156)  (385 156)  LC_6 Logic Functioning bit
 (52 12)  (394 156)  (394 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (364 157)  (364 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 157)  (365 157)  routing T_7_9.sp4_h_r_34 <X> T_7_9.lc_trk_g3_2
 (24 13)  (366 157)  (366 157)  routing T_7_9.sp4_h_r_34 <X> T_7_9.lc_trk_g3_2
 (29 13)  (371 157)  (371 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 157)  (372 157)  routing T_7_9.lc_trk_g2_3 <X> T_7_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 157)  (373 157)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 157)  (374 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (375 157)  (375 157)  routing T_7_9.lc_trk_g2_0 <X> T_7_9.input_2_6
 (36 13)  (378 157)  (378 157)  LC_6 Logic Functioning bit
 (38 13)  (380 157)  (380 157)  LC_6 Logic Functioning bit
 (39 13)  (381 157)  (381 157)  LC_6 Logic Functioning bit
 (41 13)  (383 157)  (383 157)  LC_6 Logic Functioning bit
 (15 14)  (357 158)  (357 158)  routing T_7_9.sp4_v_t_32 <X> T_7_9.lc_trk_g3_5
 (16 14)  (358 158)  (358 158)  routing T_7_9.sp4_v_t_32 <X> T_7_9.lc_trk_g3_5
 (17 14)  (359 158)  (359 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (370 158)  (370 158)  routing T_7_9.lc_trk_g2_0 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 158)  (371 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 158)  (373 158)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 158)  (374 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 158)  (375 158)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (39 14)  (381 158)  (381 158)  LC_7 Logic Functioning bit
 (43 14)  (385 158)  (385 158)  LC_7 Logic Functioning bit
 (50 14)  (392 158)  (392 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (364 159)  (364 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (365 159)  (365 159)  routing T_7_9.sp12_v_b_14 <X> T_7_9.lc_trk_g3_6
 (26 15)  (368 159)  (368 159)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 159)  (369 159)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 159)  (370 159)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 159)  (371 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 159)  (373 159)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 159)  (378 159)  LC_7 Logic Functioning bit
 (37 15)  (379 159)  (379 159)  LC_7 Logic Functioning bit
 (38 15)  (380 159)  (380 159)  LC_7 Logic Functioning bit
 (40 15)  (382 159)  (382 159)  LC_7 Logic Functioning bit
 (41 15)  (383 159)  (383 159)  LC_7 Logic Functioning bit
 (42 15)  (384 159)  (384 159)  LC_7 Logic Functioning bit


RAM_Tile_8_9

 (4 0)  (400 144)  (400 144)  routing T_8_9.sp4_v_t_37 <X> T_8_9.sp4_v_b_0
 (13 0)  (409 144)  (409 144)  routing T_8_9.sp4_v_t_39 <X> T_8_9.sp4_v_b_2
 (15 0)  (411 144)  (411 144)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g0_1
 (16 0)  (412 144)  (412 144)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g0_1
 (17 0)  (413 144)  (413 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 144)  (414 144)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g0_1
 (22 0)  (418 144)  (418 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (404 145)  (404 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (9 1)  (405 145)  (405 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (10 1)  (406 145)  (406 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (21 1)  (417 145)  (417 145)  routing T_8_9.sp4_r_v_b_32 <X> T_8_9.lc_trk_g0_3
 (26 1)  (422 145)  (422 145)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input0_0
 (28 1)  (424 145)  (424 145)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input0_0
 (29 1)  (425 145)  (425 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 146)  (411 146)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (16 2)  (412 146)  (412 146)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (17 2)  (413 146)  (413 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_v_b_20 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_v_b_20 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (18 3)  (414 147)  (414 147)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (29 3)  (425 147)  (425 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (3 4)  (399 148)  (399 148)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0
 (11 4)  (407 148)  (407 148)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (13 4)  (409 148)  (409 148)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (3 5)  (399 149)  (399 149)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0
 (12 5)  (408 149)  (408 149)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (14 5)  (410 149)  (410 149)  routing T_8_9.sp4_r_v_b_24 <X> T_8_9.lc_trk_g1_0
 (17 5)  (413 149)  (413 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (423 149)  (423 149)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_2
 (28 5)  (424 149)  (424 149)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_2
 (29 5)  (425 149)  (425 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (16 6)  (412 150)  (412 150)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 150)  (414 150)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (22 6)  (418 150)  (418 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 150)  (419 150)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (24 6)  (420 150)  (420 150)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (21 7)  (417 151)  (417 151)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (27 7)  (423 151)  (423 151)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.input0_3
 (28 7)  (424 151)  (424 151)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.input0_3
 (29 7)  (425 151)  (425 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (4 8)  (400 152)  (400 152)  routing T_8_9.sp4_v_t_43 <X> T_8_9.sp4_v_b_6
 (10 8)  (406 152)  (406 152)  routing T_8_9.sp4_v_t_39 <X> T_8_9.sp4_h_r_7
 (25 8)  (421 152)  (421 152)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (26 8)  (422 152)  (422 152)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.input0_4
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_bram/ram/WDATA_11
 (8 9)  (404 153)  (404 153)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_7
 (9 9)  (405 153)  (405 153)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_7
 (22 9)  (418 153)  (418 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 153)  (419 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (24 9)  (420 153)  (420 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (25 9)  (421 153)  (421 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (29 9)  (425 153)  (425 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (36 9)  (432 153)  (432 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (21 10)  (417 154)  (417 154)  routing T_8_9.sp4_h_l_26 <X> T_8_9.lc_trk_g2_7
 (22 10)  (418 154)  (418 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 154)  (419 154)  routing T_8_9.sp4_h_l_26 <X> T_8_9.lc_trk_g2_7
 (24 10)  (420 154)  (420 154)  routing T_8_9.sp4_h_l_26 <X> T_8_9.lc_trk_g2_7
 (26 10)  (422 154)  (422 154)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_5
 (35 10)  (431 154)  (431 154)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input2_5
 (26 11)  (422 155)  (422 155)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_5
 (28 11)  (424 155)  (424 155)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_5
 (29 11)  (425 155)  (425 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (428 155)  (428 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (429 155)  (429 155)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input2_5
 (34 11)  (430 155)  (430 155)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input2_5
 (10 12)  (406 156)  (406 156)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_h_r_10
 (17 12)  (413 156)  (413 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (418 156)  (418 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (422 156)  (422 156)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (4 13)  (400 157)  (400 157)  routing T_8_9.sp4_v_t_41 <X> T_8_9.sp4_h_r_9
 (5 13)  (401 157)  (401 157)  routing T_8_9.sp4_h_r_9 <X> T_8_9.sp4_v_b_9
 (14 13)  (410 157)  (410 157)  routing T_8_9.sp4_r_v_b_40 <X> T_8_9.lc_trk_g3_0
 (17 13)  (413 157)  (413 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 157)  (414 157)  routing T_8_9.sp4_r_v_b_41 <X> T_8_9.lc_trk_g3_1
 (26 13)  (422 157)  (422 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (27 13)  (423 157)  (423 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (29 13)  (425 157)  (425 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 157)  (428 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 157)  (429 157)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input2_6
 (34 13)  (430 157)  (430 157)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input2_6
 (35 13)  (431 157)  (431 157)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input2_6
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (410 159)  (410 159)  routing T_8_9.sp4_r_v_b_44 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (423 159)  (423 159)  routing T_8_9.lc_trk_g1_0 <X> T_8_9.input0_7
 (29 15)  (425 159)  (425 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 159)  (428 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 159)  (431 159)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.input2_7


LogicTile_9_9

 (13 0)  (451 144)  (451 144)  routing T_9_9.sp4_v_t_39 <X> T_9_9.sp4_v_b_2
 (8 1)  (446 145)  (446 145)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_v_b_1
 (10 1)  (448 145)  (448 145)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_v_b_1
 (12 2)  (450 146)  (450 146)  routing T_9_9.sp4_v_t_39 <X> T_9_9.sp4_h_l_39
 (11 3)  (449 147)  (449 147)  routing T_9_9.sp4_v_t_39 <X> T_9_9.sp4_h_l_39
 (9 9)  (447 153)  (447 153)  routing T_9_9.sp4_v_t_42 <X> T_9_9.sp4_v_b_7
 (8 10)  (446 154)  (446 154)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_h_l_42
 (9 10)  (447 154)  (447 154)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_h_l_42
 (10 10)  (448 154)  (448 154)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_h_l_42
 (13 12)  (451 156)  (451 156)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_v_b_11


LogicTile_10_9

 (4 5)  (496 149)  (496 149)  routing T_10_9.sp4_v_t_47 <X> T_10_9.sp4_h_r_3
 (7 11)  (499 155)  (499 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 11)  (553 155)  (553 155)  Column buffer control bit: LH_colbuf_cntl_2

 (3 12)  (549 156)  (549 156)  routing T_11_9.sp12_v_t_22 <X> T_11_9.sp12_h_r_1
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (9 0)  (609 144)  (609 144)  routing T_12_9.sp4_h_l_47 <X> T_12_9.sp4_h_r_1
 (10 0)  (610 144)  (610 144)  routing T_12_9.sp4_h_l_47 <X> T_12_9.sp4_h_r_1
 (22 1)  (622 145)  (622 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 145)  (623 145)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g0_2
 (24 1)  (624 145)  (624 145)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g0_2
 (25 1)  (625 145)  (625 145)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g0_2
 (3 6)  (603 150)  (603 150)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23
 (12 6)  (612 150)  (612 150)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_h_l_40
 (15 6)  (615 150)  (615 150)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (17 6)  (617 150)  (617 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 150)  (618 150)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (26 6)  (626 150)  (626 150)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 150)  (630 150)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (37 6)  (637 150)  (637 150)  LC_3 Logic Functioning bit
 (39 6)  (639 150)  (639 150)  LC_3 Logic Functioning bit
 (43 6)  (643 150)  (643 150)  LC_3 Logic Functioning bit
 (3 7)  (603 151)  (603 151)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23
 (11 7)  (611 151)  (611 151)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_h_l_40
 (18 7)  (618 151)  (618 151)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (26 7)  (626 151)  (626 151)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 151)  (631 151)  routing T_12_9.lc_trk_g0_2 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 151)  (632 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 151)  (633 151)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.input_2_3
 (35 7)  (635 151)  (635 151)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.input_2_3
 (37 7)  (637 151)  (637 151)  LC_3 Logic Functioning bit
 (39 7)  (639 151)  (639 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (51 7)  (651 151)  (651 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (611 152)  (611 152)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_v_b_8
 (22 8)  (622 152)  (622 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 152)  (623 152)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (24 8)  (624 152)  (624 152)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (12 9)  (612 153)  (612 153)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_v_b_8
 (21 9)  (621 153)  (621 153)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (3 10)  (603 154)  (603 154)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_h_l_22
 (21 10)  (621 154)  (621 154)  routing T_12_9.rgt_op_7 <X> T_12_9.lc_trk_g2_7
 (22 10)  (622 154)  (622 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 154)  (624 154)  routing T_12_9.rgt_op_7 <X> T_12_9.lc_trk_g2_7
 (3 11)  (603 155)  (603 155)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_h_l_22
 (9 12)  (609 156)  (609 156)  routing T_12_9.sp4_v_t_47 <X> T_12_9.sp4_h_r_10
 (12 12)  (612 156)  (612 156)  routing T_12_9.sp4_h_l_45 <X> T_12_9.sp4_h_r_11
 (4 13)  (604 157)  (604 157)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_r_9
 (13 13)  (613 157)  (613 157)  routing T_12_9.sp4_h_l_45 <X> T_12_9.sp4_h_r_11
 (3 14)  (603 158)  (603 158)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_v_t_22
 (3 15)  (603 159)  (603 159)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_v_t_22
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (21 0)  (675 144)  (675 144)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g0_3
 (22 0)  (676 144)  (676 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 144)  (677 144)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g0_3
 (24 0)  (678 144)  (678 144)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g0_3
 (26 0)  (680 144)  (680 144)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 144)  (684 144)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 144)  (688 144)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 144)  (689 144)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.input_2_0
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (37 0)  (691 144)  (691 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (43 0)  (697 144)  (697 144)  LC_0 Logic Functioning bit
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 145)  (688 145)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.input_2_0
 (35 1)  (689 145)  (689 145)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.input_2_0
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (43 1)  (697 145)  (697 145)  LC_0 Logic Functioning bit
 (51 1)  (705 145)  (705 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (25 2)  (679 146)  (679 146)  routing T_13_9.sp12_h_l_5 <X> T_13_9.lc_trk_g0_6
 (22 3)  (676 147)  (676 147)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (678 147)  (678 147)  routing T_13_9.sp12_h_l_5 <X> T_13_9.lc_trk_g0_6
 (25 3)  (679 147)  (679 147)  routing T_13_9.sp12_h_l_5 <X> T_13_9.lc_trk_g0_6
 (26 4)  (680 148)  (680 148)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 148)  (682 148)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 148)  (684 148)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 148)  (689 148)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.input_2_2
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (37 4)  (691 148)  (691 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (43 4)  (697 148)  (697 148)  LC_2 Logic Functioning bit
 (26 5)  (680 149)  (680 149)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 149)  (685 149)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 149)  (686 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 149)  (687 149)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.input_2_2
 (35 5)  (689 149)  (689 149)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.input_2_2
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (38 5)  (692 149)  (692 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (48 5)  (702 149)  (702 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (675 150)  (675 150)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g1_7
 (22 6)  (676 150)  (676 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 150)  (677 150)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g1_7
 (24 6)  (678 150)  (678 150)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g1_7
 (14 7)  (668 151)  (668 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (15 7)  (669 151)  (669 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (16 7)  (670 151)  (670 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (17 7)  (671 151)  (671 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (675 151)  (675 151)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g1_7
 (5 8)  (659 152)  (659 152)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_r_6
 (17 10)  (671 154)  (671 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (675 154)  (675 154)  routing T_13_9.wire_logic_cluster/lc_7/out <X> T_13_9.lc_trk_g2_7
 (22 10)  (676 154)  (676 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 154)  (679 154)  routing T_13_9.sp4_v_b_38 <X> T_13_9.lc_trk_g2_6
 (18 11)  (672 155)  (672 155)  routing T_13_9.sp4_r_v_b_37 <X> T_13_9.lc_trk_g2_5
 (22 11)  (676 155)  (676 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 155)  (677 155)  routing T_13_9.sp4_v_b_38 <X> T_13_9.lc_trk_g2_6
 (25 11)  (679 155)  (679 155)  routing T_13_9.sp4_v_b_38 <X> T_13_9.lc_trk_g2_6
 (15 14)  (669 158)  (669 158)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (672 158)  (672 158)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (26 14)  (680 158)  (680 158)  routing T_13_9.lc_trk_g2_5 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 158)  (681 158)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 158)  (684 158)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 158)  (685 158)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (18 15)  (672 159)  (672 159)  routing T_13_9.sp12_v_t_2 <X> T_13_9.lc_trk_g3_5
 (28 15)  (682 159)  (682 159)  routing T_13_9.lc_trk_g2_5 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 159)  (683 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 159)  (685 159)  routing T_13_9.lc_trk_g0_6 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 159)  (690 159)  LC_7 Logic Functioning bit
 (37 15)  (691 159)  (691 159)  LC_7 Logic Functioning bit
 (38 15)  (692 159)  (692 159)  LC_7 Logic Functioning bit
 (39 15)  (693 159)  (693 159)  LC_7 Logic Functioning bit


LogicTile_14_9

 (14 0)  (722 144)  (722 144)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (14 1)  (722 145)  (722 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (15 1)  (723 145)  (723 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (16 1)  (724 145)  (724 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (17 1)  (725 145)  (725 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (13 2)  (721 146)  (721 146)  routing T_14_9.sp4_h_r_2 <X> T_14_9.sp4_v_t_39
 (14 2)  (722 146)  (722 146)  routing T_14_9.sp4_h_l_1 <X> T_14_9.lc_trk_g0_4
 (22 2)  (730 146)  (730 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (12 3)  (720 147)  (720 147)  routing T_14_9.sp4_h_r_2 <X> T_14_9.sp4_v_t_39
 (15 3)  (723 147)  (723 147)  routing T_14_9.sp4_h_l_1 <X> T_14_9.lc_trk_g0_4
 (16 3)  (724 147)  (724 147)  routing T_14_9.sp4_h_l_1 <X> T_14_9.lc_trk_g0_4
 (17 3)  (725 147)  (725 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 147)  (729 147)  routing T_14_9.sp4_r_v_b_31 <X> T_14_9.lc_trk_g0_7
 (22 3)  (730 147)  (730 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 147)  (731 147)  routing T_14_9.sp4_h_r_6 <X> T_14_9.lc_trk_g0_6
 (24 3)  (732 147)  (732 147)  routing T_14_9.sp4_h_r_6 <X> T_14_9.lc_trk_g0_6
 (25 3)  (733 147)  (733 147)  routing T_14_9.sp4_h_r_6 <X> T_14_9.lc_trk_g0_6
 (15 4)  (723 148)  (723 148)  routing T_14_9.bot_op_1 <X> T_14_9.lc_trk_g1_1
 (17 4)  (725 148)  (725 148)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (730 149)  (730 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 149)  (731 149)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g1_2
 (24 5)  (732 149)  (732 149)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g1_2
 (25 5)  (733 149)  (733 149)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g1_2
 (14 7)  (722 151)  (722 151)  routing T_14_9.top_op_4 <X> T_14_9.lc_trk_g1_4
 (15 7)  (723 151)  (723 151)  routing T_14_9.top_op_4 <X> T_14_9.lc_trk_g1_4
 (17 7)  (725 151)  (725 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (723 152)  (723 152)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (16 8)  (724 152)  (724 152)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (17 8)  (725 152)  (725 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (736 152)  (736 152)  routing T_14_9.lc_trk_g2_1 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (38 8)  (746 152)  (746 152)  LC_4 Logic Functioning bit
 (41 8)  (749 152)  (749 152)  LC_4 Logic Functioning bit
 (43 8)  (751 152)  (751 152)  LC_4 Logic Functioning bit
 (18 9)  (726 153)  (726 153)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 153)  (739 153)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (14 10)  (722 154)  (722 154)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g0_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 154)  (736 154)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 154)  (738 154)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 154)  (742 154)  routing T_14_9.lc_trk_g1_1 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (38 10)  (746 154)  (746 154)  LC_5 Logic Functioning bit
 (40 10)  (748 154)  (748 154)  LC_5 Logic Functioning bit
 (42 10)  (750 154)  (750 154)  LC_5 Logic Functioning bit
 (43 10)  (751 154)  (751 154)  LC_5 Logic Functioning bit
 (46 10)  (754 154)  (754 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 154)  (758 154)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 155)  (722 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (15 11)  (723 155)  (723 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (16 11)  (724 155)  (724 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g0_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 155)  (749 155)  LC_5 Logic Functioning bit
 (42 11)  (750 155)  (750 155)  LC_5 Logic Functioning bit
 (43 11)  (751 155)  (751 155)  LC_5 Logic Functioning bit
 (15 12)  (723 156)  (723 156)  routing T_14_9.sp4_h_r_33 <X> T_14_9.lc_trk_g3_1
 (16 12)  (724 156)  (724 156)  routing T_14_9.sp4_h_r_33 <X> T_14_9.lc_trk_g3_1
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 156)  (726 156)  routing T_14_9.sp4_h_r_33 <X> T_14_9.lc_trk_g3_1
 (26 12)  (734 156)  (734 156)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 156)  (735 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 156)  (736 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 156)  (737 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 156)  (738 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 156)  (739 156)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 156)  (742 156)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 156)  (748 156)  LC_6 Logic Functioning bit
 (47 12)  (755 156)  (755 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 156)  (758 156)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (760 156)  (760 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (734 157)  (734 157)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 157)  (737 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 157)  (738 157)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (51 13)  (759 157)  (759 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (733 158)  (733 158)  routing T_14_9.rgt_op_6 <X> T_14_9.lc_trk_g3_6
 (29 14)  (737 158)  (737 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 158)  (738 158)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 158)  (741 158)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 158)  (742 158)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 158)  (744 158)  LC_7 Logic Functioning bit
 (37 14)  (745 158)  (745 158)  LC_7 Logic Functioning bit
 (38 14)  (746 158)  (746 158)  LC_7 Logic Functioning bit
 (39 14)  (747 158)  (747 158)  LC_7 Logic Functioning bit
 (41 14)  (749 158)  (749 158)  LC_7 Logic Functioning bit
 (43 14)  (751 158)  (751 158)  LC_7 Logic Functioning bit
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 159)  (730 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 159)  (732 159)  routing T_14_9.rgt_op_6 <X> T_14_9.lc_trk_g3_6
 (26 15)  (734 159)  (734 159)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 159)  (735 159)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 159)  (737 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 159)  (744 159)  LC_7 Logic Functioning bit
 (38 15)  (746 159)  (746 159)  LC_7 Logic Functioning bit


LogicTile_15_9

 (22 1)  (784 145)  (784 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (21 8)  (783 152)  (783 152)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g2_3
 (22 8)  (784 152)  (784 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 152)  (786 152)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g2_3
 (15 10)  (777 154)  (777 154)  routing T_15_9.sp12_v_t_2 <X> T_15_9.lc_trk_g2_5
 (17 10)  (779 154)  (779 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (780 154)  (780 154)  routing T_15_9.sp12_v_t_2 <X> T_15_9.lc_trk_g2_5
 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (780 155)  (780 155)  routing T_15_9.sp12_v_t_2 <X> T_15_9.lc_trk_g2_5
 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 155)  (786 155)  routing T_15_9.tnl_op_6 <X> T_15_9.lc_trk_g2_6
 (25 11)  (787 155)  (787 155)  routing T_15_9.tnl_op_6 <X> T_15_9.lc_trk_g2_6
 (26 12)  (788 156)  (788 156)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 156)  (790 156)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 156)  (791 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 156)  (792 156)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 156)  (794 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 156)  (795 156)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 156)  (798 156)  LC_6 Logic Functioning bit
 (40 12)  (802 156)  (802 156)  LC_6 Logic Functioning bit
 (41 12)  (803 156)  (803 156)  LC_6 Logic Functioning bit
 (43 12)  (805 156)  (805 156)  LC_6 Logic Functioning bit
 (46 12)  (808 156)  (808 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (788 157)  (788 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 157)  (790 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 157)  (791 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 157)  (793 157)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 157)  (794 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 157)  (797 157)  routing T_15_9.lc_trk_g0_2 <X> T_15_9.input_2_6
 (36 13)  (798 157)  (798 157)  LC_6 Logic Functioning bit
 (40 13)  (802 157)  (802 157)  LC_6 Logic Functioning bit
 (41 13)  (803 157)  (803 157)  LC_6 Logic Functioning bit
 (42 13)  (804 157)  (804 157)  LC_6 Logic Functioning bit
 (4 15)  (766 159)  (766 159)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_h_l_44
 (6 15)  (768 159)  (768 159)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_h_l_44
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (12 0)  (828 144)  (828 144)  routing T_16_9.sp4_h_l_46 <X> T_16_9.sp4_h_r_2
 (21 0)  (837 144)  (837 144)  routing T_16_9.sp4_h_r_19 <X> T_16_9.lc_trk_g0_3
 (22 0)  (838 144)  (838 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 144)  (839 144)  routing T_16_9.sp4_h_r_19 <X> T_16_9.lc_trk_g0_3
 (24 0)  (840 144)  (840 144)  routing T_16_9.sp4_h_r_19 <X> T_16_9.lc_trk_g0_3
 (13 1)  (829 145)  (829 145)  routing T_16_9.sp4_h_l_46 <X> T_16_9.sp4_h_r_2
 (21 1)  (837 145)  (837 145)  routing T_16_9.sp4_h_r_19 <X> T_16_9.lc_trk_g0_3
 (28 4)  (844 148)  (844 148)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 148)  (845 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 148)  (848 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 148)  (849 148)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 148)  (852 148)  LC_2 Logic Functioning bit
 (37 4)  (853 148)  (853 148)  LC_2 Logic Functioning bit
 (38 4)  (854 148)  (854 148)  LC_2 Logic Functioning bit
 (39 4)  (855 148)  (855 148)  LC_2 Logic Functioning bit
 (41 4)  (857 148)  (857 148)  LC_2 Logic Functioning bit
 (43 4)  (859 148)  (859 148)  LC_2 Logic Functioning bit
 (27 5)  (843 149)  (843 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 149)  (844 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 149)  (845 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 149)  (847 149)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 149)  (852 149)  LC_2 Logic Functioning bit
 (38 5)  (854 149)  (854 149)  LC_2 Logic Functioning bit
 (15 6)  (831 150)  (831 150)  routing T_16_9.sp4_h_r_5 <X> T_16_9.lc_trk_g1_5
 (16 6)  (832 150)  (832 150)  routing T_16_9.sp4_h_r_5 <X> T_16_9.lc_trk_g1_5
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (838 150)  (838 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 150)  (840 150)  routing T_16_9.top_op_7 <X> T_16_9.lc_trk_g1_7
 (28 6)  (844 150)  (844 150)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 150)  (847 150)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 150)  (850 150)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 150)  (856 150)  LC_3 Logic Functioning bit
 (42 6)  (858 150)  (858 150)  LC_3 Logic Functioning bit
 (50 6)  (866 150)  (866 150)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 151)  (831 151)  routing T_16_9.bot_op_4 <X> T_16_9.lc_trk_g1_4
 (17 7)  (833 151)  (833 151)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (834 151)  (834 151)  routing T_16_9.sp4_h_r_5 <X> T_16_9.lc_trk_g1_5
 (21 7)  (837 151)  (837 151)  routing T_16_9.top_op_7 <X> T_16_9.lc_trk_g1_7
 (26 7)  (842 151)  (842 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 151)  (843 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 151)  (844 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 151)  (846 151)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 151)  (847 151)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (38 7)  (854 151)  (854 151)  LC_3 Logic Functioning bit
 (39 7)  (855 151)  (855 151)  LC_3 Logic Functioning bit
 (40 7)  (856 151)  (856 151)  LC_3 Logic Functioning bit
 (41 7)  (857 151)  (857 151)  LC_3 Logic Functioning bit
 (43 7)  (859 151)  (859 151)  LC_3 Logic Functioning bit
 (14 8)  (830 152)  (830 152)  routing T_16_9.rgt_op_0 <X> T_16_9.lc_trk_g2_0
 (16 8)  (832 152)  (832 152)  routing T_16_9.sp4_v_t_12 <X> T_16_9.lc_trk_g2_1
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 152)  (834 152)  routing T_16_9.sp4_v_t_12 <X> T_16_9.lc_trk_g2_1
 (21 8)  (837 152)  (837 152)  routing T_16_9.sp4_h_r_43 <X> T_16_9.lc_trk_g2_3
 (22 8)  (838 152)  (838 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 152)  (839 152)  routing T_16_9.sp4_h_r_43 <X> T_16_9.lc_trk_g2_3
 (24 8)  (840 152)  (840 152)  routing T_16_9.sp4_h_r_43 <X> T_16_9.lc_trk_g2_3
 (28 8)  (844 152)  (844 152)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 152)  (846 152)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 152)  (851 152)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_4
 (42 8)  (858 152)  (858 152)  LC_4 Logic Functioning bit
 (51 8)  (867 152)  (867 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (831 153)  (831 153)  routing T_16_9.rgt_op_0 <X> T_16_9.lc_trk_g2_0
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (837 153)  (837 153)  routing T_16_9.sp4_h_r_43 <X> T_16_9.lc_trk_g2_3
 (22 9)  (838 153)  (838 153)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (839 153)  (839 153)  routing T_16_9.sp12_v_b_18 <X> T_16_9.lc_trk_g2_2
 (25 9)  (841 153)  (841 153)  routing T_16_9.sp12_v_b_18 <X> T_16_9.lc_trk_g2_2
 (26 9)  (842 153)  (842 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 153)  (843 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 153)  (844 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 153)  (845 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 153)  (847 153)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 153)  (848 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 153)  (849 153)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_4
 (35 9)  (851 153)  (851 153)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_4
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (837 154)  (837 154)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (22 10)  (838 154)  (838 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 154)  (839 154)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (21 11)  (837 155)  (837 155)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (832 156)  (832 156)  routing T_16_9.sp4_v_b_33 <X> T_16_9.lc_trk_g3_1
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 156)  (834 156)  routing T_16_9.sp4_v_b_33 <X> T_16_9.lc_trk_g3_1
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (24 12)  (840 156)  (840 156)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (27 12)  (843 156)  (843 156)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 156)  (846 156)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 156)  (849 156)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 156)  (850 156)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 156)  (853 156)  LC_6 Logic Functioning bit
 (39 12)  (855 156)  (855 156)  LC_6 Logic Functioning bit
 (40 12)  (856 156)  (856 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (43 12)  (859 156)  (859 156)  LC_6 Logic Functioning bit
 (18 13)  (834 157)  (834 157)  routing T_16_9.sp4_v_b_33 <X> T_16_9.lc_trk_g3_1
 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (22 13)  (838 157)  (838 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 157)  (841 157)  routing T_16_9.sp4_r_v_b_42 <X> T_16_9.lc_trk_g3_2
 (26 13)  (842 157)  (842 157)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 157)  (844 157)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 157)  (845 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 157)  (847 157)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 157)  (848 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 157)  (849 157)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.input_2_6
 (40 13)  (856 157)  (856 157)  LC_6 Logic Functioning bit
 (41 13)  (857 157)  (857 157)  LC_6 Logic Functioning bit
 (42 13)  (858 157)  (858 157)  LC_6 Logic Functioning bit
 (21 14)  (837 158)  (837 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 158)  (840 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (26 14)  (842 158)  (842 158)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 158)  (843 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 158)  (844 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 158)  (846 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 158)  (847 158)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 158)  (850 158)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (38 14)  (854 158)  (854 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (40 14)  (856 158)  (856 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (46 14)  (862 158)  (862 158)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (866 158)  (866 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (842 159)  (842 159)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 159)  (844 159)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 159)  (845 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 159)  (853 159)  LC_7 Logic Functioning bit
 (38 15)  (854 159)  (854 159)  LC_7 Logic Functioning bit
 (41 15)  (857 159)  (857 159)  LC_7 Logic Functioning bit
 (47 15)  (863 159)  (863 159)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_9

 (22 0)  (896 144)  (896 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (897 144)  (897 144)  routing T_17_9.sp12_h_l_16 <X> T_17_9.lc_trk_g0_3
 (26 0)  (900 144)  (900 144)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (21 1)  (895 145)  (895 145)  routing T_17_9.sp12_h_l_16 <X> T_17_9.lc_trk_g0_3
 (26 1)  (900 145)  (900 145)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 145)  (901 145)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 145)  (904 145)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 146)  (882 146)  routing T_17_9.sp4_h_r_1 <X> T_17_9.sp4_h_l_36
 (14 2)  (888 146)  (888 146)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g0_4
 (31 2)  (905 146)  (905 146)  routing T_17_9.lc_trk_g0_4 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (40 2)  (914 146)  (914 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (45 2)  (919 146)  (919 146)  LC_1 Logic Functioning bit
 (47 2)  (921 146)  (921 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (925 146)  (925 146)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (926 146)  (926 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (891 147)  (891 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (900 147)  (900 147)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 147)  (901 147)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (3 4)  (877 148)  (877 148)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_r_0
 (25 4)  (899 148)  (899 148)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g1_2
 (3 5)  (877 149)  (877 149)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_r_0
 (16 5)  (890 149)  (890 149)  routing T_17_9.sp12_h_r_8 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (896 149)  (896 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 149)  (897 149)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g1_2
 (12 6)  (886 150)  (886 150)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_h_l_40
 (19 6)  (893 150)  (893 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (895 150)  (895 150)  routing T_17_9.sp4_h_l_2 <X> T_17_9.lc_trk_g1_7
 (22 6)  (896 150)  (896 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 150)  (897 150)  routing T_17_9.sp4_h_l_2 <X> T_17_9.lc_trk_g1_7
 (24 6)  (898 150)  (898 150)  routing T_17_9.sp4_h_l_2 <X> T_17_9.lc_trk_g1_7
 (13 7)  (887 151)  (887 151)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_h_l_40
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 152)  (908 152)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (40 8)  (914 152)  (914 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (43 8)  (917 152)  (917 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (15 9)  (889 153)  (889 153)  routing T_17_9.tnr_op_0 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (902 153)  (902 153)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 153)  (903 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 153)  (905 153)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (40 9)  (914 153)  (914 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (43 9)  (917 153)  (917 153)  LC_4 Logic Functioning bit
 (16 13)  (890 157)  (890 157)  routing T_17_9.sp12_v_b_8 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 14)  (895 158)  (895 158)  routing T_17_9.sp4_h_r_39 <X> T_17_9.lc_trk_g3_7
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 158)  (897 158)  routing T_17_9.sp4_h_r_39 <X> T_17_9.lc_trk_g3_7
 (24 14)  (898 158)  (898 158)  routing T_17_9.sp4_h_r_39 <X> T_17_9.lc_trk_g3_7
 (27 14)  (901 158)  (901 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 158)  (903 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 158)  (904 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 158)  (905 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 158)  (907 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 158)  (908 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 158)  (910 158)  LC_7 Logic Functioning bit
 (38 14)  (912 158)  (912 158)  LC_7 Logic Functioning bit
 (41 14)  (915 158)  (915 158)  LC_7 Logic Functioning bit
 (43 14)  (917 158)  (917 158)  LC_7 Logic Functioning bit
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (883 159)  (883 159)  routing T_17_9.sp4_v_b_2 <X> T_17_9.sp4_v_t_47
 (10 15)  (884 159)  (884 159)  routing T_17_9.sp4_v_b_2 <X> T_17_9.sp4_v_t_47
 (27 15)  (901 159)  (901 159)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 159)  (902 159)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 159)  (903 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 159)  (904 159)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 159)  (905 159)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 159)  (911 159)  LC_7 Logic Functioning bit
 (39 15)  (913 159)  (913 159)  LC_7 Logic Functioning bit
 (41 15)  (915 159)  (915 159)  LC_7 Logic Functioning bit
 (43 15)  (917 159)  (917 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (11 3)  (939 147)  (939 147)  routing T_18_9.sp4_h_r_2 <X> T_18_9.sp4_h_l_39
 (4 6)  (932 150)  (932 150)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_v_t_38
 (5 6)  (933 150)  (933 150)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (4 7)  (932 151)  (932 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (5 7)  (933 151)  (933 151)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_v_t_38
 (6 7)  (934 151)  (934 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (7 11)  (935 155)  (935 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (5 10)  (987 154)  (987 154)  routing T_19_9.sp4_v_t_43 <X> T_19_9.sp4_h_l_43
 (6 11)  (988 155)  (988 155)  routing T_19_9.sp4_v_t_43 <X> T_19_9.sp4_h_l_43
 (7 11)  (989 155)  (989 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (1001 159)  (1001 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_9

 (11 7)  (1047 151)  (1047 151)  routing T_20_9.sp4_h_r_9 <X> T_20_9.sp4_h_l_40
 (13 7)  (1049 151)  (1049 151)  routing T_20_9.sp4_h_r_9 <X> T_20_9.sp4_h_l_40
 (7 11)  (1043 155)  (1043 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (9 2)  (1099 146)  (1099 146)  routing T_21_9.sp4_h_r_10 <X> T_21_9.sp4_h_l_36
 (10 2)  (1100 146)  (1100 146)  routing T_21_9.sp4_h_r_10 <X> T_21_9.sp4_h_l_36
 (11 3)  (1101 147)  (1101 147)  routing T_21_9.sp4_h_r_6 <X> T_21_9.sp4_h_l_39
 (13 3)  (1103 147)  (1103 147)  routing T_21_9.sp4_h_r_6 <X> T_21_9.sp4_h_l_39
 (7 11)  (1097 155)  (1097 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (12 2)  (1156 146)  (1156 146)  routing T_22_9.sp4_v_t_45 <X> T_22_9.sp4_h_l_39
 (11 3)  (1155 147)  (1155 147)  routing T_22_9.sp4_v_t_45 <X> T_22_9.sp4_h_l_39
 (13 3)  (1157 147)  (1157 147)  routing T_22_9.sp4_v_t_45 <X> T_22_9.sp4_h_l_39
 (3 10)  (1147 154)  (1147 154)  routing T_22_9.sp12_v_t_22 <X> T_22_9.sp12_h_l_22
 (7 11)  (1151 155)  (1151 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (14 1)  (1212 145)  (1212 145)  routing T_23_9.sp4_h_r_0 <X> T_23_9.lc_trk_g0_0
 (15 1)  (1213 145)  (1213 145)  routing T_23_9.sp4_h_r_0 <X> T_23_9.lc_trk_g0_0
 (16 1)  (1214 145)  (1214 145)  routing T_23_9.sp4_h_r_0 <X> T_23_9.lc_trk_g0_0
 (17 1)  (1215 145)  (1215 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (15 8)  (1213 152)  (1213 152)  routing T_23_9.sp4_v_t_28 <X> T_23_9.lc_trk_g2_1
 (16 8)  (1214 152)  (1214 152)  routing T_23_9.sp4_v_t_28 <X> T_23_9.lc_trk_g2_1
 (17 8)  (1215 152)  (1215 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 12)  (1212 156)  (1212 156)  routing T_23_9.sp4_h_l_21 <X> T_23_9.lc_trk_g3_0
 (27 12)  (1225 156)  (1225 156)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 156)  (1226 156)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 156)  (1227 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 156)  (1230 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 156)  (1231 156)  routing T_23_9.lc_trk_g2_1 <X> T_23_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 156)  (1234 156)  LC_6 Logic Functioning bit
 (38 12)  (1236 156)  (1236 156)  LC_6 Logic Functioning bit
 (41 12)  (1239 156)  (1239 156)  LC_6 Logic Functioning bit
 (43 12)  (1241 156)  (1241 156)  LC_6 Logic Functioning bit
 (3 13)  (1201 157)  (1201 157)  routing T_23_9.sp12_h_l_22 <X> T_23_9.sp12_h_r_1
 (15 13)  (1213 157)  (1213 157)  routing T_23_9.sp4_h_l_21 <X> T_23_9.lc_trk_g3_0
 (16 13)  (1214 157)  (1214 157)  routing T_23_9.sp4_h_l_21 <X> T_23_9.lc_trk_g3_0
 (17 13)  (1215 157)  (1215 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (29 13)  (1227 157)  (1227 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 157)  (1235 157)  LC_6 Logic Functioning bit
 (39 13)  (1237 157)  (1237 157)  LC_6 Logic Functioning bit
 (41 13)  (1239 157)  (1239 157)  LC_6 Logic Functioning bit
 (43 13)  (1241 157)  (1241 157)  LC_6 Logic Functioning bit
 (47 13)  (1245 157)  (1245 157)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (3 15)  (1201 159)  (1201 159)  routing T_23_9.sp12_h_l_22 <X> T_23_9.sp12_v_t_22
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (22 4)  (1274 148)  (1274 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1273 149)  (1273 149)  routing T_24_9.sp4_r_v_b_27 <X> T_24_9.lc_trk_g1_3
 (26 6)  (1278 150)  (1278 150)  routing T_24_9.lc_trk_g2_5 <X> T_24_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 150)  (1279 150)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 150)  (1280 150)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 150)  (1281 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 150)  (1284 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 150)  (1286 150)  routing T_24_9.lc_trk_g1_3 <X> T_24_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 150)  (1293 150)  LC_3 Logic Functioning bit
 (28 7)  (1280 151)  (1280 151)  routing T_24_9.lc_trk_g2_5 <X> T_24_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 151)  (1281 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 151)  (1282 151)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 151)  (1283 151)  routing T_24_9.lc_trk_g1_3 <X> T_24_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 151)  (1284 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1285 151)  (1285 151)  routing T_24_9.lc_trk_g3_2 <X> T_24_9.input_2_3
 (34 7)  (1286 151)  (1286 151)  routing T_24_9.lc_trk_g3_2 <X> T_24_9.input_2_3
 (35 7)  (1287 151)  (1287 151)  routing T_24_9.lc_trk_g3_2 <X> T_24_9.input_2_3
 (52 7)  (1304 151)  (1304 151)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 10)  (1269 154)  (1269 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (1274 156)  (1274 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (1274 157)  (1274 157)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1275 157)  (1275 157)  routing T_24_9.sp12_v_t_9 <X> T_24_9.lc_trk_g3_2


RAM_Tile_25_9

 (11 0)  (1317 144)  (1317 144)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_2
 (13 0)  (1319 144)  (1319 144)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_2
 (22 0)  (1328 144)  (1328 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 145)  (1327 145)  routing T_25_9.sp4_r_v_b_32 <X> T_25_9.lc_trk_g0_3
 (26 1)  (1332 145)  (1332 145)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_0
 (27 1)  (1333 145)  (1333 145)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_0
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 146)  (1309 146)  routing T_25_9.sp12_v_t_23 <X> T_25_9.sp12_h_l_23
 (26 2)  (1332 146)  (1332 146)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.input0_1
 (14 3)  (1320 147)  (1320 147)  routing T_25_9.sp4_r_v_b_28 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1333 147)  (1333 147)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.input0_1
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (10 4)  (1316 148)  (1316 148)  routing T_25_9.sp4_v_t_46 <X> T_25_9.sp4_h_r_4
 (17 4)  (1323 148)  (1323 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1324 149)  (1324 149)  routing T_25_9.sp4_r_v_b_25 <X> T_25_9.lc_trk_g1_1
 (27 5)  (1333 149)  (1333 149)  routing T_25_9.lc_trk_g1_1 <X> T_25_9.input0_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (14 7)  (1320 151)  (1320 151)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g1_4
 (15 7)  (1321 151)  (1321 151)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g1_4
 (16 7)  (1322 151)  (1322 151)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g1_4
 (17 7)  (1323 151)  (1323 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1328 151)  (1328 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 151)  (1329 151)  routing T_25_9.sp4_h_r_6 <X> T_25_9.lc_trk_g1_6
 (24 7)  (1330 151)  (1330 151)  routing T_25_9.sp4_h_r_6 <X> T_25_9.lc_trk_g1_6
 (25 7)  (1331 151)  (1331 151)  routing T_25_9.sp4_h_r_6 <X> T_25_9.lc_trk_g1_6
 (26 7)  (1332 151)  (1332 151)  routing T_25_9.lc_trk_g0_3 <X> T_25_9.input0_3
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (5 8)  (1311 152)  (1311 152)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_h_r_6
 (6 8)  (1312 152)  (1312 152)  routing T_25_9.sp4_v_t_38 <X> T_25_9.sp4_v_b_6
 (16 8)  (1322 152)  (1322 152)  routing T_25_9.sp12_v_t_14 <X> T_25_9.lc_trk_g2_1
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1332 152)  (1332 152)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.input0_4
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (5 9)  (1311 153)  (1311 153)  routing T_25_9.sp4_v_t_38 <X> T_25_9.sp4_v_b_6
 (18 9)  (1324 153)  (1324 153)  routing T_25_9.sp12_v_t_14 <X> T_25_9.lc_trk_g2_1
 (28 9)  (1334 153)  (1334 153)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.input0_4
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (37 9)  (1343 153)  (1343 153)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (12 10)  (1318 154)  (1318 154)  routing T_25_9.sp4_v_t_45 <X> T_25_9.sp4_h_l_45
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1332 154)  (1332 154)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (35 10)  (1341 154)  (1341 154)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input2_5
 (4 11)  (1310 155)  (1310 155)  routing T_25_9.sp4_v_b_1 <X> T_25_9.sp4_h_l_43
 (11 11)  (1317 155)  (1317 155)  routing T_25_9.sp4_v_t_45 <X> T_25_9.sp4_h_l_45
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 155)  (1327 155)  routing T_25_9.sp4_r_v_b_39 <X> T_25_9.lc_trk_g2_7
 (26 11)  (1332 155)  (1332 155)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (27 11)  (1333 155)  (1333 155)  routing T_25_9.lc_trk_g1_6 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 155)  (1339 155)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input2_5
 (35 11)  (1341 155)  (1341 155)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input2_5
 (6 12)  (1312 156)  (1312 156)  routing T_25_9.sp4_h_r_4 <X> T_25_9.sp4_v_b_9
 (13 12)  (1319 156)  (1319 156)  routing T_25_9.sp4_v_t_46 <X> T_25_9.sp4_v_b_11
 (22 12)  (1328 156)  (1328 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 156)  (1329 156)  routing T_25_9.sp4_v_b_43 <X> T_25_9.lc_trk_g3_3
 (24 12)  (1330 156)  (1330 156)  routing T_25_9.sp4_v_b_43 <X> T_25_9.lc_trk_g3_3
 (25 12)  (1331 156)  (1331 156)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (26 12)  (1332 156)  (1332 156)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.input0_6
 (35 12)  (1341 156)  (1341 156)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input2_6
 (22 13)  (1328 157)  (1328 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 157)  (1329 157)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (25 13)  (1331 157)  (1331 157)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 157)  (1339 157)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input2_6
 (34 13)  (1340 157)  (1340 157)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input2_6
 (35 13)  (1341 157)  (1341 157)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input2_6
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (10 14)  (1316 158)  (1316 158)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_h_l_47
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 158)  (1327 158)  routing T_25_9.sp12_v_t_4 <X> T_25_9.lc_trk_g3_7
 (22 14)  (1328 158)  (1328 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_4 lc_trk_g3_7
 (24 14)  (1330 158)  (1330 158)  routing T_25_9.sp12_v_t_4 <X> T_25_9.lc_trk_g3_7
 (25 14)  (1331 158)  (1331 158)  routing T_25_9.sp4_v_t_19 <X> T_25_9.lc_trk_g3_6
 (26 14)  (1332 158)  (1332 158)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (21 15)  (1327 159)  (1327 159)  routing T_25_9.sp12_v_t_4 <X> T_25_9.lc_trk_g3_7
 (22 15)  (1328 159)  (1328 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 159)  (1329 159)  routing T_25_9.sp4_v_t_19 <X> T_25_9.lc_trk_g3_6
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (27 15)  (1333 159)  (1333 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (28 15)  (1334 159)  (1334 159)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 159)  (1339 159)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.input2_7


LogicTile_26_9

 (9 5)  (1357 149)  (1357 149)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_v_b_4
 (10 5)  (1358 149)  (1358 149)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_v_b_4
 (15 8)  (1363 152)  (1363 152)  routing T_26_9.sp4_v_t_28 <X> T_26_9.lc_trk_g2_1
 (16 8)  (1364 152)  (1364 152)  routing T_26_9.sp4_v_t_28 <X> T_26_9.lc_trk_g2_1
 (17 8)  (1365 152)  (1365 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (9 9)  (1357 153)  (1357 153)  routing T_26_9.sp4_v_t_42 <X> T_26_9.sp4_v_b_7
 (14 11)  (1362 155)  (1362 155)  routing T_26_9.tnl_op_4 <X> T_26_9.lc_trk_g2_4
 (15 11)  (1363 155)  (1363 155)  routing T_26_9.tnl_op_4 <X> T_26_9.lc_trk_g2_4
 (17 11)  (1365 155)  (1365 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 12)  (1374 156)  (1374 156)  routing T_26_9.lc_trk_g2_4 <X> T_26_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (1376 156)  (1376 156)  routing T_26_9.lc_trk_g2_1 <X> T_26_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 156)  (1377 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 156)  (1379 156)  routing T_26_9.lc_trk_g3_6 <X> T_26_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 156)  (1380 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 156)  (1381 156)  routing T_26_9.lc_trk_g3_6 <X> T_26_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 156)  (1382 156)  routing T_26_9.lc_trk_g3_6 <X> T_26_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 156)  (1384 156)  LC_6 Logic Functioning bit
 (38 12)  (1386 156)  (1386 156)  LC_6 Logic Functioning bit
 (41 12)  (1389 156)  (1389 156)  LC_6 Logic Functioning bit
 (43 12)  (1391 156)  (1391 156)  LC_6 Logic Functioning bit
 (48 12)  (1396 156)  (1396 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (1376 157)  (1376 157)  routing T_26_9.lc_trk_g2_4 <X> T_26_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 157)  (1377 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1379 157)  (1379 157)  routing T_26_9.lc_trk_g3_6 <X> T_26_9.wire_logic_cluster/lc_6/in_3
 (37 13)  (1385 157)  (1385 157)  LC_6 Logic Functioning bit
 (39 13)  (1387 157)  (1387 157)  LC_6 Logic Functioning bit
 (41 13)  (1389 157)  (1389 157)  LC_6 Logic Functioning bit
 (43 13)  (1391 157)  (1391 157)  LC_6 Logic Functioning bit
 (25 14)  (1373 158)  (1373 158)  routing T_26_9.sp4_v_b_30 <X> T_26_9.lc_trk_g3_6
 (22 15)  (1370 159)  (1370 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1371 159)  (1371 159)  routing T_26_9.sp4_v_b_30 <X> T_26_9.lc_trk_g3_6


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (2 6)  (1566 150)  (1566 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_9



LogicTile_32_9

 (19 10)  (1691 154)  (1691 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_9

 (12 12)  (1738 156)  (1738 156)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_t_15
 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8

 (22 6)  (40 134)  (40 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 134)  (42 134)  routing T_1_8.top_op_7 <X> T_1_8.lc_trk_g1_7
 (27 6)  (45 134)  (45 134)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 134)  (47 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 134)  (48 134)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 134)  (51 134)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 134)  (52 134)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 134)  (55 134)  LC_3 Logic Functioning bit
 (38 6)  (56 134)  (56 134)  LC_3 Logic Functioning bit
 (40 6)  (58 134)  (58 134)  LC_3 Logic Functioning bit
 (41 6)  (59 134)  (59 134)  LC_3 Logic Functioning bit
 (52 6)  (70 134)  (70 134)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (39 135)  (39 135)  routing T_1_8.top_op_7 <X> T_1_8.lc_trk_g1_7
 (26 7)  (44 135)  (44 135)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 135)  (45 135)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 135)  (46 135)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 135)  (47 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 135)  (48 135)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 135)  (50 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 135)  (51 135)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.input_2_3
 (35 7)  (53 135)  (53 135)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.input_2_3
 (37 7)  (55 135)  (55 135)  LC_3 Logic Functioning bit
 (38 7)  (56 135)  (56 135)  LC_3 Logic Functioning bit
 (42 7)  (60 135)  (60 135)  LC_3 Logic Functioning bit
 (43 7)  (61 135)  (61 135)  LC_3 Logic Functioning bit
 (21 8)  (39 136)  (39 136)  routing T_1_8.rgt_op_3 <X> T_1_8.lc_trk_g2_3
 (22 8)  (40 136)  (40 136)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 136)  (42 136)  routing T_1_8.rgt_op_3 <X> T_1_8.lc_trk_g2_3
 (13 9)  (31 137)  (31 137)  routing T_1_8.sp4_v_t_38 <X> T_1_8.sp4_h_r_8
 (16 12)  (34 140)  (34 140)  routing T_1_8.sp4_v_b_33 <X> T_1_8.lc_trk_g3_1
 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (36 140)  (36 140)  routing T_1_8.sp4_v_b_33 <X> T_1_8.lc_trk_g3_1
 (18 13)  (36 141)  (36 141)  routing T_1_8.sp4_v_b_33 <X> T_1_8.lc_trk_g3_1
 (22 13)  (40 141)  (40 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_2_8

 (25 0)  (97 128)  (97 128)  routing T_2_8.sp4_h_r_10 <X> T_2_8.lc_trk_g0_2
 (22 1)  (94 129)  (94 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 129)  (95 129)  routing T_2_8.sp4_h_r_10 <X> T_2_8.lc_trk_g0_2
 (24 1)  (96 129)  (96 129)  routing T_2_8.sp4_h_r_10 <X> T_2_8.lc_trk_g0_2
 (25 2)  (97 130)  (97 130)  routing T_2_8.sp12_h_l_5 <X> T_2_8.lc_trk_g0_6
 (22 3)  (94 131)  (94 131)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (96 131)  (96 131)  routing T_2_8.sp12_h_l_5 <X> T_2_8.lc_trk_g0_6
 (25 3)  (97 131)  (97 131)  routing T_2_8.sp12_h_l_5 <X> T_2_8.lc_trk_g0_6
 (21 4)  (93 132)  (93 132)  routing T_2_8.sp4_h_r_19 <X> T_2_8.lc_trk_g1_3
 (22 4)  (94 132)  (94 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 132)  (95 132)  routing T_2_8.sp4_h_r_19 <X> T_2_8.lc_trk_g1_3
 (24 4)  (96 132)  (96 132)  routing T_2_8.sp4_h_r_19 <X> T_2_8.lc_trk_g1_3
 (21 5)  (93 133)  (93 133)  routing T_2_8.sp4_h_r_19 <X> T_2_8.lc_trk_g1_3
 (15 6)  (87 134)  (87 134)  routing T_2_8.sp4_h_r_21 <X> T_2_8.lc_trk_g1_5
 (16 6)  (88 134)  (88 134)  routing T_2_8.sp4_h_r_21 <X> T_2_8.lc_trk_g1_5
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.sp4_h_r_21 <X> T_2_8.lc_trk_g1_5
 (26 6)  (98 134)  (98 134)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 134)  (99 134)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 134)  (101 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 134)  (102 134)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 134)  (104 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 134)  (106 134)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 134)  (107 134)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.input_2_3
 (36 6)  (108 134)  (108 134)  LC_3 Logic Functioning bit
 (37 6)  (109 134)  (109 134)  LC_3 Logic Functioning bit
 (40 6)  (112 134)  (112 134)  LC_3 Logic Functioning bit
 (41 6)  (113 134)  (113 134)  LC_3 Logic Functioning bit
 (18 7)  (90 135)  (90 135)  routing T_2_8.sp4_h_r_21 <X> T_2_8.lc_trk_g1_5
 (26 7)  (98 135)  (98 135)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 135)  (99 135)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 135)  (100 135)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 135)  (101 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 135)  (103 135)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 135)  (104 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (105 135)  (105 135)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.input_2_3
 (37 7)  (109 135)  (109 135)  LC_3 Logic Functioning bit
 (38 7)  (110 135)  (110 135)  LC_3 Logic Functioning bit
 (40 7)  (112 135)  (112 135)  LC_3 Logic Functioning bit
 (43 7)  (115 135)  (115 135)  LC_3 Logic Functioning bit
 (15 10)  (87 138)  (87 138)  routing T_2_8.rgt_op_5 <X> T_2_8.lc_trk_g2_5
 (17 10)  (89 138)  (89 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 138)  (90 138)  routing T_2_8.rgt_op_5 <X> T_2_8.lc_trk_g2_5
 (27 10)  (99 138)  (99 138)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 138)  (100 138)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 138)  (101 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 138)  (108 138)  LC_5 Logic Functioning bit
 (38 10)  (110 138)  (110 138)  LC_5 Logic Functioning bit
 (53 10)  (125 138)  (125 138)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (30 11)  (102 139)  (102 139)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 139)  (103 139)  routing T_2_8.lc_trk_g0_2 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 139)  (108 139)  LC_5 Logic Functioning bit
 (38 11)  (110 139)  (110 139)  LC_5 Logic Functioning bit
 (21 12)  (93 140)  (93 140)  routing T_2_8.sp12_v_t_0 <X> T_2_8.lc_trk_g3_3
 (22 12)  (94 140)  (94 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (96 140)  (96 140)  routing T_2_8.sp12_v_t_0 <X> T_2_8.lc_trk_g3_3
 (26 12)  (98 140)  (98 140)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (36 12)  (108 140)  (108 140)  LC_6 Logic Functioning bit
 (43 12)  (115 140)  (115 140)  LC_6 Logic Functioning bit
 (21 13)  (93 141)  (93 141)  routing T_2_8.sp12_v_t_0 <X> T_2_8.lc_trk_g3_3
 (26 13)  (98 141)  (98 141)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 141)  (101 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 141)  (104 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (105 141)  (105 141)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.input_2_6
 (34 13)  (106 141)  (106 141)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.input_2_6
 (35 13)  (107 141)  (107 141)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.input_2_6
 (37 13)  (109 141)  (109 141)  LC_6 Logic Functioning bit
 (42 13)  (114 141)  (114 141)  LC_6 Logic Functioning bit
 (51 13)  (123 141)  (123 141)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 15)  (94 143)  (94 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 143)  (95 143)  routing T_2_8.sp4_v_b_46 <X> T_2_8.lc_trk_g3_6
 (24 15)  (96 143)  (96 143)  routing T_2_8.sp4_v_b_46 <X> T_2_8.lc_trk_g3_6


LogicTile_3_8

 (22 4)  (148 132)  (148 132)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 132)  (150 132)  routing T_3_8.top_op_3 <X> T_3_8.lc_trk_g1_3
 (21 5)  (147 133)  (147 133)  routing T_3_8.top_op_3 <X> T_3_8.lc_trk_g1_3
 (22 6)  (148 134)  (148 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (147 135)  (147 135)  routing T_3_8.sp4_r_v_b_31 <X> T_3_8.lc_trk_g1_7
 (27 10)  (153 138)  (153 138)  routing T_3_8.lc_trk_g1_3 <X> T_3_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 138)  (155 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 138)  (157 138)  routing T_3_8.lc_trk_g1_7 <X> T_3_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 138)  (158 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 138)  (160 138)  routing T_3_8.lc_trk_g1_7 <X> T_3_8.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 138)  (163 138)  LC_5 Logic Functioning bit
 (39 10)  (165 138)  (165 138)  LC_5 Logic Functioning bit
 (41 10)  (167 138)  (167 138)  LC_5 Logic Functioning bit
 (43 10)  (169 138)  (169 138)  LC_5 Logic Functioning bit
 (30 11)  (156 139)  (156 139)  routing T_3_8.lc_trk_g1_3 <X> T_3_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 139)  (157 139)  routing T_3_8.lc_trk_g1_7 <X> T_3_8.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 139)  (163 139)  LC_5 Logic Functioning bit
 (39 11)  (165 139)  (165 139)  LC_5 Logic Functioning bit
 (41 11)  (167 139)  (167 139)  LC_5 Logic Functioning bit
 (43 11)  (169 139)  (169 139)  LC_5 Logic Functioning bit
 (8 15)  (134 143)  (134 143)  routing T_3_8.sp4_h_r_4 <X> T_3_8.sp4_v_t_47
 (9 15)  (135 143)  (135 143)  routing T_3_8.sp4_h_r_4 <X> T_3_8.sp4_v_t_47
 (10 15)  (136 143)  (136 143)  routing T_3_8.sp4_h_r_4 <X> T_3_8.sp4_v_t_47


LogicTile_4_8

 (0 2)  (180 130)  (180 130)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (1 2)  (181 130)  (181 130)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (182 130)  (182 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (195 132)  (195 132)  routing T_4_8.sp4_h_r_9 <X> T_4_8.lc_trk_g1_1
 (16 4)  (196 132)  (196 132)  routing T_4_8.sp4_h_r_9 <X> T_4_8.lc_trk_g1_1
 (17 4)  (197 132)  (197 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (198 132)  (198 132)  routing T_4_8.sp4_h_r_9 <X> T_4_8.lc_trk_g1_1
 (4 5)  (184 133)  (184 133)  routing T_4_8.sp4_v_t_47 <X> T_4_8.sp4_h_r_3
 (14 10)  (194 138)  (194 138)  routing T_4_8.sp4_v_t_17 <X> T_4_8.lc_trk_g2_4
 (21 10)  (201 138)  (201 138)  routing T_4_8.wire_logic_cluster/lc_7/out <X> T_4_8.lc_trk_g2_7
 (22 10)  (202 138)  (202 138)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (16 11)  (196 139)  (196 139)  routing T_4_8.sp4_v_t_17 <X> T_4_8.lc_trk_g2_4
 (17 11)  (197 139)  (197 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 12)  (208 140)  (208 140)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 140)  (209 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 140)  (210 140)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 140)  (211 140)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 140)  (212 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 140)  (213 140)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 140)  (214 140)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (217 140)  (217 140)  LC_6 Logic Functioning bit
 (39 12)  (219 140)  (219 140)  LC_6 Logic Functioning bit
 (41 12)  (221 140)  (221 140)  LC_6 Logic Functioning bit
 (43 12)  (223 140)  (223 140)  LC_6 Logic Functioning bit
 (45 12)  (225 140)  (225 140)  LC_6 Logic Functioning bit
 (51 12)  (231 140)  (231 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (207 141)  (207 141)  routing T_4_8.lc_trk_g1_1 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 141)  (209 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 141)  (210 141)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 141)  (211 141)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 141)  (216 141)  LC_6 Logic Functioning bit
 (37 13)  (217 141)  (217 141)  LC_6 Logic Functioning bit
 (38 13)  (218 141)  (218 141)  LC_6 Logic Functioning bit
 (39 13)  (219 141)  (219 141)  LC_6 Logic Functioning bit
 (46 13)  (226 141)  (226 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (180 142)  (180 142)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 142)  (181 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (205 142)  (205 142)  routing T_4_8.wire_logic_cluster/lc_6/out <X> T_4_8.lc_trk_g3_6
 (26 14)  (206 142)  (206 142)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (32 14)  (212 142)  (212 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 142)  (214 142)  routing T_4_8.lc_trk_g1_1 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 142)  (217 142)  LC_7 Logic Functioning bit
 (39 14)  (219 142)  (219 142)  LC_7 Logic Functioning bit
 (41 14)  (221 142)  (221 142)  LC_7 Logic Functioning bit
 (43 14)  (223 142)  (223 142)  LC_7 Logic Functioning bit
 (45 14)  (225 142)  (225 142)  LC_7 Logic Functioning bit
 (47 14)  (227 142)  (227 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (231 142)  (231 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (181 143)  (181 143)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (187 143)  (187 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (202 143)  (202 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 143)  (206 143)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 143)  (208 143)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 143)  (209 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (216 143)  (216 143)  LC_7 Logic Functioning bit
 (38 15)  (218 143)  (218 143)  LC_7 Logic Functioning bit
 (40 15)  (220 143)  (220 143)  LC_7 Logic Functioning bit
 (42 15)  (222 143)  (222 143)  LC_7 Logic Functioning bit


LogicTile_5_8

 (22 0)  (256 128)  (256 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (258 128)  (258 128)  routing T_5_8.top_op_3 <X> T_5_8.lc_trk_g0_3
 (29 0)  (263 128)  (263 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 128)  (265 128)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 128)  (266 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 128)  (267 128)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 128)  (270 128)  LC_0 Logic Functioning bit
 (37 0)  (271 128)  (271 128)  LC_0 Logic Functioning bit
 (38 0)  (272 128)  (272 128)  LC_0 Logic Functioning bit
 (40 0)  (274 128)  (274 128)  LC_0 Logic Functioning bit
 (41 0)  (275 128)  (275 128)  LC_0 Logic Functioning bit
 (42 0)  (276 128)  (276 128)  LC_0 Logic Functioning bit
 (21 1)  (255 129)  (255 129)  routing T_5_8.top_op_3 <X> T_5_8.lc_trk_g0_3
 (22 1)  (256 129)  (256 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 129)  (258 129)  routing T_5_8.top_op_2 <X> T_5_8.lc_trk_g0_2
 (25 1)  (259 129)  (259 129)  routing T_5_8.top_op_2 <X> T_5_8.lc_trk_g0_2
 (26 1)  (260 129)  (260 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 129)  (262 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 129)  (263 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 129)  (264 129)  routing T_5_8.lc_trk_g0_3 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 129)  (265 129)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 129)  (266 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 129)  (269 129)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.input_2_0
 (39 1)  (273 129)  (273 129)  LC_0 Logic Functioning bit
 (43 1)  (277 129)  (277 129)  LC_0 Logic Functioning bit
 (25 2)  (259 130)  (259 130)  routing T_5_8.lft_op_6 <X> T_5_8.lc_trk_g0_6
 (27 2)  (261 130)  (261 130)  routing T_5_8.lc_trk_g1_1 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 130)  (263 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 130)  (265 130)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 130)  (266 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (271 130)  (271 130)  LC_1 Logic Functioning bit
 (40 2)  (274 130)  (274 130)  LC_1 Logic Functioning bit
 (42 2)  (276 130)  (276 130)  LC_1 Logic Functioning bit
 (43 2)  (277 130)  (277 130)  LC_1 Logic Functioning bit
 (50 2)  (284 130)  (284 130)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (256 131)  (256 131)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 131)  (258 131)  routing T_5_8.lft_op_6 <X> T_5_8.lc_trk_g0_6
 (31 3)  (265 131)  (265 131)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (37 3)  (271 131)  (271 131)  LC_1 Logic Functioning bit
 (40 3)  (274 131)  (274 131)  LC_1 Logic Functioning bit
 (42 3)  (276 131)  (276 131)  LC_1 Logic Functioning bit
 (43 3)  (277 131)  (277 131)  LC_1 Logic Functioning bit
 (15 4)  (249 132)  (249 132)  routing T_5_8.top_op_1 <X> T_5_8.lc_trk_g1_1
 (17 4)  (251 132)  (251 132)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (256 132)  (256 132)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (258 132)  (258 132)  routing T_5_8.top_op_3 <X> T_5_8.lc_trk_g1_3
 (27 4)  (261 132)  (261 132)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 132)  (263 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 132)  (265 132)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 132)  (266 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 132)  (267 132)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 132)  (268 132)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (39 4)  (273 132)  (273 132)  LC_2 Logic Functioning bit
 (40 4)  (274 132)  (274 132)  LC_2 Logic Functioning bit
 (41 4)  (275 132)  (275 132)  LC_2 Logic Functioning bit
 (42 4)  (276 132)  (276 132)  LC_2 Logic Functioning bit
 (50 4)  (284 132)  (284 132)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (252 133)  (252 133)  routing T_5_8.top_op_1 <X> T_5_8.lc_trk_g1_1
 (21 5)  (255 133)  (255 133)  routing T_5_8.top_op_3 <X> T_5_8.lc_trk_g1_3
 (22 5)  (256 133)  (256 133)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 133)  (258 133)  routing T_5_8.top_op_2 <X> T_5_8.lc_trk_g1_2
 (25 5)  (259 133)  (259 133)  routing T_5_8.top_op_2 <X> T_5_8.lc_trk_g1_2
 (27 5)  (261 133)  (261 133)  routing T_5_8.lc_trk_g1_1 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 133)  (263 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 133)  (264 133)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 133)  (270 133)  LC_2 Logic Functioning bit
 (38 5)  (272 133)  (272 133)  LC_2 Logic Functioning bit
 (39 5)  (273 133)  (273 133)  LC_2 Logic Functioning bit
 (41 5)  (275 133)  (275 133)  LC_2 Logic Functioning bit
 (4 9)  (238 137)  (238 137)  routing T_5_8.sp4_v_t_36 <X> T_5_8.sp4_h_r_6
 (22 9)  (256 137)  (256 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (258 137)  (258 137)  routing T_5_8.tnl_op_2 <X> T_5_8.lc_trk_g2_2
 (25 9)  (259 137)  (259 137)  routing T_5_8.tnl_op_2 <X> T_5_8.lc_trk_g2_2
 (5 10)  (239 138)  (239 138)  routing T_5_8.sp4_v_t_37 <X> T_5_8.sp4_h_l_43
 (22 10)  (256 138)  (256 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (258 138)  (258 138)  routing T_5_8.tnl_op_7 <X> T_5_8.lc_trk_g2_7
 (26 10)  (260 138)  (260 138)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 138)  (262 138)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 138)  (263 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 138)  (266 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 138)  (268 138)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 138)  (270 138)  LC_5 Logic Functioning bit
 (38 10)  (272 138)  (272 138)  LC_5 Logic Functioning bit
 (39 10)  (273 138)  (273 138)  LC_5 Logic Functioning bit
 (40 10)  (274 138)  (274 138)  LC_5 Logic Functioning bit
 (42 10)  (276 138)  (276 138)  LC_5 Logic Functioning bit
 (43 10)  (277 138)  (277 138)  LC_5 Logic Functioning bit
 (4 11)  (238 139)  (238 139)  routing T_5_8.sp4_v_t_37 <X> T_5_8.sp4_h_l_43
 (6 11)  (240 139)  (240 139)  routing T_5_8.sp4_v_t_37 <X> T_5_8.sp4_h_l_43
 (21 11)  (255 139)  (255 139)  routing T_5_8.tnl_op_7 <X> T_5_8.lc_trk_g2_7
 (26 11)  (260 139)  (260 139)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 139)  (262 139)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 139)  (263 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 139)  (264 139)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 139)  (265 139)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 139)  (266 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 139)  (268 139)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.input_2_5
 (35 11)  (269 139)  (269 139)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.input_2_5
 (36 11)  (270 139)  (270 139)  LC_5 Logic Functioning bit
 (40 11)  (274 139)  (274 139)  LC_5 Logic Functioning bit
 (53 11)  (287 139)  (287 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 15)  (249 143)  (249 143)  routing T_5_8.tnr_op_4 <X> T_5_8.lc_trk_g3_4
 (17 15)  (251 143)  (251 143)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_6_8

 (21 0)  (309 128)  (309 128)  routing T_6_8.wire_logic_cluster/lc_3/out <X> T_6_8.lc_trk_g0_3
 (22 0)  (310 128)  (310 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (288 130)  (288 130)  routing T_6_8.glb_netwk_6 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (1 2)  (289 130)  (289 130)  routing T_6_8.glb_netwk_6 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (2 2)  (290 130)  (290 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (303 130)  (303 130)  routing T_6_8.lft_op_5 <X> T_6_8.lc_trk_g0_5
 (17 2)  (305 130)  (305 130)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 130)  (306 130)  routing T_6_8.lft_op_5 <X> T_6_8.lc_trk_g0_5
 (28 2)  (316 130)  (316 130)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 130)  (317 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 130)  (318 130)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 130)  (319 130)  routing T_6_8.lc_trk_g0_4 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 130)  (320 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 130)  (324 130)  LC_1 Logic Functioning bit
 (39 2)  (327 130)  (327 130)  LC_1 Logic Functioning bit
 (41 2)  (329 130)  (329 130)  LC_1 Logic Functioning bit
 (42 2)  (330 130)  (330 130)  LC_1 Logic Functioning bit
 (14 3)  (302 131)  (302 131)  routing T_6_8.top_op_4 <X> T_6_8.lc_trk_g0_4
 (15 3)  (303 131)  (303 131)  routing T_6_8.top_op_4 <X> T_6_8.lc_trk_g0_4
 (17 3)  (305 131)  (305 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (316 131)  (316 131)  routing T_6_8.lc_trk_g2_1 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 131)  (317 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 131)  (320 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 131)  (321 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (34 3)  (322 131)  (322 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (35 3)  (323 131)  (323 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (36 3)  (324 131)  (324 131)  LC_1 Logic Functioning bit
 (39 3)  (327 131)  (327 131)  LC_1 Logic Functioning bit
 (40 3)  (328 131)  (328 131)  LC_1 Logic Functioning bit
 (42 3)  (330 131)  (330 131)  LC_1 Logic Functioning bit
 (26 4)  (314 132)  (314 132)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 132)  (316 132)  routing T_6_8.lc_trk_g2_1 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 132)  (317 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 132)  (319 132)  routing T_6_8.lc_trk_g0_5 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 132)  (320 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 132)  (324 132)  LC_2 Logic Functioning bit
 (37 4)  (325 132)  (325 132)  LC_2 Logic Functioning bit
 (42 4)  (330 132)  (330 132)  LC_2 Logic Functioning bit
 (43 4)  (331 132)  (331 132)  LC_2 Logic Functioning bit
 (50 4)  (338 132)  (338 132)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (316 133)  (316 133)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 133)  (317 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (42 5)  (330 133)  (330 133)  LC_2 Logic Functioning bit
 (43 5)  (331 133)  (331 133)  LC_2 Logic Functioning bit
 (22 6)  (310 134)  (310 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (314 134)  (314 134)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 134)  (316 134)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 134)  (317 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 134)  (319 134)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 134)  (320 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 134)  (322 134)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 134)  (325 134)  LC_3 Logic Functioning bit
 (42 6)  (330 134)  (330 134)  LC_3 Logic Functioning bit
 (45 6)  (333 134)  (333 134)  LC_3 Logic Functioning bit
 (47 6)  (335 134)  (335 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (309 135)  (309 135)  routing T_6_8.sp4_r_v_b_31 <X> T_6_8.lc_trk_g1_7
 (22 7)  (310 135)  (310 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (311 135)  (311 135)  routing T_6_8.sp4_v_b_22 <X> T_6_8.lc_trk_g1_6
 (24 7)  (312 135)  (312 135)  routing T_6_8.sp4_v_b_22 <X> T_6_8.lc_trk_g1_6
 (26 7)  (314 135)  (314 135)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 135)  (315 135)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 135)  (317 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 135)  (318 135)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 135)  (319 135)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 135)  (320 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 135)  (323 135)  routing T_6_8.lc_trk_g0_3 <X> T_6_8.input_2_3
 (37 7)  (325 135)  (325 135)  LC_3 Logic Functioning bit
 (41 7)  (329 135)  (329 135)  LC_3 Logic Functioning bit
 (42 7)  (330 135)  (330 135)  LC_3 Logic Functioning bit
 (43 7)  (331 135)  (331 135)  LC_3 Logic Functioning bit
 (15 8)  (303 136)  (303 136)  routing T_6_8.tnl_op_1 <X> T_6_8.lc_trk_g2_1
 (17 8)  (305 136)  (305 136)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (313 136)  (313 136)  routing T_6_8.sp4_v_t_23 <X> T_6_8.lc_trk_g2_2
 (18 9)  (306 137)  (306 137)  routing T_6_8.tnl_op_1 <X> T_6_8.lc_trk_g2_1
 (22 9)  (310 137)  (310 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 137)  (311 137)  routing T_6_8.sp4_v_t_23 <X> T_6_8.lc_trk_g2_2
 (25 9)  (313 137)  (313 137)  routing T_6_8.sp4_v_t_23 <X> T_6_8.lc_trk_g2_2
 (14 10)  (302 138)  (302 138)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (15 11)  (303 139)  (303 139)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (16 11)  (304 139)  (304 139)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (17 11)  (305 139)  (305 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 13)  (310 141)  (310 141)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 141)  (312 141)  routing T_6_8.tnl_op_2 <X> T_6_8.lc_trk_g3_2
 (25 13)  (313 141)  (313 141)  routing T_6_8.tnl_op_2 <X> T_6_8.lc_trk_g3_2
 (8 14)  (296 142)  (296 142)  routing T_6_8.sp4_v_t_41 <X> T_6_8.sp4_h_l_47
 (9 14)  (297 142)  (297 142)  routing T_6_8.sp4_v_t_41 <X> T_6_8.sp4_h_l_47
 (10 14)  (298 142)  (298 142)  routing T_6_8.sp4_v_t_41 <X> T_6_8.sp4_h_l_47
 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8

 (6 6)  (348 134)  (348 134)  routing T_7_8.sp4_v_b_0 <X> T_7_8.sp4_v_t_38
 (8 6)  (350 134)  (350 134)  routing T_7_8.sp4_v_t_41 <X> T_7_8.sp4_h_l_41
 (9 6)  (351 134)  (351 134)  routing T_7_8.sp4_v_t_41 <X> T_7_8.sp4_h_l_41
 (16 6)  (358 134)  (358 134)  routing T_7_8.sp12_h_r_13 <X> T_7_8.lc_trk_g1_5
 (17 6)  (359 134)  (359 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (363 134)  (363 134)  routing T_7_8.sp4_v_b_7 <X> T_7_8.lc_trk_g1_7
 (22 6)  (364 134)  (364 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (365 134)  (365 134)  routing T_7_8.sp4_v_b_7 <X> T_7_8.lc_trk_g1_7
 (5 7)  (347 135)  (347 135)  routing T_7_8.sp4_v_b_0 <X> T_7_8.sp4_v_t_38
 (26 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 136)  (369 136)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 136)  (370 136)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 136)  (371 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 136)  (373 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 136)  (374 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 136)  (375 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 136)  (376 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 136)  (382 136)  LC_4 Logic Functioning bit
 (41 8)  (383 136)  (383 136)  LC_4 Logic Functioning bit
 (42 8)  (384 136)  (384 136)  LC_4 Logic Functioning bit
 (43 8)  (385 136)  (385 136)  LC_4 Logic Functioning bit
 (8 9)  (350 137)  (350 137)  routing T_7_8.sp4_h_l_36 <X> T_7_8.sp4_v_b_7
 (9 9)  (351 137)  (351 137)  routing T_7_8.sp4_h_l_36 <X> T_7_8.sp4_v_b_7
 (10 9)  (352 137)  (352 137)  routing T_7_8.sp4_h_l_36 <X> T_7_8.sp4_v_b_7
 (26 9)  (368 137)  (368 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 137)  (370 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 137)  (371 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 137)  (372 137)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 137)  (379 137)  LC_4 Logic Functioning bit
 (39 9)  (381 137)  (381 137)  LC_4 Logic Functioning bit
 (40 9)  (382 137)  (382 137)  LC_4 Logic Functioning bit
 (42 9)  (384 137)  (384 137)  LC_4 Logic Functioning bit
 (22 10)  (364 138)  (364 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (366 138)  (366 138)  routing T_7_8.tnl_op_7 <X> T_7_8.lc_trk_g2_7
 (17 11)  (359 139)  (359 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (363 139)  (363 139)  routing T_7_8.tnl_op_7 <X> T_7_8.lc_trk_g2_7
 (22 11)  (364 139)  (364 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 139)  (365 139)  routing T_7_8.sp4_h_r_30 <X> T_7_8.lc_trk_g2_6
 (24 11)  (366 139)  (366 139)  routing T_7_8.sp4_h_r_30 <X> T_7_8.lc_trk_g2_6
 (25 11)  (367 139)  (367 139)  routing T_7_8.sp4_h_r_30 <X> T_7_8.lc_trk_g2_6
 (26 12)  (368 140)  (368 140)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 140)  (370 140)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 140)  (371 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 140)  (372 140)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 140)  (373 140)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 140)  (374 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 140)  (375 140)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 140)  (376 140)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 140)  (377 140)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.input_2_6
 (36 12)  (378 140)  (378 140)  LC_6 Logic Functioning bit
 (37 12)  (379 140)  (379 140)  LC_6 Logic Functioning bit
 (39 12)  (381 140)  (381 140)  LC_6 Logic Functioning bit
 (42 12)  (384 140)  (384 140)  LC_6 Logic Functioning bit
 (4 13)  (346 141)  (346 141)  routing T_7_8.sp4_v_t_41 <X> T_7_8.sp4_h_r_9
 (22 13)  (364 141)  (364 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (370 141)  (370 141)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 141)  (371 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 141)  (372 141)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 141)  (374 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 141)  (375 141)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.input_2_6
 (35 13)  (377 141)  (377 141)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.input_2_6
 (39 13)  (381 141)  (381 141)  LC_6 Logic Functioning bit
 (40 13)  (382 141)  (382 141)  LC_6 Logic Functioning bit
 (41 13)  (383 141)  (383 141)  LC_6 Logic Functioning bit
 (42 13)  (384 141)  (384 141)  LC_6 Logic Functioning bit
 (27 14)  (369 142)  (369 142)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 142)  (371 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 142)  (372 142)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 142)  (373 142)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 142)  (374 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 142)  (376 142)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 142)  (379 142)  LC_7 Logic Functioning bit
 (40 14)  (382 142)  (382 142)  LC_7 Logic Functioning bit
 (42 14)  (384 142)  (384 142)  LC_7 Logic Functioning bit
 (43 14)  (385 142)  (385 142)  LC_7 Logic Functioning bit
 (50 14)  (392 142)  (392 142)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (356 143)  (356 143)  routing T_7_8.tnl_op_4 <X> T_7_8.lc_trk_g3_4
 (15 15)  (357 143)  (357 143)  routing T_7_8.tnl_op_4 <X> T_7_8.lc_trk_g3_4
 (17 15)  (359 143)  (359 143)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (372 143)  (372 143)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 143)  (379 143)  LC_7 Logic Functioning bit
 (40 15)  (382 143)  (382 143)  LC_7 Logic Functioning bit
 (42 15)  (384 143)  (384 143)  LC_7 Logic Functioning bit
 (43 15)  (385 143)  (385 143)  LC_7 Logic Functioning bit


RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 128)  (418 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (419 128)  (419 128)  routing T_8_8.sp4_v_b_19 <X> T_8_8.lc_trk_g0_3
 (24 0)  (420 128)  (420 128)  routing T_8_8.sp4_v_b_19 <X> T_8_8.lc_trk_g0_3
 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (422 129)  (422 129)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_0
 (28 1)  (424 129)  (424 129)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_0
 (29 1)  (425 129)  (425 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 130)  (417 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (22 2)  (418 130)  (418 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (419 130)  (419 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (24 2)  (420 130)  (420 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (26 2)  (422 130)  (422 130)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.input0_1
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 131)  (417 131)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (26 3)  (422 131)  (422 131)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.input0_1
 (27 3)  (423 131)  (423 131)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.input0_1
 (29 3)  (425 131)  (425 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (417 132)  (417 132)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g1_3
 (22 4)  (418 132)  (418 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 132)  (419 132)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g1_3
 (24 4)  (420 132)  (420 132)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g1_3
 (0 5)  (396 133)  (396 133)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_bram/ram/WCLKE
 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_bram/ram/WCLKE
 (28 5)  (424 133)  (424 133)  routing T_8_8.lc_trk_g2_0 <X> T_8_8.input0_2
 (29 5)  (425 133)  (425 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (15 6)  (411 134)  (411 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (16 6)  (412 134)  (412 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (17 6)  (413 134)  (413 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 134)  (414 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (22 6)  (418 134)  (418 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (421 134)  (421 134)  routing T_8_8.sp4_h_l_3 <X> T_8_8.lc_trk_g1_6
 (26 6)  (422 134)  (422 134)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.input0_3
 (21 7)  (417 135)  (417 135)  routing T_8_8.sp4_r_v_b_31 <X> T_8_8.lc_trk_g1_7
 (22 7)  (418 135)  (418 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 135)  (419 135)  routing T_8_8.sp4_h_l_3 <X> T_8_8.lc_trk_g1_6
 (24 7)  (420 135)  (420 135)  routing T_8_8.sp4_h_l_3 <X> T_8_8.lc_trk_g1_6
 (26 7)  (422 135)  (422 135)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.input0_3
 (27 7)  (423 135)  (423 135)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.input0_3
 (28 7)  (424 135)  (424 135)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.input0_3
 (29 7)  (425 135)  (425 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (5 8)  (401 136)  (401 136)  routing T_8_8.sp4_h_l_38 <X> T_8_8.sp4_h_r_6
 (21 8)  (417 136)  (417 136)  routing T_8_8.sp4_v_t_14 <X> T_8_8.lc_trk_g2_3
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_14 <X> T_8_8.lc_trk_g2_3
 (26 8)  (422 136)  (422 136)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.input0_4
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 136)  (426 136)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (39 8)  (435 136)  (435 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (4 9)  (400 137)  (400 137)  routing T_8_8.sp4_h_l_38 <X> T_8_8.sp4_h_r_6
 (14 9)  (410 137)  (410 137)  routing T_8_8.sp4_r_v_b_32 <X> T_8_8.lc_trk_g2_0
 (17 9)  (413 137)  (413 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (418 137)  (418 137)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (419 137)  (419 137)  routing T_8_8.sp12_v_t_9 <X> T_8_8.lc_trk_g2_2
 (27 9)  (423 137)  (423 137)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.input0_4
 (29 9)  (425 137)  (425 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (14 10)  (410 138)  (410 138)  routing T_8_8.sp4_v_b_28 <X> T_8_8.lc_trk_g2_4
 (16 11)  (412 139)  (412 139)  routing T_8_8.sp4_v_b_28 <X> T_8_8.lc_trk_g2_4
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (26 11)  (422 139)  (422 139)  routing T_8_8.lc_trk_g0_3 <X> T_8_8.input0_5
 (29 11)  (425 139)  (425 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 139)  (428 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 139)  (429 139)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.input2_5
 (34 11)  (430 139)  (430 139)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.input2_5
 (14 12)  (410 140)  (410 140)  routing T_8_8.sp4_v_t_21 <X> T_8_8.lc_trk_g3_0
 (26 12)  (422 140)  (422 140)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input0_6
 (35 12)  (431 140)  (431 140)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.input2_6
 (12 13)  (408 141)  (408 141)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_b_11
 (14 13)  (410 141)  (410 141)  routing T_8_8.sp4_v_t_21 <X> T_8_8.lc_trk_g3_0
 (16 13)  (412 141)  (412 141)  routing T_8_8.sp4_v_t_21 <X> T_8_8.lc_trk_g3_0
 (17 13)  (413 141)  (413 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (418 141)  (418 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 141)  (422 141)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input0_6
 (27 13)  (423 141)  (423 141)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input0_6
 (29 13)  (425 141)  (425 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 141)  (428 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (429 141)  (429 141)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.input2_6
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (401 142)  (401 142)  routing T_8_8.sp4_v_t_44 <X> T_8_8.sp4_h_l_44
 (16 14)  (412 142)  (412 142)  routing T_8_8.sp4_v_b_29 <X> T_8_8.lc_trk_g3_5
 (17 14)  (413 142)  (413 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 142)  (414 142)  routing T_8_8.sp4_v_b_29 <X> T_8_8.lc_trk_g3_5
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (6 15)  (402 143)  (402 143)  routing T_8_8.sp4_v_t_44 <X> T_8_8.sp4_h_l_44
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (22 15)  (418 143)  (418 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 143)  (422 143)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.input0_7
 (27 15)  (423 143)  (423 143)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.input0_7
 (28 15)  (424 143)  (424 143)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.input0_7
 (29 15)  (425 143)  (425 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 143)  (428 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (429 143)  (429 143)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.input2_7
 (35 15)  (431 143)  (431 143)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.input2_7


LogicTile_9_8

 (13 4)  (451 132)  (451 132)  routing T_9_8.sp4_v_t_40 <X> T_9_8.sp4_v_b_5
 (9 5)  (447 133)  (447 133)  routing T_9_8.sp4_v_t_41 <X> T_9_8.sp4_v_b_4
 (4 12)  (442 140)  (442 140)  routing T_9_8.sp4_v_t_44 <X> T_9_8.sp4_v_b_9


LogicTile_10_8

 (26 4)  (518 132)  (518 132)  routing T_10_8.lc_trk_g3_7 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 132)  (519 132)  routing T_10_8.lc_trk_g3_4 <X> T_10_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 132)  (520 132)  routing T_10_8.lc_trk_g3_4 <X> T_10_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 132)  (521 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 132)  (522 132)  routing T_10_8.lc_trk_g3_4 <X> T_10_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 132)  (523 132)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 132)  (524 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 132)  (525 132)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 132)  (526 132)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 132)  (530 132)  LC_2 Logic Functioning bit
 (48 4)  (540 132)  (540 132)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (518 133)  (518 133)  routing T_10_8.lc_trk_g3_7 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 133)  (519 133)  routing T_10_8.lc_trk_g3_7 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 133)  (520 133)  routing T_10_8.lc_trk_g3_7 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 133)  (521 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 133)  (523 133)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 133)  (524 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 133)  (525 133)  routing T_10_8.lc_trk_g2_0 <X> T_10_8.input_2_2
 (14 8)  (506 136)  (506 136)  routing T_10_8.sp4_v_b_24 <X> T_10_8.lc_trk_g2_0
 (16 9)  (508 137)  (508 137)  routing T_10_8.sp4_v_b_24 <X> T_10_8.lc_trk_g2_0
 (17 9)  (509 137)  (509 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 14)  (506 142)  (506 142)  routing T_10_8.sp4_h_r_44 <X> T_10_8.lc_trk_g3_4
 (21 14)  (513 142)  (513 142)  routing T_10_8.sp4_v_t_26 <X> T_10_8.lc_trk_g3_7
 (22 14)  (514 142)  (514 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 142)  (515 142)  routing T_10_8.sp4_v_t_26 <X> T_10_8.lc_trk_g3_7
 (14 15)  (506 143)  (506 143)  routing T_10_8.sp4_h_r_44 <X> T_10_8.lc_trk_g3_4
 (15 15)  (507 143)  (507 143)  routing T_10_8.sp4_h_r_44 <X> T_10_8.lc_trk_g3_4
 (16 15)  (508 143)  (508 143)  routing T_10_8.sp4_h_r_44 <X> T_10_8.lc_trk_g3_4
 (17 15)  (509 143)  (509 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (513 143)  (513 143)  routing T_10_8.sp4_v_t_26 <X> T_10_8.lc_trk_g3_7
 (22 15)  (514 143)  (514 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 143)  (515 143)  routing T_10_8.sp4_h_r_30 <X> T_10_8.lc_trk_g3_6
 (24 15)  (516 143)  (516 143)  routing T_10_8.sp4_h_r_30 <X> T_10_8.lc_trk_g3_6
 (25 15)  (517 143)  (517 143)  routing T_10_8.sp4_h_r_30 <X> T_10_8.lc_trk_g3_6


LogicTile_11_8

 (5 2)  (551 130)  (551 130)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_h_l_37
 (6 3)  (552 131)  (552 131)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_h_l_37
 (11 4)  (557 132)  (557 132)  routing T_11_8.sp4_h_r_0 <X> T_11_8.sp4_v_b_5
 (5 6)  (551 134)  (551 134)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_h_l_38
 (4 7)  (550 135)  (550 135)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_h_l_38
 (6 7)  (552 135)  (552 135)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_h_l_38
 (8 14)  (554 142)  (554 142)  routing T_11_8.sp4_v_t_47 <X> T_11_8.sp4_h_l_47
 (9 14)  (555 142)  (555 142)  routing T_11_8.sp4_v_t_47 <X> T_11_8.sp4_h_l_47


LogicTile_12_8

 (4 4)  (604 132)  (604 132)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_v_b_3
 (6 8)  (606 136)  (606 136)  routing T_12_8.sp4_h_r_1 <X> T_12_8.sp4_v_b_6
 (11 15)  (611 143)  (611 143)  routing T_12_8.sp4_h_r_11 <X> T_12_8.sp4_h_l_46


LogicTile_13_8

 (14 1)  (668 129)  (668 129)  routing T_13_8.sp4_r_v_b_35 <X> T_13_8.lc_trk_g0_0
 (17 1)  (671 129)  (671 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 6)  (683 134)  (683 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 134)  (685 134)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 134)  (686 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 134)  (687 134)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 134)  (690 134)  LC_3 Logic Functioning bit
 (38 6)  (692 134)  (692 134)  LC_3 Logic Functioning bit
 (41 6)  (695 134)  (695 134)  LC_3 Logic Functioning bit
 (43 6)  (697 134)  (697 134)  LC_3 Logic Functioning bit
 (48 6)  (702 134)  (702 134)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (680 135)  (680 135)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 135)  (681 135)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 135)  (682 135)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 135)  (683 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 135)  (685 135)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 135)  (691 135)  LC_3 Logic Functioning bit
 (39 7)  (693 135)  (693 135)  LC_3 Logic Functioning bit
 (40 7)  (694 135)  (694 135)  LC_3 Logic Functioning bit
 (41 7)  (695 135)  (695 135)  LC_3 Logic Functioning bit
 (42 7)  (696 135)  (696 135)  LC_3 Logic Functioning bit
 (43 7)  (697 135)  (697 135)  LC_3 Logic Functioning bit
 (22 11)  (676 139)  (676 139)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 139)  (678 139)  routing T_13_8.tnr_op_6 <X> T_13_8.lc_trk_g2_6
 (22 13)  (676 141)  (676 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 141)  (679 141)  routing T_13_8.sp4_r_v_b_42 <X> T_13_8.lc_trk_g3_2


LogicTile_14_8

 (27 2)  (735 130)  (735 130)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 130)  (737 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 130)  (738 130)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 130)  (739 130)  routing T_14_8.lc_trk_g2_4 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 130)  (740 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 130)  (741 130)  routing T_14_8.lc_trk_g2_4 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 130)  (743 130)  routing T_14_8.lc_trk_g1_4 <X> T_14_8.input_2_1
 (37 2)  (745 130)  (745 130)  LC_1 Logic Functioning bit
 (38 2)  (746 130)  (746 130)  LC_1 Logic Functioning bit
 (40 2)  (748 130)  (748 130)  LC_1 Logic Functioning bit
 (41 2)  (749 130)  (749 130)  LC_1 Logic Functioning bit
 (42 2)  (750 130)  (750 130)  LC_1 Logic Functioning bit
 (26 3)  (734 131)  (734 131)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 131)  (735 131)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 131)  (736 131)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 131)  (737 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 131)  (738 131)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 131)  (740 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 131)  (742 131)  routing T_14_8.lc_trk_g1_4 <X> T_14_8.input_2_1
 (39 3)  (747 131)  (747 131)  LC_1 Logic Functioning bit
 (40 3)  (748 131)  (748 131)  LC_1 Logic Functioning bit
 (41 3)  (749 131)  (749 131)  LC_1 Logic Functioning bit
 (14 6)  (722 134)  (722 134)  routing T_14_8.sp4_h_l_1 <X> T_14_8.lc_trk_g1_4
 (22 6)  (730 134)  (730 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 134)  (732 134)  routing T_14_8.top_op_7 <X> T_14_8.lc_trk_g1_7
 (15 7)  (723 135)  (723 135)  routing T_14_8.sp4_h_l_1 <X> T_14_8.lc_trk_g1_4
 (16 7)  (724 135)  (724 135)  routing T_14_8.sp4_h_l_1 <X> T_14_8.lc_trk_g1_4
 (17 7)  (725 135)  (725 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (729 135)  (729 135)  routing T_14_8.top_op_7 <X> T_14_8.lc_trk_g1_7
 (11 8)  (719 136)  (719 136)  routing T_14_8.sp4_v_t_37 <X> T_14_8.sp4_v_b_8
 (13 8)  (721 136)  (721 136)  routing T_14_8.sp4_v_t_37 <X> T_14_8.sp4_v_b_8
 (14 10)  (722 138)  (722 138)  routing T_14_8.bnl_op_4 <X> T_14_8.lc_trk_g2_4
 (14 11)  (722 139)  (722 139)  routing T_14_8.bnl_op_4 <X> T_14_8.lc_trk_g2_4
 (17 11)  (725 139)  (725 139)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 13)  (730 141)  (730 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 141)  (731 141)  routing T_14_8.sp4_h_l_15 <X> T_14_8.lc_trk_g3_2
 (24 13)  (732 141)  (732 141)  routing T_14_8.sp4_h_l_15 <X> T_14_8.lc_trk_g3_2
 (25 13)  (733 141)  (733 141)  routing T_14_8.sp4_h_l_15 <X> T_14_8.lc_trk_g3_2


LogicTile_15_8

 (5 2)  (767 130)  (767 130)  routing T_15_8.sp4_v_t_37 <X> T_15_8.sp4_h_l_37
 (6 3)  (768 131)  (768 131)  routing T_15_8.sp4_v_t_37 <X> T_15_8.sp4_h_l_37
 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0


LogicTile_16_8

 (8 2)  (824 130)  (824 130)  routing T_16_8.sp4_v_t_36 <X> T_16_8.sp4_h_l_36
 (9 2)  (825 130)  (825 130)  routing T_16_8.sp4_v_t_36 <X> T_16_8.sp4_h_l_36
 (12 2)  (828 130)  (828 130)  routing T_16_8.sp4_v_t_39 <X> T_16_8.sp4_h_l_39
 (11 3)  (827 131)  (827 131)  routing T_16_8.sp4_v_t_39 <X> T_16_8.sp4_h_l_39
 (14 6)  (830 134)  (830 134)  routing T_16_8.sp4_v_t_1 <X> T_16_8.lc_trk_g1_4
 (14 7)  (830 135)  (830 135)  routing T_16_8.sp4_v_t_1 <X> T_16_8.lc_trk_g1_4
 (16 7)  (832 135)  (832 135)  routing T_16_8.sp4_v_t_1 <X> T_16_8.lc_trk_g1_4
 (17 7)  (833 135)  (833 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 8)  (838 136)  (838 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 136)  (839 136)  routing T_16_8.sp4_v_t_30 <X> T_16_8.lc_trk_g2_3
 (24 8)  (840 136)  (840 136)  routing T_16_8.sp4_v_t_30 <X> T_16_8.lc_trk_g2_3
 (26 8)  (842 136)  (842 136)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 136)  (843 136)  routing T_16_8.lc_trk_g1_4 <X> T_16_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 136)  (845 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 136)  (846 136)  routing T_16_8.lc_trk_g1_4 <X> T_16_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 136)  (848 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 136)  (849 136)  routing T_16_8.lc_trk_g2_3 <X> T_16_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 136)  (852 136)  LC_4 Logic Functioning bit
 (37 8)  (853 136)  (853 136)  LC_4 Logic Functioning bit
 (38 8)  (854 136)  (854 136)  LC_4 Logic Functioning bit
 (39 8)  (855 136)  (855 136)  LC_4 Logic Functioning bit
 (41 8)  (857 136)  (857 136)  LC_4 Logic Functioning bit
 (43 8)  (859 136)  (859 136)  LC_4 Logic Functioning bit
 (28 9)  (844 137)  (844 137)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 137)  (845 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 137)  (847 137)  routing T_16_8.lc_trk_g2_3 <X> T_16_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 137)  (852 137)  LC_4 Logic Functioning bit
 (38 9)  (854 137)  (854 137)  LC_4 Logic Functioning bit
 (15 11)  (831 139)  (831 139)  routing T_16_8.sp4_v_t_33 <X> T_16_8.lc_trk_g2_4
 (16 11)  (832 139)  (832 139)  routing T_16_8.sp4_v_t_33 <X> T_16_8.lc_trk_g2_4
 (17 11)  (833 139)  (833 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (12 14)  (828 142)  (828 142)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_h_l_46
 (11 15)  (827 143)  (827 143)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_h_l_46
 (13 15)  (829 143)  (829 143)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_h_l_46


LogicTile_17_8

 (8 2)  (882 130)  (882 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36
 (9 2)  (883 130)  (883 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36
 (10 2)  (884 130)  (884 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (4 5)  (1202 133)  (1202 133)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_h_r_3
 (13 5)  (1211 133)  (1211 133)  routing T_23_8.sp4_v_t_37 <X> T_23_8.sp4_h_r_5
 (2 8)  (1200 136)  (1200 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (1202 136)  (1202 136)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_v_b_6
 (6 8)  (1204 136)  (1204 136)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_v_b_6
 (11 8)  (1209 136)  (1209 136)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_v_b_8
 (12 9)  (1210 137)  (1210 137)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_v_b_8
 (13 9)  (1211 137)  (1211 137)  routing T_23_8.sp4_v_t_38 <X> T_23_8.sp4_h_r_8
 (4 12)  (1202 140)  (1202 140)  routing T_23_8.sp4_v_t_36 <X> T_23_8.sp4_v_b_9
 (6 12)  (1204 140)  (1204 140)  routing T_23_8.sp4_v_t_36 <X> T_23_8.sp4_v_b_9
 (10 12)  (1208 140)  (1208 140)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_h_r_10
 (11 12)  (1209 140)  (1209 140)  routing T_23_8.sp4_v_t_38 <X> T_23_8.sp4_v_b_11
 (13 12)  (1211 140)  (1211 140)  routing T_23_8.sp4_v_t_38 <X> T_23_8.sp4_v_b_11


LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 128)  (1328 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 128)  (1329 128)  routing T_25_8.sp4_v_b_19 <X> T_25_8.lc_trk_g0_3
 (24 0)  (1330 128)  (1330 128)  routing T_25_8.sp4_v_b_19 <X> T_25_8.lc_trk_g0_3
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 129)  (1332 129)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_0
 (28 1)  (1334 129)  (1334 129)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_0
 (29 1)  (1335 129)  (1335 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 131)  (1333 131)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_1
 (28 3)  (1334 131)  (1334 131)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_1
 (29 3)  (1335 131)  (1335 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 132)  (1332 132)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.input0_2
 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (27 5)  (1333 133)  (1333 133)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.input0_2
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 135)  (1331 135)  routing T_25_8.sp4_r_v_b_30 <X> T_25_8.lc_trk_g1_6
 (26 7)  (1332 135)  (1332 135)  routing T_25_8.lc_trk_g0_3 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (4 8)  (1310 136)  (1310 136)  routing T_25_8.sp4_v_t_43 <X> T_25_8.sp4_v_b_6
 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 136)  (1329 136)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (24 8)  (1330 136)  (1330 136)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (25 8)  (1331 136)  (1331 136)  routing T_25_8.sp4_h_r_34 <X> T_25_8.lc_trk_g2_2
 (26 8)  (1332 136)  (1332 136)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_4
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 137)  (1327 137)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_h_r_34 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_h_r_34 <X> T_25_8.lc_trk_g2_2
 (27 9)  (1333 137)  (1333 137)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_4
 (28 9)  (1334 137)  (1334 137)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (21 10)  (1327 138)  (1327 138)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (26 10)  (1332 138)  (1332 138)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (35 10)  (1341 138)  (1341 138)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input2_5
 (14 11)  (1320 139)  (1320 139)  routing T_25_8.sp12_v_t_19 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp12_v_t_19 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_19 lc_trk_g2_4
 (21 11)  (1327 139)  (1327 139)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (26 11)  (1332 139)  (1332 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (28 11)  (1334 139)  (1334 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 139)  (1338 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 139)  (1339 139)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input2_5
 (34 11)  (1340 139)  (1340 139)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input2_5
 (14 12)  (1320 140)  (1320 140)  routing T_25_8.sp4_h_l_21 <X> T_25_8.lc_trk_g3_0
 (17 12)  (1323 140)  (1323 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.tnl_op_3 <X> T_25_8.lc_trk_g3_3
 (15 13)  (1321 141)  (1321 141)  routing T_25_8.sp4_h_l_21 <X> T_25_8.lc_trk_g3_0
 (16 13)  (1322 141)  (1322 141)  routing T_25_8.sp4_h_l_21 <X> T_25_8.lc_trk_g3_0
 (17 13)  (1323 141)  (1323 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1327 141)  (1327 141)  routing T_25_8.tnl_op_3 <X> T_25_8.lc_trk_g3_3
 (22 13)  (1328 141)  (1328 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1333 141)  (1333 141)  routing T_25_8.lc_trk_g3_1 <X> T_25_8.input0_6
 (28 13)  (1334 141)  (1334 141)  routing T_25_8.lc_trk_g3_1 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 141)  (1338 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 141)  (1341 141)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.input2_6
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_h_l_16 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_h_l_16 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (35 14)  (1341 142)  (1341 142)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input2_7
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (16 15)  (1322 143)  (1322 143)  routing T_25_8.sp12_v_b_12 <X> T_25_8.lc_trk_g3_4
 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_h_l_16 <X> T_25_8.lc_trk_g3_5
 (26 15)  (1332 143)  (1332 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_7
 (27 15)  (1333 143)  (1333 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_7
 (28 15)  (1334 143)  (1334 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 143)  (1338 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 143)  (1340 143)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input2_7
 (35 15)  (1341 143)  (1341 143)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input2_7


LogicTile_26_8

 (11 2)  (1359 130)  (1359 130)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_t_39
 (4 12)  (1352 140)  (1352 140)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9
 (9 12)  (1357 140)  (1357 140)  routing T_26_8.sp4_v_t_47 <X> T_26_8.sp4_h_r_10
 (5 13)  (1353 141)  (1353 141)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (9 0)  (1573 128)  (1573 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1


LogicTile_31_8



LogicTile_32_8

 (19 8)  (1691 136)  (1691 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_8

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0


IO_Tile_0_7

 (13 7)  (4 119)  (4 119)  routing T_0_7.span4_horz_13 <X> T_0_7.span4_vert_b_2
 (14 7)  (3 119)  (3 119)  routing T_0_7.span4_horz_13 <X> T_0_7.span4_vert_b_2


LogicTile_3_7

 (4 3)  (130 115)  (130 115)  routing T_3_7.sp4_h_r_4 <X> T_3_7.sp4_h_l_37
 (6 3)  (132 115)  (132 115)  routing T_3_7.sp4_h_r_4 <X> T_3_7.sp4_h_l_37


LogicTile_5_7

 (3 4)  (237 116)  (237 116)  routing T_5_7.sp12_v_t_23 <X> T_5_7.sp12_h_r_0
 (8 13)  (242 125)  (242 125)  routing T_5_7.sp4_v_t_42 <X> T_5_7.sp4_v_b_10
 (10 13)  (244 125)  (244 125)  routing T_5_7.sp4_v_t_42 <X> T_5_7.sp4_v_b_10


LogicTile_6_7

 (5 8)  (293 120)  (293 120)  routing T_6_7.sp4_v_t_43 <X> T_6_7.sp4_h_r_6
 (17 8)  (305 120)  (305 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (314 120)  (314 120)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 120)  (316 120)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 120)  (317 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 120)  (318 120)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 120)  (320 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 120)  (321 120)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 120)  (322 120)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 120)  (326 120)  LC_4 Logic Functioning bit
 (39 8)  (327 120)  (327 120)  LC_4 Logic Functioning bit
 (40 8)  (328 120)  (328 120)  LC_4 Logic Functioning bit
 (42 8)  (330 120)  (330 120)  LC_4 Logic Functioning bit
 (51 8)  (339 120)  (339 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (306 121)  (306 121)  routing T_6_7.sp4_r_v_b_33 <X> T_6_7.lc_trk_g2_1
 (22 9)  (310 121)  (310 121)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 121)  (312 121)  routing T_6_7.tnl_op_2 <X> T_6_7.lc_trk_g2_2
 (25 9)  (313 121)  (313 121)  routing T_6_7.tnl_op_2 <X> T_6_7.lc_trk_g2_2
 (27 9)  (315 121)  (315 121)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 121)  (316 121)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 121)  (317 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 121)  (318 121)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 121)  (320 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (321 121)  (321 121)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.input_2_4
 (34 9)  (322 121)  (322 121)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.input_2_4
 (36 9)  (324 121)  (324 121)  LC_4 Logic Functioning bit
 (39 9)  (327 121)  (327 121)  LC_4 Logic Functioning bit
 (40 9)  (328 121)  (328 121)  LC_4 Logic Functioning bit
 (41 9)  (329 121)  (329 121)  LC_4 Logic Functioning bit
 (22 10)  (310 122)  (310 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (313 122)  (313 122)  routing T_6_7.sp4_v_b_38 <X> T_6_7.lc_trk_g2_6
 (28 10)  (316 122)  (316 122)  routing T_6_7.lc_trk_g2_4 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 122)  (317 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 122)  (318 122)  routing T_6_7.lc_trk_g2_4 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 122)  (319 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 122)  (320 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 122)  (321 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 122)  (322 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 122)  (325 122)  LC_5 Logic Functioning bit
 (38 10)  (326 122)  (326 122)  LC_5 Logic Functioning bit
 (39 10)  (327 122)  (327 122)  LC_5 Logic Functioning bit
 (40 10)  (328 122)  (328 122)  LC_5 Logic Functioning bit
 (41 10)  (329 122)  (329 122)  LC_5 Logic Functioning bit
 (52 10)  (340 122)  (340 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (305 123)  (305 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (310 123)  (310 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 123)  (311 123)  routing T_6_7.sp4_v_b_38 <X> T_6_7.lc_trk_g2_6
 (25 11)  (313 123)  (313 123)  routing T_6_7.sp4_v_b_38 <X> T_6_7.lc_trk_g2_6
 (27 11)  (315 123)  (315 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 123)  (316 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 123)  (317 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 123)  (320 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (321 123)  (321 123)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.input_2_5
 (34 11)  (322 123)  (322 123)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.input_2_5
 (35 11)  (323 123)  (323 123)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.input_2_5
 (36 11)  (324 123)  (324 123)  LC_5 Logic Functioning bit
 (40 11)  (328 123)  (328 123)  LC_5 Logic Functioning bit
 (42 11)  (330 123)  (330 123)  LC_5 Logic Functioning bit
 (15 12)  (303 124)  (303 124)  routing T_6_7.sp4_h_r_33 <X> T_6_7.lc_trk_g3_1
 (16 12)  (304 124)  (304 124)  routing T_6_7.sp4_h_r_33 <X> T_6_7.lc_trk_g3_1
 (17 12)  (305 124)  (305 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 124)  (306 124)  routing T_6_7.sp4_h_r_33 <X> T_6_7.lc_trk_g3_1
 (26 12)  (314 124)  (314 124)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 124)  (315 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 124)  (316 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 124)  (317 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 124)  (318 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 124)  (320 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 124)  (321 124)  routing T_6_7.lc_trk_g2_1 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 124)  (326 124)  LC_6 Logic Functioning bit
 (39 12)  (327 124)  (327 124)  LC_6 Logic Functioning bit
 (42 12)  (330 124)  (330 124)  LC_6 Logic Functioning bit
 (43 12)  (331 124)  (331 124)  LC_6 Logic Functioning bit
 (14 13)  (302 125)  (302 125)  routing T_6_7.sp4_h_r_24 <X> T_6_7.lc_trk_g3_0
 (15 13)  (303 125)  (303 125)  routing T_6_7.sp4_h_r_24 <X> T_6_7.lc_trk_g3_0
 (16 13)  (304 125)  (304 125)  routing T_6_7.sp4_h_r_24 <X> T_6_7.lc_trk_g3_0
 (17 13)  (305 125)  (305 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (310 125)  (310 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 125)  (311 125)  routing T_6_7.sp4_h_l_15 <X> T_6_7.lc_trk_g3_2
 (24 13)  (312 125)  (312 125)  routing T_6_7.sp4_h_l_15 <X> T_6_7.lc_trk_g3_2
 (25 13)  (313 125)  (313 125)  routing T_6_7.sp4_h_l_15 <X> T_6_7.lc_trk_g3_2
 (26 13)  (314 125)  (314 125)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 125)  (316 125)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 125)  (317 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 125)  (320 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (321 125)  (321 125)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.input_2_6
 (35 13)  (323 125)  (323 125)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.input_2_6
 (36 13)  (324 125)  (324 125)  LC_6 Logic Functioning bit
 (37 13)  (325 125)  (325 125)  LC_6 Logic Functioning bit
 (40 13)  (328 125)  (328 125)  LC_6 Logic Functioning bit
 (41 13)  (329 125)  (329 125)  LC_6 Logic Functioning bit
 (48 13)  (336 125)  (336 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (305 126)  (305 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (315 126)  (315 126)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 126)  (316 126)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 126)  (317 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 126)  (319 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 126)  (320 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 126)  (321 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 126)  (322 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 126)  (323 126)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_7
 (37 14)  (325 126)  (325 126)  LC_7 Logic Functioning bit
 (39 14)  (327 126)  (327 126)  LC_7 Logic Functioning bit
 (40 14)  (328 126)  (328 126)  LC_7 Logic Functioning bit
 (41 14)  (329 126)  (329 126)  LC_7 Logic Functioning bit
 (42 14)  (330 126)  (330 126)  LC_7 Logic Functioning bit
 (15 15)  (303 127)  (303 127)  routing T_6_7.tnr_op_4 <X> T_6_7.lc_trk_g3_4
 (17 15)  (305 127)  (305 127)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (315 127)  (315 127)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 127)  (316 127)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 127)  (317 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 127)  (320 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 127)  (321 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_7
 (35 15)  (323 127)  (323 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_7
 (38 15)  (326 127)  (326 127)  LC_7 Logic Functioning bit
 (41 15)  (329 127)  (329 127)  LC_7 Logic Functioning bit
 (42 15)  (330 127)  (330 127)  LC_7 Logic Functioning bit
 (53 15)  (341 127)  (341 127)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_7

 (21 0)  (363 112)  (363 112)  routing T_7_7.sp4_h_r_19 <X> T_7_7.lc_trk_g0_3
 (22 0)  (364 112)  (364 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 112)  (365 112)  routing T_7_7.sp4_h_r_19 <X> T_7_7.lc_trk_g0_3
 (24 0)  (366 112)  (366 112)  routing T_7_7.sp4_h_r_19 <X> T_7_7.lc_trk_g0_3
 (21 1)  (363 113)  (363 113)  routing T_7_7.sp4_h_r_19 <X> T_7_7.lc_trk_g0_3
 (22 1)  (364 113)  (364 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 113)  (365 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (24 1)  (366 113)  (366 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (368 114)  (368 114)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 114)  (371 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 114)  (372 114)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 114)  (375 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 114)  (376 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 114)  (378 114)  LC_1 Logic Functioning bit
 (37 2)  (379 114)  (379 114)  LC_1 Logic Functioning bit
 (42 2)  (384 114)  (384 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (48 2)  (390 114)  (390 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (356 115)  (356 115)  routing T_7_7.top_op_4 <X> T_7_7.lc_trk_g0_4
 (15 3)  (357 115)  (357 115)  routing T_7_7.top_op_4 <X> T_7_7.lc_trk_g0_4
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp4_r_v_b_31 <X> T_7_7.lc_trk_g0_7
 (26 3)  (368 115)  (368 115)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 115)  (370 115)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 115)  (371 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 115)  (374 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 115)  (377 115)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.input_2_1
 (36 3)  (378 115)  (378 115)  LC_1 Logic Functioning bit
 (39 3)  (381 115)  (381 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (9 6)  (351 118)  (351 118)  routing T_7_7.sp4_h_r_1 <X> T_7_7.sp4_h_l_41
 (10 6)  (352 118)  (352 118)  routing T_7_7.sp4_h_r_1 <X> T_7_7.sp4_h_l_41
 (14 6)  (356 118)  (356 118)  routing T_7_7.sp12_h_l_3 <X> T_7_7.lc_trk_g1_4
 (17 6)  (359 118)  (359 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g1_7
 (26 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 118)  (371 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 118)  (374 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 118)  (375 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 118)  (376 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 118)  (377 118)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.input_2_3
 (14 7)  (356 119)  (356 119)  routing T_7_7.sp12_h_l_3 <X> T_7_7.lc_trk_g1_4
 (15 7)  (357 119)  (357 119)  routing T_7_7.sp12_h_l_3 <X> T_7_7.lc_trk_g1_4
 (17 7)  (359 119)  (359 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (360 119)  (360 119)  routing T_7_7.sp4_r_v_b_29 <X> T_7_7.lc_trk_g1_5
 (21 7)  (363 119)  (363 119)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g1_7
 (26 7)  (368 119)  (368 119)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 119)  (371 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 119)  (372 119)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 119)  (374 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (376 119)  (376 119)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.input_2_3
 (37 7)  (379 119)  (379 119)  LC_3 Logic Functioning bit
 (38 7)  (380 119)  (380 119)  LC_3 Logic Functioning bit
 (39 7)  (381 119)  (381 119)  LC_3 Logic Functioning bit
 (41 7)  (383 119)  (383 119)  LC_3 Logic Functioning bit
 (42 7)  (384 119)  (384 119)  LC_3 Logic Functioning bit
 (43 7)  (385 119)  (385 119)  LC_3 Logic Functioning bit
 (17 8)  (359 120)  (359 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 120)  (360 120)  routing T_7_7.wire_logic_cluster/lc_1/out <X> T_7_7.lc_trk_g2_1
 (26 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g3_7 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 120)  (370 120)  routing T_7_7.lc_trk_g2_1 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 120)  (371 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 120)  (374 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 120)  (375 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 120)  (376 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (39 8)  (381 120)  (381 120)  LC_4 Logic Functioning bit
 (41 8)  (383 120)  (383 120)  LC_4 Logic Functioning bit
 (50 8)  (392 120)  (392 120)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 121)  (368 121)  routing T_7_7.lc_trk_g3_7 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 121)  (369 121)  routing T_7_7.lc_trk_g3_7 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 121)  (370 121)  routing T_7_7.lc_trk_g3_7 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 121)  (371 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 121)  (373 121)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 121)  (378 121)  LC_4 Logic Functioning bit
 (37 9)  (379 121)  (379 121)  LC_4 Logic Functioning bit
 (39 9)  (381 121)  (381 121)  LC_4 Logic Functioning bit
 (41 9)  (383 121)  (383 121)  LC_4 Logic Functioning bit
 (42 9)  (384 121)  (384 121)  LC_4 Logic Functioning bit
 (43 9)  (385 121)  (385 121)  LC_4 Logic Functioning bit
 (48 9)  (390 121)  (390 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (363 122)  (363 122)  routing T_7_7.sp4_v_t_26 <X> T_7_7.lc_trk_g2_7
 (22 10)  (364 122)  (364 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 122)  (365 122)  routing T_7_7.sp4_v_t_26 <X> T_7_7.lc_trk_g2_7
 (29 10)  (371 122)  (371 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 122)  (373 122)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 122)  (374 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 122)  (376 122)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 122)  (377 122)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.input_2_5
 (39 10)  (381 122)  (381 122)  LC_5 Logic Functioning bit
 (40 10)  (382 122)  (382 122)  LC_5 Logic Functioning bit
 (41 10)  (383 122)  (383 122)  LC_5 Logic Functioning bit
 (42 10)  (384 122)  (384 122)  LC_5 Logic Functioning bit
 (21 11)  (363 123)  (363 123)  routing T_7_7.sp4_v_t_26 <X> T_7_7.lc_trk_g2_7
 (28 11)  (370 123)  (370 123)  routing T_7_7.lc_trk_g2_1 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 123)  (371 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 123)  (372 123)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 123)  (373 123)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 123)  (374 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (377 123)  (377 123)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.input_2_5
 (37 11)  (379 123)  (379 123)  LC_5 Logic Functioning bit
 (40 11)  (382 123)  (382 123)  LC_5 Logic Functioning bit
 (42 11)  (384 123)  (384 123)  LC_5 Logic Functioning bit
 (43 11)  (385 123)  (385 123)  LC_5 Logic Functioning bit
 (48 11)  (390 123)  (390 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (358 124)  (358 124)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g3_1
 (17 12)  (359 124)  (359 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 124)  (360 124)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g3_1
 (21 12)  (363 124)  (363 124)  routing T_7_7.sp4_v_t_14 <X> T_7_7.lc_trk_g3_3
 (22 12)  (364 124)  (364 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 124)  (365 124)  routing T_7_7.sp4_v_t_14 <X> T_7_7.lc_trk_g3_3
 (18 13)  (360 125)  (360 125)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g3_1
 (22 13)  (364 125)  (364 125)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (366 125)  (366 125)  routing T_7_7.tnl_op_2 <X> T_7_7.lc_trk_g3_2
 (25 13)  (367 125)  (367 125)  routing T_7_7.tnl_op_2 <X> T_7_7.lc_trk_g3_2
 (21 14)  (363 126)  (363 126)  routing T_7_7.wire_logic_cluster/lc_7/out <X> T_7_7.lc_trk_g3_7
 (22 14)  (364 126)  (364 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (369 126)  (369 126)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 126)  (371 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 126)  (372 126)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 126)  (374 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 126)  (375 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 126)  (376 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 126)  (378 126)  LC_7 Logic Functioning bit
 (37 14)  (379 126)  (379 126)  LC_7 Logic Functioning bit
 (38 14)  (380 126)  (380 126)  LC_7 Logic Functioning bit
 (39 14)  (381 126)  (381 126)  LC_7 Logic Functioning bit
 (26 15)  (368 127)  (368 127)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 127)  (371 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 127)  (373 127)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 127)  (382 127)  LC_7 Logic Functioning bit
 (41 15)  (383 127)  (383 127)  LC_7 Logic Functioning bit
 (42 15)  (384 127)  (384 127)  LC_7 Logic Functioning bit
 (43 15)  (385 127)  (385 127)  LC_7 Logic Functioning bit


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 113)  (423 113)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.input0_0
 (29 1)  (425 113)  (425 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 3)  (400 115)  (400 115)  routing T_8_7.sp4_v_b_7 <X> T_8_7.sp4_h_l_37
 (13 3)  (409 115)  (409 115)  routing T_8_7.sp4_v_b_9 <X> T_8_7.sp4_h_l_39
 (28 3)  (424 115)  (424 115)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.input0_1
 (29 3)  (425 115)  (425 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (17 4)  (413 116)  (413 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (17 5)  (413 117)  (413 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (414 117)  (414 117)  routing T_8_7.sp4_r_v_b_25 <X> T_8_7.lc_trk_g1_1
 (22 5)  (418 117)  (418 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 117)  (421 117)  routing T_8_7.sp4_r_v_b_26 <X> T_8_7.lc_trk_g1_2
 (27 5)  (423 117)  (423 117)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.input0_2
 (28 5)  (424 117)  (424 117)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.input0_2
 (29 5)  (425 117)  (425 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (27 7)  (423 119)  (423 119)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.input0_3
 (28 7)  (424 119)  (424 119)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.input0_3
 (29 7)  (425 119)  (425 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (16 8)  (412 120)  (412 120)  routing T_8_7.sp4_v_t_20 <X> T_8_7.lc_trk_g2_1
 (17 8)  (413 120)  (413 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (414 120)  (414 120)  routing T_8_7.sp4_v_t_20 <X> T_8_7.lc_trk_g2_1
 (22 8)  (418 120)  (418 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (419 120)  (419 120)  routing T_8_7.sp4_h_l_14 <X> T_8_7.lc_trk_g2_3
 (24 8)  (420 120)  (420 120)  routing T_8_7.sp4_h_l_14 <X> T_8_7.lc_trk_g2_3
 (25 8)  (421 120)  (421 120)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g2_2
 (26 8)  (422 120)  (422 120)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input0_4
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (41 8)  (437 120)  (437 120)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (18 9)  (414 121)  (414 121)  routing T_8_7.sp4_v_t_20 <X> T_8_7.lc_trk_g2_1
 (21 9)  (417 121)  (417 121)  routing T_8_7.sp4_h_l_14 <X> T_8_7.lc_trk_g2_3
 (22 9)  (418 121)  (418 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (419 121)  (419 121)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g2_2
 (28 9)  (424 121)  (424 121)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input0_4
 (29 9)  (425 121)  (425 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (15 10)  (411 122)  (411 122)  routing T_8_7.sp4_h_r_45 <X> T_8_7.lc_trk_g2_5
 (16 10)  (412 122)  (412 122)  routing T_8_7.sp4_h_r_45 <X> T_8_7.lc_trk_g2_5
 (17 10)  (413 122)  (413 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (414 122)  (414 122)  routing T_8_7.sp4_h_r_45 <X> T_8_7.lc_trk_g2_5
 (35 10)  (431 122)  (431 122)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input2_5
 (15 11)  (411 123)  (411 123)  routing T_8_7.sp4_v_b_44 <X> T_8_7.lc_trk_g2_4
 (16 11)  (412 123)  (412 123)  routing T_8_7.sp4_v_b_44 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (18 11)  (414 123)  (414 123)  routing T_8_7.sp4_h_r_45 <X> T_8_7.lc_trk_g2_5
 (26 11)  (422 123)  (422 123)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.input0_5
 (27 11)  (423 123)  (423 123)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.input0_5
 (29 11)  (425 123)  (425 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 123)  (428 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (429 123)  (429 123)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input2_5
 (34 11)  (430 123)  (430 123)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input2_5
 (17 12)  (413 124)  (413 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (418 124)  (418 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (413 125)  (413 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (417 125)  (417 125)  routing T_8_7.sp4_r_v_b_43 <X> T_8_7.lc_trk_g3_3
 (26 13)  (422 125)  (422 125)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.input0_6
 (28 13)  (424 125)  (424 125)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.input0_6
 (29 13)  (425 125)  (425 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 125)  (428 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 125)  (429 125)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input2_6
 (34 13)  (430 125)  (430 125)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input2_6
 (35 13)  (431 125)  (431 125)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input2_6
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (5 14)  (401 126)  (401 126)  routing T_8_7.sp4_v_b_9 <X> T_8_7.sp4_h_l_44
 (16 14)  (412 126)  (412 126)  routing T_8_7.sp4_v_t_24 <X> T_8_7.lc_trk_g3_5
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 126)  (414 126)  routing T_8_7.sp4_v_t_24 <X> T_8_7.lc_trk_g3_5
 (35 14)  (431 126)  (431 126)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.input2_7
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (17 15)  (413 127)  (413 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (414 127)  (414 127)  routing T_8_7.sp4_v_t_24 <X> T_8_7.lc_trk_g3_5
 (27 15)  (423 127)  (423 127)  routing T_8_7.lc_trk_g1_0 <X> T_8_7.input0_7
 (29 15)  (425 127)  (425 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 127)  (428 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 127)  (429 127)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.input2_7


LogicTile_9_7

 (4 0)  (442 112)  (442 112)  routing T_9_7.sp4_v_t_37 <X> T_9_7.sp4_v_b_0
 (10 9)  (448 121)  (448 121)  routing T_9_7.sp4_h_r_2 <X> T_9_7.sp4_v_b_7
 (12 10)  (450 122)  (450 122)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_h_l_45
 (11 11)  (449 123)  (449 123)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_h_l_45
 (11 12)  (449 124)  (449 124)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_11
 (10 13)  (448 125)  (448 125)  routing T_9_7.sp4_h_r_5 <X> T_9_7.sp4_v_b_10
 (12 13)  (450 125)  (450 125)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_11


LogicTile_10_7

 (5 6)  (497 118)  (497 118)  routing T_10_7.sp4_v_t_44 <X> T_10_7.sp4_h_l_38
 (4 7)  (496 119)  (496 119)  routing T_10_7.sp4_v_t_44 <X> T_10_7.sp4_h_l_38
 (6 7)  (498 119)  (498 119)  routing T_10_7.sp4_v_t_44 <X> T_10_7.sp4_h_l_38


LogicTile_11_7

 (8 2)  (554 114)  (554 114)  routing T_11_7.sp4_v_t_36 <X> T_11_7.sp4_h_l_36
 (9 2)  (555 114)  (555 114)  routing T_11_7.sp4_v_t_36 <X> T_11_7.sp4_h_l_36


LogicTile_13_7

 (12 2)  (666 114)  (666 114)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (11 3)  (665 115)  (665 115)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (13 3)  (667 115)  (667 115)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (12 6)  (666 118)  (666 118)  routing T_13_7.sp4_v_t_46 <X> T_13_7.sp4_h_l_40
 (21 6)  (675 118)  (675 118)  routing T_13_7.sp12_h_l_4 <X> T_13_7.lc_trk_g1_7
 (22 6)  (676 118)  (676 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 118)  (678 118)  routing T_13_7.sp12_h_l_4 <X> T_13_7.lc_trk_g1_7
 (11 7)  (665 119)  (665 119)  routing T_13_7.sp4_v_t_46 <X> T_13_7.sp4_h_l_40
 (13 7)  (667 119)  (667 119)  routing T_13_7.sp4_v_t_46 <X> T_13_7.sp4_h_l_40
 (21 7)  (675 119)  (675 119)  routing T_13_7.sp12_h_l_4 <X> T_13_7.lc_trk_g1_7
 (26 8)  (680 120)  (680 120)  routing T_13_7.lc_trk_g1_7 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 120)  (681 120)  routing T_13_7.lc_trk_g3_0 <X> T_13_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 120)  (682 120)  routing T_13_7.lc_trk_g3_0 <X> T_13_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 120)  (683 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 120)  (685 120)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 120)  (686 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 120)  (687 120)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 120)  (690 120)  LC_4 Logic Functioning bit
 (37 8)  (691 120)  (691 120)  LC_4 Logic Functioning bit
 (38 8)  (692 120)  (692 120)  LC_4 Logic Functioning bit
 (39 8)  (693 120)  (693 120)  LC_4 Logic Functioning bit
 (41 8)  (695 120)  (695 120)  LC_4 Logic Functioning bit
 (43 8)  (697 120)  (697 120)  LC_4 Logic Functioning bit
 (26 9)  (680 121)  (680 121)  routing T_13_7.lc_trk_g1_7 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 121)  (681 121)  routing T_13_7.lc_trk_g1_7 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 121)  (683 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 121)  (685 121)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 121)  (690 121)  LC_4 Logic Functioning bit
 (38 9)  (692 121)  (692 121)  LC_4 Logic Functioning bit
 (22 10)  (676 122)  (676 122)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 122)  (677 122)  routing T_13_7.sp12_v_b_23 <X> T_13_7.lc_trk_g2_7
 (21 11)  (675 123)  (675 123)  routing T_13_7.sp12_v_b_23 <X> T_13_7.lc_trk_g2_7
 (14 13)  (668 125)  (668 125)  routing T_13_7.sp4_r_v_b_40 <X> T_13_7.lc_trk_g3_0
 (17 13)  (671 125)  (671 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_14_7

 (4 6)  (712 118)  (712 118)  routing T_14_7.sp4_h_r_3 <X> T_14_7.sp4_v_t_38
 (5 7)  (713 119)  (713 119)  routing T_14_7.sp4_h_r_3 <X> T_14_7.sp4_v_t_38


LogicTile_15_7

 (19 11)  (781 123)  (781 123)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (19 15)  (781 127)  (781 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_7

 (8 3)  (824 115)  (824 115)  routing T_16_7.sp4_h_r_1 <X> T_16_7.sp4_v_t_36
 (9 3)  (825 115)  (825 115)  routing T_16_7.sp4_h_r_1 <X> T_16_7.sp4_v_t_36


LogicTile_17_7

 (19 13)  (893 125)  (893 125)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_7

 (3 4)  (1093 116)  (1093 116)  routing T_21_7.sp12_v_t_23 <X> T_21_7.sp12_h_r_0
 (3 12)  (1093 124)  (1093 124)  routing T_21_7.sp12_v_t_22 <X> T_21_7.sp12_h_r_1


LogicTile_22_7

 (12 0)  (1156 112)  (1156 112)  routing T_22_7.sp4_v_t_39 <X> T_22_7.sp4_h_r_2
 (13 0)  (1157 112)  (1157 112)  routing T_22_7.sp4_v_t_39 <X> T_22_7.sp4_v_b_2
 (3 2)  (1147 114)  (1147 114)  routing T_22_7.sp12_v_t_23 <X> T_22_7.sp12_h_l_23
 (19 7)  (1163 119)  (1163 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_25_7

 (16 0)  (1322 112)  (1322 112)  routing T_25_7.sp12_h_r_9 <X> T_25_7.lc_trk_g0_1
 (17 0)  (1323 112)  (1323 112)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 113)  (1314 113)  routing T_25_7.sp4_v_t_47 <X> T_25_7.sp4_v_b_1
 (10 1)  (1316 113)  (1316 113)  routing T_25_7.sp4_v_t_47 <X> T_25_7.sp4_v_b_1
 (26 1)  (1332 113)  (1332 113)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_0
 (27 1)  (1333 113)  (1333 113)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_0
 (29 1)  (1335 113)  (1335 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 115)  (1309 115)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_h_l_23
 (26 3)  (1332 115)  (1332 115)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_1
 (28 3)  (1334 115)  (1334 115)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_1
 (29 3)  (1335 115)  (1335 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (11 4)  (1317 116)  (1317 116)  routing T_25_7.sp4_v_t_39 <X> T_25_7.sp4_v_b_5
 (22 4)  (1328 116)  (1328 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_t_6 lc_trk_g1_3
 (23 4)  (1329 116)  (1329 116)  routing T_25_7.sp4_v_t_6 <X> T_25_7.lc_trk_g1_3
 (24 4)  (1330 116)  (1330 116)  routing T_25_7.sp4_v_t_6 <X> T_25_7.lc_trk_g1_3
 (26 4)  (1332 116)  (1332 116)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.input0_2
 (12 5)  (1318 117)  (1318 117)  routing T_25_7.sp4_v_t_39 <X> T_25_7.sp4_v_b_5
 (16 5)  (1322 117)  (1322 117)  routing T_25_7.sp12_h_r_8 <X> T_25_7.lc_trk_g1_0
 (17 5)  (1323 117)  (1323 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (28 5)  (1334 117)  (1334 117)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.input0_2
 (29 5)  (1335 117)  (1335 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (22 7)  (1328 119)  (1328 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 119)  (1329 119)  routing T_25_7.sp4_h_r_6 <X> T_25_7.lc_trk_g1_6
 (24 7)  (1330 119)  (1330 119)  routing T_25_7.sp4_h_r_6 <X> T_25_7.lc_trk_g1_6
 (25 7)  (1331 119)  (1331 119)  routing T_25_7.sp4_h_r_6 <X> T_25_7.lc_trk_g1_6
 (29 7)  (1335 119)  (1335 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (4 8)  (1310 120)  (1310 120)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_v_b_6
 (5 8)  (1311 120)  (1311 120)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_h_r_6
 (21 8)  (1327 120)  (1327 120)  routing T_25_7.sp4_v_b_35 <X> T_25_7.lc_trk_g2_3
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 120)  (1329 120)  routing T_25_7.sp4_v_b_35 <X> T_25_7.lc_trk_g2_3
 (26 8)  (1332 120)  (1332 120)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_4
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (21 9)  (1327 121)  (1327 121)  routing T_25_7.sp4_v_b_35 <X> T_25_7.lc_trk_g2_3
 (26 9)  (1332 121)  (1332 121)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_4
 (28 9)  (1334 121)  (1334 121)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_4
 (29 9)  (1335 121)  (1335 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (38 9)  (1344 121)  (1344 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_h_r_36 <X> T_25_7.lc_trk_g2_4
 (16 10)  (1322 122)  (1322 122)  routing T_25_7.sp12_v_t_18 <X> T_25_7.lc_trk_g2_5
 (17 10)  (1323 122)  (1323 122)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (35 10)  (1341 122)  (1341 122)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input2_5
 (15 11)  (1321 123)  (1321 123)  routing T_25_7.sp4_h_r_36 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_h_r_36 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 123)  (1324 123)  routing T_25_7.sp12_v_t_18 <X> T_25_7.lc_trk_g2_5
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 123)  (1331 123)  routing T_25_7.sp4_r_v_b_38 <X> T_25_7.lc_trk_g2_6
 (27 11)  (1333 123)  (1333 123)  routing T_25_7.lc_trk_g1_0 <X> T_25_7.input0_5
 (29 11)  (1335 123)  (1335 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 123)  (1338 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 123)  (1339 123)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input2_5
 (34 11)  (1340 123)  (1340 123)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input2_5
 (22 12)  (1328 124)  (1328 124)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_8 lc_trk_g3_3
 (23 12)  (1329 124)  (1329 124)  routing T_25_7.sp12_v_t_8 <X> T_25_7.lc_trk_g3_3
 (26 12)  (1332 124)  (1332 124)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_6
 (26 13)  (1332 125)  (1332 125)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_6
 (27 13)  (1333 125)  (1333 125)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_6
 (28 13)  (1334 125)  (1334 125)  routing T_25_7.lc_trk_g3_7 <X> T_25_7.input0_6
 (29 13)  (1335 125)  (1335 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 125)  (1338 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 125)  (1339 125)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.input2_6
 (34 13)  (1340 125)  (1340 125)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.input2_6
 (35 13)  (1341 125)  (1341 125)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.input2_6
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1327 126)  (1327 126)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g3_7
 (22 14)  (1328 126)  (1328 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 126)  (1329 126)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g3_7
 (24 14)  (1330 126)  (1330 126)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g3_7
 (26 14)  (1332 126)  (1332 126)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_7
 (35 14)  (1341 126)  (1341 126)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_7
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (17 15)  (1323 127)  (1323 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 127)  (1324 127)  routing T_25_7.sp4_r_v_b_45 <X> T_25_7.lc_trk_g3_5
 (21 15)  (1327 127)  (1327 127)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g3_7
 (26 15)  (1332 127)  (1332 127)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_7
 (27 15)  (1333 127)  (1333 127)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.input0_7
 (29 15)  (1335 127)  (1335 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 127)  (1338 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 127)  (1339 127)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_7


LogicTile_26_7

 (8 2)  (1356 114)  (1356 114)  routing T_26_7.sp4_v_t_36 <X> T_26_7.sp4_h_l_36
 (9 2)  (1357 114)  (1357 114)  routing T_26_7.sp4_v_t_36 <X> T_26_7.sp4_h_l_36
 (8 5)  (1356 117)  (1356 117)  routing T_26_7.sp4_h_l_47 <X> T_26_7.sp4_v_b_4
 (9 5)  (1357 117)  (1357 117)  routing T_26_7.sp4_h_l_47 <X> T_26_7.sp4_v_b_4
 (10 5)  (1358 117)  (1358 117)  routing T_26_7.sp4_h_l_47 <X> T_26_7.sp4_v_b_4
 (13 8)  (1361 120)  (1361 120)  routing T_26_7.sp4_v_t_45 <X> T_26_7.sp4_v_b_8
 (8 9)  (1356 121)  (1356 121)  routing T_26_7.sp4_h_l_36 <X> T_26_7.sp4_v_b_7
 (9 9)  (1357 121)  (1357 121)  routing T_26_7.sp4_h_l_36 <X> T_26_7.sp4_v_b_7
 (10 9)  (1358 121)  (1358 121)  routing T_26_7.sp4_h_l_36 <X> T_26_7.sp4_v_b_7
 (8 14)  (1356 126)  (1356 126)  routing T_26_7.sp4_v_t_41 <X> T_26_7.sp4_h_l_47
 (9 14)  (1357 126)  (1357 126)  routing T_26_7.sp4_v_t_41 <X> T_26_7.sp4_h_l_47
 (10 14)  (1358 126)  (1358 126)  routing T_26_7.sp4_v_t_41 <X> T_26_7.sp4_h_l_47


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_t_38 <X> T_3_6.sp4_h_l_44
 (4 15)  (130 111)  (130 111)  routing T_3_6.sp4_v_t_38 <X> T_3_6.sp4_h_l_44
 (6 15)  (132 111)  (132 111)  routing T_3_6.sp4_v_t_38 <X> T_3_6.sp4_h_l_44


LogicTile_6_6

 (17 0)  (305 96)  (305 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 9)  (302 105)  (302 105)  routing T_6_6.sp4_r_v_b_32 <X> T_6_6.lc_trk_g2_0
 (17 9)  (305 105)  (305 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 12)  (303 108)  (303 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (16 12)  (304 108)  (304 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (17 12)  (305 108)  (305 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 108)  (306 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (22 13)  (310 109)  (310 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 109)  (311 109)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g3_2
 (24 13)  (312 109)  (312 109)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g3_2
 (25 13)  (313 109)  (313 109)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g3_2
 (27 14)  (315 110)  (315 110)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 110)  (316 110)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 110)  (317 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 110)  (320 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 110)  (321 110)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 110)  (325 110)  LC_7 Logic Functioning bit
 (39 14)  (327 110)  (327 110)  LC_7 Logic Functioning bit
 (40 14)  (328 110)  (328 110)  LC_7 Logic Functioning bit
 (42 14)  (330 110)  (330 110)  LC_7 Logic Functioning bit
 (51 14)  (339 110)  (339 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (314 111)  (314 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 111)  (315 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 111)  (316 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 111)  (317 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 111)  (320 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (324 111)  (324 111)  LC_7 Logic Functioning bit
 (38 15)  (326 111)  (326 111)  LC_7 Logic Functioning bit
 (39 15)  (327 111)  (327 111)  LC_7 Logic Functioning bit
 (40 15)  (328 111)  (328 111)  LC_7 Logic Functioning bit
 (43 15)  (331 111)  (331 111)  LC_7 Logic Functioning bit


LogicTile_7_6

 (14 8)  (356 104)  (356 104)  routing T_7_6.sp4_v_t_21 <X> T_7_6.lc_trk_g2_0
 (16 8)  (358 104)  (358 104)  routing T_7_6.sp4_v_t_12 <X> T_7_6.lc_trk_g2_1
 (17 8)  (359 104)  (359 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 104)  (360 104)  routing T_7_6.sp4_v_t_12 <X> T_7_6.lc_trk_g2_1
 (26 8)  (368 104)  (368 104)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 104)  (369 104)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 104)  (370 104)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 104)  (371 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 104)  (372 104)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 104)  (374 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 104)  (375 104)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 104)  (382 104)  LC_4 Logic Functioning bit
 (42 8)  (384 104)  (384 104)  LC_4 Logic Functioning bit
 (14 9)  (356 105)  (356 105)  routing T_7_6.sp4_v_t_21 <X> T_7_6.lc_trk_g2_0
 (16 9)  (358 105)  (358 105)  routing T_7_6.sp4_v_t_21 <X> T_7_6.lc_trk_g2_0
 (17 9)  (359 105)  (359 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (368 105)  (368 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 105)  (369 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 105)  (370 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 105)  (371 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 105)  (374 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (375 105)  (375 105)  routing T_7_6.lc_trk_g2_0 <X> T_7_6.input_2_4
 (36 9)  (378 105)  (378 105)  LC_4 Logic Functioning bit
 (39 9)  (381 105)  (381 105)  LC_4 Logic Functioning bit
 (41 9)  (383 105)  (383 105)  LC_4 Logic Functioning bit
 (42 9)  (384 105)  (384 105)  LC_4 Logic Functioning bit
 (43 9)  (385 105)  (385 105)  LC_4 Logic Functioning bit
 (51 9)  (393 105)  (393 105)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 14)  (363 110)  (363 110)  routing T_7_6.sp4_h_r_39 <X> T_7_6.lc_trk_g3_7
 (22 14)  (364 110)  (364 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 110)  (365 110)  routing T_7_6.sp4_h_r_39 <X> T_7_6.lc_trk_g3_7
 (24 14)  (366 110)  (366 110)  routing T_7_6.sp4_h_r_39 <X> T_7_6.lc_trk_g3_7
 (17 15)  (359 111)  (359 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (10 0)  (406 96)  (406 96)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_r_1
 (15 0)  (411 96)  (411 96)  routing T_8_6.sp4_h_r_1 <X> T_8_6.lc_trk_g0_1
 (16 0)  (412 96)  (412 96)  routing T_8_6.sp4_h_r_1 <X> T_8_6.lc_trk_g0_1
 (17 0)  (413 96)  (413 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (421 96)  (421 96)  routing T_8_6.sp12_h_r_2 <X> T_8_6.lc_trk_g0_2
 (26 0)  (422 96)  (422 96)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (5 1)  (401 97)  (401 97)  routing T_8_6.sp4_h_r_0 <X> T_8_6.sp4_v_b_0
 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 97)  (414 97)  routing T_8_6.sp4_h_r_1 <X> T_8_6.lc_trk_g0_1
 (22 1)  (418 97)  (418 97)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (420 97)  (420 97)  routing T_8_6.sp12_h_r_2 <X> T_8_6.lc_trk_g0_2
 (25 1)  (421 97)  (421 97)  routing T_8_6.sp12_h_r_2 <X> T_8_6.lc_trk_g0_2
 (26 1)  (422 97)  (422 97)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (28 1)  (424 97)  (424 97)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (29 1)  (425 97)  (425 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 98)  (400 98)  routing T_8_6.sp4_h_r_0 <X> T_8_6.sp4_v_t_37
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (408 98)  (408 98)  routing T_8_6.sp4_v_b_2 <X> T_8_6.sp4_h_l_39
 (21 2)  (417 98)  (417 98)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (22 2)  (418 98)  (418 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 98)  (420 98)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (26 2)  (422 98)  (422 98)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.input0_1
 (5 3)  (401 99)  (401 99)  routing T_8_6.sp4_h_r_0 <X> T_8_6.sp4_v_t_37
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 99)  (410 99)  routing T_8_6.sp4_h_r_4 <X> T_8_6.lc_trk_g0_4
 (15 3)  (411 99)  (411 99)  routing T_8_6.sp4_h_r_4 <X> T_8_6.lc_trk_g0_4
 (16 3)  (412 99)  (412 99)  routing T_8_6.sp4_h_r_4 <X> T_8_6.lc_trk_g0_4
 (17 3)  (413 99)  (413 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (417 99)  (417 99)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (26 3)  (422 99)  (422 99)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.input0_1
 (27 3)  (423 99)  (423 99)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.input0_1
 (29 3)  (425 99)  (425 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (396 100)  (396 100)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (9 4)  (405 100)  (405 100)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_r_4
 (14 4)  (410 100)  (410 100)  routing T_8_6.sp4_h_r_8 <X> T_8_6.lc_trk_g1_0
 (21 4)  (417 100)  (417 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (22 4)  (418 100)  (418 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 100)  (419 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (24 4)  (420 100)  (420 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (0 5)  (396 101)  (396 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (12 5)  (408 101)  (408 101)  routing T_8_6.sp4_h_r_5 <X> T_8_6.sp4_v_b_5
 (15 5)  (411 101)  (411 101)  routing T_8_6.sp4_h_r_8 <X> T_8_6.lc_trk_g1_0
 (16 5)  (412 101)  (412 101)  routing T_8_6.sp4_h_r_8 <X> T_8_6.lc_trk_g1_0
 (17 5)  (413 101)  (413 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (417 101)  (417 101)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (26 5)  (422 101)  (422 101)  routing T_8_6.lc_trk_g0_2 <X> T_8_6.input0_2
 (29 5)  (425 101)  (425 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (13 6)  (409 102)  (409 102)  routing T_8_6.sp4_h_r_5 <X> T_8_6.sp4_v_t_40
 (15 6)  (411 102)  (411 102)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g1_5
 (16 6)  (412 102)  (412 102)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g1_5
 (17 6)  (413 102)  (413 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (417 102)  (417 102)  routing T_8_6.sp4_h_l_10 <X> T_8_6.lc_trk_g1_7
 (22 6)  (418 102)  (418 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 102)  (419 102)  routing T_8_6.sp4_h_l_10 <X> T_8_6.lc_trk_g1_7
 (24 6)  (420 102)  (420 102)  routing T_8_6.sp4_h_l_10 <X> T_8_6.lc_trk_g1_7
 (25 6)  (421 102)  (421 102)  routing T_8_6.sp4_h_l_3 <X> T_8_6.lc_trk_g1_6
 (26 6)  (422 102)  (422 102)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input0_3
 (12 7)  (408 103)  (408 103)  routing T_8_6.sp4_h_r_5 <X> T_8_6.sp4_v_t_40
 (18 7)  (414 103)  (414 103)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g1_5
 (21 7)  (417 103)  (417 103)  routing T_8_6.sp4_h_l_10 <X> T_8_6.lc_trk_g1_7
 (22 7)  (418 103)  (418 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 103)  (419 103)  routing T_8_6.sp4_h_l_3 <X> T_8_6.lc_trk_g1_6
 (24 7)  (420 103)  (420 103)  routing T_8_6.sp4_h_l_3 <X> T_8_6.lc_trk_g1_6
 (26 7)  (422 103)  (422 103)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input0_3
 (27 7)  (423 103)  (423 103)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input0_3
 (28 7)  (424 103)  (424 103)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input0_3
 (29 7)  (425 103)  (425 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (11 8)  (407 104)  (407 104)  routing T_8_6.sp4_h_r_3 <X> T_8_6.sp4_v_b_8
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_v_t_30 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_v_t_30 <X> T_8_6.lc_trk_g2_3
 (26 8)  (422 104)  (422 104)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_4
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 104)  (426 104)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_bram/ram/WDATA_3
 (13 9)  (409 105)  (409 105)  routing T_8_6.sp4_v_t_38 <X> T_8_6.sp4_h_r_8
 (26 9)  (422 105)  (422 105)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_4
 (27 9)  (423 105)  (423 105)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_4
 (29 9)  (425 105)  (425 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_bram/ram/WDATA_3
 (37 9)  (433 105)  (433 105)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (22 11)  (418 107)  (418 107)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 107)  (419 107)  routing T_8_6.sp12_v_b_14 <X> T_8_6.lc_trk_g2_6
 (26 11)  (422 107)  (422 107)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.input0_5
 (28 11)  (424 107)  (424 107)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.input0_5
 (29 11)  (425 107)  (425 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 107)  (428 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (21 12)  (417 108)  (417 108)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (22 12)  (418 108)  (418 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 108)  (419 108)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (35 12)  (431 108)  (431 108)  routing T_8_6.lc_trk_g0_4 <X> T_8_6.input2_6
 (21 13)  (417 109)  (417 109)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (22 13)  (418 109)  (418 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 109)  (421 109)  routing T_8_6.sp4_r_v_b_42 <X> T_8_6.lc_trk_g3_2
 (26 13)  (422 109)  (422 109)  routing T_8_6.lc_trk_g1_3 <X> T_8_6.input0_6
 (27 13)  (423 109)  (423 109)  routing T_8_6.lc_trk_g1_3 <X> T_8_6.input0_6
 (29 13)  (425 109)  (425 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 109)  (428 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (4 14)  (400 110)  (400 110)  routing T_8_6.sp4_h_r_3 <X> T_8_6.sp4_v_t_44
 (6 14)  (402 110)  (402 110)  routing T_8_6.sp4_h_r_3 <X> T_8_6.sp4_v_t_44
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE
 (4 15)  (400 111)  (400 111)  routing T_8_6.sp4_v_b_4 <X> T_8_6.sp4_h_l_44
 (5 15)  (401 111)  (401 111)  routing T_8_6.sp4_h_r_3 <X> T_8_6.sp4_v_t_44
 (22 15)  (418 111)  (418 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 111)  (421 111)  routing T_8_6.sp4_r_v_b_46 <X> T_8_6.lc_trk_g3_6
 (26 15)  (422 111)  (422 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (27 15)  (423 111)  (423 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (28 15)  (424 111)  (424 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (29 15)  (425 111)  (425 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 111)  (428 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 111)  (430 111)  routing T_8_6.lc_trk_g1_0 <X> T_8_6.input2_7


LogicTile_9_6

 (13 2)  (451 98)  (451 98)  routing T_9_6.sp4_h_r_2 <X> T_9_6.sp4_v_t_39
 (12 3)  (450 99)  (450 99)  routing T_9_6.sp4_h_r_2 <X> T_9_6.sp4_v_t_39
 (4 8)  (442 104)  (442 104)  routing T_9_6.sp4_v_t_43 <X> T_9_6.sp4_v_b_6
 (11 8)  (449 104)  (449 104)  routing T_9_6.sp4_h_r_3 <X> T_9_6.sp4_v_b_8
 (11 10)  (449 106)  (449 106)  routing T_9_6.sp4_h_r_2 <X> T_9_6.sp4_v_t_45
 (13 10)  (451 106)  (451 106)  routing T_9_6.sp4_h_r_2 <X> T_9_6.sp4_v_t_45
 (12 11)  (450 107)  (450 107)  routing T_9_6.sp4_h_r_2 <X> T_9_6.sp4_v_t_45
 (19 15)  (457 111)  (457 111)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_6

 (6 1)  (498 97)  (498 97)  routing T_10_6.sp4_h_l_37 <X> T_10_6.sp4_h_r_0
 (19 14)  (511 110)  (511 110)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_6

 (5 6)  (551 102)  (551 102)  routing T_11_6.sp4_v_t_38 <X> T_11_6.sp4_h_l_38
 (6 7)  (552 103)  (552 103)  routing T_11_6.sp4_v_t_38 <X> T_11_6.sp4_h_l_38
 (5 10)  (551 106)  (551 106)  routing T_11_6.sp4_v_t_43 <X> T_11_6.sp4_h_l_43
 (6 11)  (552 107)  (552 107)  routing T_11_6.sp4_v_t_43 <X> T_11_6.sp4_h_l_43
 (8 14)  (554 110)  (554 110)  routing T_11_6.sp4_v_t_41 <X> T_11_6.sp4_h_l_47
 (9 14)  (555 110)  (555 110)  routing T_11_6.sp4_v_t_41 <X> T_11_6.sp4_h_l_47
 (10 14)  (556 110)  (556 110)  routing T_11_6.sp4_v_t_41 <X> T_11_6.sp4_h_l_47


LogicTile_12_6

 (5 2)  (605 98)  (605 98)  routing T_12_6.sp4_h_r_9 <X> T_12_6.sp4_h_l_37
 (4 3)  (604 99)  (604 99)  routing T_12_6.sp4_h_r_9 <X> T_12_6.sp4_h_l_37
 (11 7)  (611 103)  (611 103)  routing T_12_6.sp4_h_r_9 <X> T_12_6.sp4_h_l_40
 (13 7)  (613 103)  (613 103)  routing T_12_6.sp4_h_r_9 <X> T_12_6.sp4_h_l_40


LogicTile_13_6

 (5 6)  (659 102)  (659 102)  routing T_13_6.sp4_v_t_44 <X> T_13_6.sp4_h_l_38
 (4 7)  (658 103)  (658 103)  routing T_13_6.sp4_v_t_44 <X> T_13_6.sp4_h_l_38
 (6 7)  (660 103)  (660 103)  routing T_13_6.sp4_v_t_44 <X> T_13_6.sp4_h_l_38


LogicTile_14_6

 (11 6)  (719 102)  (719 102)  routing T_14_6.sp4_h_l_37 <X> T_14_6.sp4_v_t_40


LogicTile_15_6

 (36 12)  (798 108)  (798 108)  LC_6 Logic Functioning bit
 (37 12)  (799 108)  (799 108)  LC_6 Logic Functioning bit
 (38 12)  (800 108)  (800 108)  LC_6 Logic Functioning bit
 (39 12)  (801 108)  (801 108)  LC_6 Logic Functioning bit
 (40 12)  (802 108)  (802 108)  LC_6 Logic Functioning bit
 (41 12)  (803 108)  (803 108)  LC_6 Logic Functioning bit
 (42 12)  (804 108)  (804 108)  LC_6 Logic Functioning bit
 (43 12)  (805 108)  (805 108)  LC_6 Logic Functioning bit
 (47 12)  (809 108)  (809 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (813 108)  (813 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (798 109)  (798 109)  LC_6 Logic Functioning bit
 (37 13)  (799 109)  (799 109)  LC_6 Logic Functioning bit
 (38 13)  (800 109)  (800 109)  LC_6 Logic Functioning bit
 (39 13)  (801 109)  (801 109)  LC_6 Logic Functioning bit
 (40 13)  (802 109)  (802 109)  LC_6 Logic Functioning bit
 (41 13)  (803 109)  (803 109)  LC_6 Logic Functioning bit
 (42 13)  (804 109)  (804 109)  LC_6 Logic Functioning bit
 (43 13)  (805 109)  (805 109)  LC_6 Logic Functioning bit
 (47 13)  (809 109)  (809 109)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_17_6

 (3 2)  (877 98)  (877 98)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_l_23
 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0


LogicTile_18_6

 (8 11)  (936 107)  (936 107)  routing T_18_6.sp4_h_r_7 <X> T_18_6.sp4_v_t_42
 (9 11)  (937 107)  (937 107)  routing T_18_6.sp4_h_r_7 <X> T_18_6.sp4_v_t_42


LogicTile_19_6

 (3 2)  (985 98)  (985 98)  routing T_19_6.sp12_v_t_23 <X> T_19_6.sp12_h_l_23
 (2 4)  (984 100)  (984 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 10)  (985 106)  (985 106)  routing T_19_6.sp12_v_t_22 <X> T_19_6.sp12_h_l_22


LogicTile_21_6

 (2 8)  (1092 104)  (1092 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_6

 (4 5)  (1148 101)  (1148 101)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_3
 (6 5)  (1150 101)  (1150 101)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_3
 (8 9)  (1152 105)  (1152 105)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_v_b_7
 (9 9)  (1153 105)  (1153 105)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_v_b_7


LogicTile_23_6

 (9 0)  (1207 96)  (1207 96)  routing T_23_6.sp4_v_t_36 <X> T_23_6.sp4_h_r_1
 (3 4)  (1201 100)  (1201 100)  routing T_23_6.sp12_v_t_23 <X> T_23_6.sp12_h_r_0
 (4 8)  (1202 104)  (1202 104)  routing T_23_6.sp4_v_t_43 <X> T_23_6.sp4_v_b_6
 (5 8)  (1203 104)  (1203 104)  routing T_23_6.sp4_v_t_43 <X> T_23_6.sp4_h_r_6
 (9 8)  (1207 104)  (1207 104)  routing T_23_6.sp4_v_t_42 <X> T_23_6.sp4_h_r_7
 (13 9)  (1211 105)  (1211 105)  routing T_23_6.sp4_v_t_38 <X> T_23_6.sp4_h_r_8
 (11 12)  (1209 108)  (1209 108)  routing T_23_6.sp4_v_t_38 <X> T_23_6.sp4_v_b_11
 (13 12)  (1211 108)  (1211 108)  routing T_23_6.sp4_v_t_38 <X> T_23_6.sp4_v_b_11
 (19 13)  (1217 109)  (1217 109)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_6

 (6 13)  (1258 109)  (1258 109)  routing T_24_6.sp4_h_l_44 <X> T_24_6.sp4_h_r_9
 (5 15)  (1257 111)  (1257 111)  routing T_24_6.sp4_h_l_44 <X> T_24_6.sp4_v_t_44


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 96)  (1332 96)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (3 1)  (1309 97)  (1309 97)  routing T_25_6.sp12_h_l_23 <X> T_25_6.sp12_v_b_0
 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 97)  (1320 97)  routing T_25_6.sp4_r_v_b_35 <X> T_25_6.lc_trk_g0_0
 (17 1)  (1323 97)  (1323 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1332 97)  (1332 97)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (28 1)  (1334 97)  (1334 97)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (29 1)  (1335 97)  (1335 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 98)  (1320 98)  routing T_25_6.sp4_h_r_20 <X> T_25_6.lc_trk_g0_4
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 99)  (1320 99)  routing T_25_6.sp4_h_r_20 <X> T_25_6.lc_trk_g0_4
 (15 3)  (1321 99)  (1321 99)  routing T_25_6.sp4_h_r_20 <X> T_25_6.lc_trk_g0_4
 (16 3)  (1322 99)  (1322 99)  routing T_25_6.sp4_h_r_20 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (27 3)  (1333 99)  (1333 99)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.input0_1
 (28 3)  (1334 99)  (1334 99)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.input0_1
 (29 3)  (1335 99)  (1335 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 100)  (1306 100)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (1332 100)  (1332 100)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.input0_2
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (14 5)  (1320 101)  (1320 101)  routing T_25_6.sp12_h_r_16 <X> T_25_6.lc_trk_g1_0
 (16 5)  (1322 101)  (1322 101)  routing T_25_6.sp12_h_r_16 <X> T_25_6.lc_trk_g1_0
 (17 5)  (1323 101)  (1323 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (1333 101)  (1333 101)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.input0_2
 (29 5)  (1335 101)  (1335 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 102)  (1323 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (1309 103)  (1309 103)  routing T_25_6.sp12_h_l_23 <X> T_25_6.sp12_v_t_23
 (18 7)  (1324 103)  (1324 103)  routing T_25_6.sp4_r_v_b_29 <X> T_25_6.lc_trk_g1_5
 (26 7)  (1332 103)  (1332 103)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input0_3
 (28 7)  (1334 103)  (1334 103)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input0_3
 (29 7)  (1335 103)  (1335 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (15 8)  (1321 104)  (1321 104)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g2_3
 (26 8)  (1332 104)  (1332 104)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g1_0 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (18 9)  (1324 105)  (1324 105)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (22 9)  (1328 105)  (1328 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 105)  (1329 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (24 9)  (1330 105)  (1330 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (26 9)  (1332 105)  (1332 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (27 9)  (1333 105)  (1333 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (28 9)  (1334 105)  (1334 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (29 9)  (1335 105)  (1335 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (15 10)  (1321 106)  (1321 106)  routing T_25_6.sp4_h_r_37 <X> T_25_6.lc_trk_g2_5
 (16 10)  (1322 106)  (1322 106)  routing T_25_6.sp4_h_r_37 <X> T_25_6.lc_trk_g2_5
 (17 10)  (1323 106)  (1323 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 106)  (1324 106)  routing T_25_6.sp4_h_r_37 <X> T_25_6.lc_trk_g2_5
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp12_v_t_12 <X> T_25_6.lc_trk_g2_7
 (26 10)  (1332 106)  (1332 106)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_5
 (22 11)  (1328 107)  (1328 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 107)  (1329 107)  routing T_25_6.sp4_h_r_30 <X> T_25_6.lc_trk_g2_6
 (24 11)  (1330 107)  (1330 107)  routing T_25_6.sp4_h_r_30 <X> T_25_6.lc_trk_g2_6
 (25 11)  (1331 107)  (1331 107)  routing T_25_6.sp4_h_r_30 <X> T_25_6.lc_trk_g2_6
 (26 11)  (1332 107)  (1332 107)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_5
 (28 11)  (1334 107)  (1334 107)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_5
 (29 11)  (1335 107)  (1335 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 107)  (1338 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 107)  (1339 107)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.input2_5
 (14 12)  (1320 108)  (1320 108)  routing T_25_6.sp4_h_l_21 <X> T_25_6.lc_trk_g3_0
 (35 12)  (1341 108)  (1341 108)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.input2_6
 (15 13)  (1321 109)  (1321 109)  routing T_25_6.sp4_h_l_21 <X> T_25_6.lc_trk_g3_0
 (16 13)  (1322 109)  (1322 109)  routing T_25_6.sp4_h_l_21 <X> T_25_6.lc_trk_g3_0
 (17 13)  (1323 109)  (1323 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1328 109)  (1328 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 109)  (1331 109)  routing T_25_6.sp4_r_v_b_42 <X> T_25_6.lc_trk_g3_2
 (29 13)  (1335 109)  (1335 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 109)  (1338 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 109)  (1339 109)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.input2_6
 (34 13)  (1340 109)  (1340 109)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.input2_6
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (1321 110)  (1321 110)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g3_5
 (16 14)  (1322 110)  (1322 110)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g3_5
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 110)  (1324 110)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g3_5
 (22 14)  (1328 110)  (1328 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (1329 110)  (1329 110)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g3_7
 (24 14)  (1330 110)  (1330 110)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g3_7
 (35 14)  (1341 110)  (1341 110)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input2_7
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.wire_bram/ram/WE
 (18 15)  (1324 111)  (1324 111)  routing T_25_6.sp4_h_r_45 <X> T_25_6.lc_trk_g3_5
 (21 15)  (1327 111)  (1327 111)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g3_7
 (26 15)  (1332 111)  (1332 111)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input0_7
 (27 15)  (1333 111)  (1333 111)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input0_7
 (28 15)  (1334 111)  (1334 111)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input0_7
 (29 15)  (1335 111)  (1335 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 111)  (1338 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 111)  (1339 111)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input2_7


LogicTile_26_6

 (4 0)  (1352 96)  (1352 96)  routing T_26_6.sp4_h_l_37 <X> T_26_6.sp4_v_b_0
 (11 0)  (1359 96)  (1359 96)  routing T_26_6.sp4_h_l_45 <X> T_26_6.sp4_v_b_2
 (13 0)  (1361 96)  (1361 96)  routing T_26_6.sp4_h_l_45 <X> T_26_6.sp4_v_b_2
 (5 1)  (1353 97)  (1353 97)  routing T_26_6.sp4_h_l_37 <X> T_26_6.sp4_v_b_0
 (8 1)  (1356 97)  (1356 97)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_b_1
 (9 1)  (1357 97)  (1357 97)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_b_1
 (12 1)  (1360 97)  (1360 97)  routing T_26_6.sp4_h_l_45 <X> T_26_6.sp4_v_b_2
 (5 2)  (1353 98)  (1353 98)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_l_37
 (4 3)  (1352 99)  (1352 99)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_l_37
 (6 3)  (1354 99)  (1354 99)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_l_37
 (8 3)  (1356 99)  (1356 99)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_t_36
 (4 6)  (1352 102)  (1352 102)  routing T_26_6.sp4_v_b_7 <X> T_26_6.sp4_v_t_38
 (6 6)  (1354 102)  (1354 102)  routing T_26_6.sp4_v_b_7 <X> T_26_6.sp4_v_t_38
 (5 8)  (1353 104)  (1353 104)  routing T_26_6.sp4_h_l_38 <X> T_26_6.sp4_h_r_6
 (4 9)  (1352 105)  (1352 105)  routing T_26_6.sp4_h_l_38 <X> T_26_6.sp4_h_r_6
 (8 9)  (1356 105)  (1356 105)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_b_7
 (9 9)  (1357 105)  (1357 105)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_b_7
 (10 9)  (1358 105)  (1358 105)  routing T_26_6.sp4_h_l_36 <X> T_26_6.sp4_v_b_7
 (11 10)  (1359 106)  (1359 106)  routing T_26_6.sp4_h_l_38 <X> T_26_6.sp4_v_t_45
 (12 10)  (1360 106)  (1360 106)  routing T_26_6.sp4_v_t_39 <X> T_26_6.sp4_h_l_45
 (11 11)  (1359 107)  (1359 107)  routing T_26_6.sp4_v_t_39 <X> T_26_6.sp4_h_l_45
 (13 11)  (1361 107)  (1361 107)  routing T_26_6.sp4_v_t_39 <X> T_26_6.sp4_h_l_45


LogicTile_30_6

 (5 12)  (1569 108)  (1569 108)  routing T_30_6.sp4_h_l_43 <X> T_30_6.sp4_h_r_9
 (4 13)  (1568 109)  (1568 109)  routing T_30_6.sp4_h_l_43 <X> T_30_6.sp4_h_r_9


LogicTile_32_6

 (4 5)  (1676 101)  (1676 101)  routing T_32_6.sp4_v_t_47 <X> T_32_6.sp4_h_r_3


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span4_horz_3 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_horz_3 <X> T_33_6.lc_trk_g0_3
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 104)  (1731 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g1_1
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_6_5

 (15 8)  (303 88)  (303 88)  routing T_6_5.sp4_h_r_25 <X> T_6_5.lc_trk_g2_1
 (16 8)  (304 88)  (304 88)  routing T_6_5.sp4_h_r_25 <X> T_6_5.lc_trk_g2_1
 (17 8)  (305 88)  (305 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (306 89)  (306 89)  routing T_6_5.sp4_h_r_25 <X> T_6_5.lc_trk_g2_1
 (14 11)  (302 91)  (302 91)  routing T_6_5.sp4_r_v_b_36 <X> T_6_5.lc_trk_g2_4
 (17 11)  (305 91)  (305 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (314 92)  (314 92)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (32 12)  (320 92)  (320 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 92)  (321 92)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 92)  (323 92)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.input_2_6
 (37 12)  (325 92)  (325 92)  LC_6 Logic Functioning bit
 (41 12)  (329 92)  (329 92)  LC_6 Logic Functioning bit
 (42 12)  (330 92)  (330 92)  LC_6 Logic Functioning bit
 (52 12)  (340 92)  (340 92)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (316 93)  (316 93)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 93)  (317 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 93)  (320 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 93)  (321 93)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.input_2_6
 (34 13)  (322 93)  (322 93)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.input_2_6
 (36 13)  (324 93)  (324 93)  LC_6 Logic Functioning bit
 (40 13)  (328 93)  (328 93)  LC_6 Logic Functioning bit
 (43 13)  (331 93)  (331 93)  LC_6 Logic Functioning bit
 (17 14)  (305 94)  (305 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (306 95)  (306 95)  routing T_6_5.sp4_r_v_b_45 <X> T_6_5.lc_trk_g3_5


LogicTile_7_5

 (28 2)  (370 82)  (370 82)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 82)  (371 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 82)  (372 82)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 82)  (373 82)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 82)  (374 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 82)  (375 82)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 82)  (376 82)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 82)  (379 82)  LC_1 Logic Functioning bit
 (39 2)  (381 82)  (381 82)  LC_1 Logic Functioning bit
 (31 3)  (373 83)  (373 83)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 83)  (379 83)  LC_1 Logic Functioning bit
 (39 3)  (381 83)  (381 83)  LC_1 Logic Functioning bit
 (53 3)  (395 83)  (395 83)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 11)  (356 91)  (356 91)  routing T_7_5.sp12_v_b_20 <X> T_7_5.lc_trk_g2_4
 (16 11)  (358 91)  (358 91)  routing T_7_5.sp12_v_b_20 <X> T_7_5.lc_trk_g2_4
 (17 11)  (359 91)  (359 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (4 12)  (346 92)  (346 92)  routing T_7_5.sp4_v_t_44 <X> T_7_5.sp4_v_b_9
 (11 12)  (353 92)  (353 92)  routing T_7_5.sp4_v_t_38 <X> T_7_5.sp4_v_b_11
 (13 12)  (355 92)  (355 92)  routing T_7_5.sp4_v_t_38 <X> T_7_5.sp4_v_b_11
 (22 14)  (364 94)  (364 94)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (365 94)  (365 94)  routing T_7_5.sp12_v_t_12 <X> T_7_5.lc_trk_g3_7


RAM_Tile_8_5

 (15 0)  (411 80)  (411 80)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g0_1
 (16 0)  (412 80)  (412 80)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g0_1
 (17 0)  (413 80)  (413 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 80)  (414 80)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g0_1
 (22 0)  (418 80)  (418 80)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 80)  (419 80)  routing T_8_5.sp12_h_r_11 <X> T_8_5.lc_trk_g0_3
 (26 0)  (422 80)  (422 80)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.input0_0
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (424 81)  (424 81)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.input0_0
 (29 1)  (425 81)  (425 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (396 82)  (396 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 2)  (405 82)  (405 82)  routing T_8_5.sp4_v_b_1 <X> T_8_5.sp4_h_l_36
 (14 2)  (410 82)  (410 82)  routing T_8_5.sp4_h_l_9 <X> T_8_5.lc_trk_g0_4
 (14 3)  (410 83)  (410 83)  routing T_8_5.sp4_h_l_9 <X> T_8_5.lc_trk_g0_4
 (15 3)  (411 83)  (411 83)  routing T_8_5.sp4_h_l_9 <X> T_8_5.lc_trk_g0_4
 (16 3)  (412 83)  (412 83)  routing T_8_5.sp4_h_l_9 <X> T_8_5.lc_trk_g0_4
 (17 3)  (413 83)  (413 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (425 83)  (425 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (6 4)  (402 84)  (402 84)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_v_b_3
 (16 4)  (412 84)  (412 84)  routing T_8_5.sp12_h_r_9 <X> T_8_5.lc_trk_g1_1
 (17 4)  (413 84)  (413 84)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (5 5)  (401 85)  (401 85)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_v_b_3
 (14 5)  (410 85)  (410 85)  routing T_8_5.sp4_r_v_b_24 <X> T_8_5.lc_trk_g1_0
 (17 5)  (413 85)  (413 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (418 85)  (418 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 85)  (419 85)  routing T_8_5.sp4_h_r_2 <X> T_8_5.lc_trk_g1_2
 (24 5)  (420 85)  (420 85)  routing T_8_5.sp4_h_r_2 <X> T_8_5.lc_trk_g1_2
 (25 5)  (421 85)  (421 85)  routing T_8_5.sp4_h_r_2 <X> T_8_5.lc_trk_g1_2
 (27 5)  (423 85)  (423 85)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.input0_2
 (28 5)  (424 85)  (424 85)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.input0_2
 (29 5)  (425 85)  (425 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (15 6)  (411 86)  (411 86)  routing T_8_5.sp4_v_t_8 <X> T_8_5.lc_trk_g1_5
 (16 6)  (412 86)  (412 86)  routing T_8_5.sp4_v_t_8 <X> T_8_5.lc_trk_g1_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (27 7)  (423 87)  (423 87)  routing T_8_5.lc_trk_g3_0 <X> T_8_5.input0_3
 (28 7)  (424 87)  (424 87)  routing T_8_5.lc_trk_g3_0 <X> T_8_5.input0_3
 (29 7)  (425 87)  (425 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (22 8)  (418 88)  (418 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (422 88)  (422 88)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.input0_4
 (27 8)  (423 88)  (423 88)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (21 9)  (417 89)  (417 89)  routing T_8_5.sp4_r_v_b_35 <X> T_8_5.lc_trk_g2_3
 (27 9)  (423 89)  (423 89)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.input0_4
 (29 9)  (425 89)  (425 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_bram/ram/WDATA_11
 (40 9)  (436 89)  (436 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (410 90)  (410 90)  routing T_8_5.sp4_h_r_36 <X> T_8_5.lc_trk_g2_4
 (35 10)  (431 90)  (431 90)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.input2_5
 (15 11)  (411 91)  (411 91)  routing T_8_5.sp4_h_r_36 <X> T_8_5.lc_trk_g2_4
 (16 11)  (412 91)  (412 91)  routing T_8_5.sp4_h_r_36 <X> T_8_5.lc_trk_g2_4
 (17 11)  (413 91)  (413 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (422 91)  (422 91)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.input0_5
 (29 11)  (425 91)  (425 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 91)  (428 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (429 91)  (429 91)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.input2_5
 (34 11)  (430 91)  (430 91)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.input2_5
 (5 12)  (401 92)  (401 92)  routing T_8_5.sp4_v_t_44 <X> T_8_5.sp4_h_r_9
 (17 12)  (413 92)  (413 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (418 92)  (418 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (410 93)  (410 93)  routing T_8_5.sp4_r_v_b_40 <X> T_8_5.lc_trk_g3_0
 (17 13)  (413 93)  (413 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 93)  (414 93)  routing T_8_5.sp4_r_v_b_41 <X> T_8_5.lc_trk_g3_1
 (27 13)  (423 93)  (423 93)  routing T_8_5.lc_trk_g1_1 <X> T_8_5.input0_6
 (29 13)  (425 93)  (425 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 93)  (428 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (429 93)  (429 93)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input2_6
 (34 13)  (430 93)  (430 93)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input2_6
 (35 13)  (431 93)  (431 93)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input2_6
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g0_4 <X> T_8_5.wire_bram/ram/RE
 (14 15)  (410 95)  (410 95)  routing T_8_5.sp4_r_v_b_44 <X> T_8_5.lc_trk_g3_4
 (17 15)  (413 95)  (413 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (423 95)  (423 95)  routing T_8_5.lc_trk_g1_0 <X> T_8_5.input0_7
 (29 15)  (425 95)  (425 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 95)  (428 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (429 95)  (429 95)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.input2_7
 (35 15)  (431 95)  (431 95)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.input2_7


LogicTile_9_5

 (8 2)  (446 82)  (446 82)  routing T_9_5.sp4_v_t_36 <X> T_9_5.sp4_h_l_36
 (9 2)  (447 82)  (447 82)  routing T_9_5.sp4_v_t_36 <X> T_9_5.sp4_h_l_36
 (19 4)  (457 84)  (457 84)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_5

 (6 15)  (552 95)  (552 95)  routing T_11_5.sp4_h_r_9 <X> T_11_5.sp4_h_l_44


LogicTile_12_5

 (12 2)  (612 82)  (612 82)  routing T_12_5.sp4_v_t_45 <X> T_12_5.sp4_h_l_39
 (11 3)  (611 83)  (611 83)  routing T_12_5.sp4_v_t_45 <X> T_12_5.sp4_h_l_39
 (13 3)  (613 83)  (613 83)  routing T_12_5.sp4_v_t_45 <X> T_12_5.sp4_h_l_39


LogicTile_13_5

 (3 12)  (657 92)  (657 92)  routing T_13_5.sp12_v_t_22 <X> T_13_5.sp12_h_r_1


LogicTile_15_5

 (3 2)  (765 82)  (765 82)  routing T_15_5.sp12_h_r_0 <X> T_15_5.sp12_h_l_23
 (3 3)  (765 83)  (765 83)  routing T_15_5.sp12_h_r_0 <X> T_15_5.sp12_h_l_23
 (3 4)  (765 84)  (765 84)  routing T_15_5.sp12_v_t_23 <X> T_15_5.sp12_h_r_0
 (5 14)  (767 94)  (767 94)  routing T_15_5.sp4_v_t_44 <X> T_15_5.sp4_h_l_44
 (6 15)  (768 95)  (768 95)  routing T_15_5.sp4_v_t_44 <X> T_15_5.sp4_h_l_44


LogicTile_16_5

 (8 3)  (824 83)  (824 83)  routing T_16_5.sp4_h_r_1 <X> T_16_5.sp4_v_t_36
 (9 3)  (825 83)  (825 83)  routing T_16_5.sp4_h_r_1 <X> T_16_5.sp4_v_t_36
 (3 10)  (819 90)  (819 90)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_h_l_22


LogicTile_17_5

 (11 2)  (885 82)  (885 82)  routing T_17_5.sp4_v_b_11 <X> T_17_5.sp4_v_t_39
 (12 3)  (886 83)  (886 83)  routing T_17_5.sp4_v_b_11 <X> T_17_5.sp4_v_t_39
 (19 13)  (893 93)  (893 93)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_5

 (15 0)  (1321 80)  (1321 80)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (17 0)  (1323 80)  (1323 80)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1324 80)  (1324 80)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (19 0)  (1325 80)  (1325 80)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (22 0)  (1328 80)  (1328 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 81)  (1324 81)  routing T_25_5.sp12_h_r_1 <X> T_25_5.lc_trk_g0_1
 (21 1)  (1327 81)  (1327 81)  routing T_25_5.sp4_r_v_b_32 <X> T_25_5.lc_trk_g0_3
 (26 1)  (1332 81)  (1332 81)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input0_0
 (27 1)  (1333 81)  (1333 81)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input0_0
 (28 1)  (1334 81)  (1334 81)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input0_0
 (29 1)  (1335 81)  (1335 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 82)  (1327 82)  routing T_25_5.sp4_v_b_7 <X> T_25_5.lc_trk_g0_7
 (22 2)  (1328 82)  (1328 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 82)  (1329 82)  routing T_25_5.sp4_v_b_7 <X> T_25_5.lc_trk_g0_7
 (26 2)  (1332 82)  (1332 82)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_1
 (9 3)  (1315 83)  (1315 83)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_36
 (10 3)  (1316 83)  (1316 83)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_36
 (14 3)  (1320 83)  (1320 83)  routing T_25_5.sp4_r_v_b_28 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1332 83)  (1332 83)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_1
 (29 3)  (1335 83)  (1335 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (26 4)  (1332 84)  (1332 84)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (26 5)  (1332 85)  (1332 85)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (27 5)  (1333 85)  (1333 85)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (29 5)  (1335 85)  (1335 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 86)  (1324 86)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (22 6)  (1328 86)  (1328 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (1320 87)  (1320 87)  routing T_25_5.sp12_h_r_20 <X> T_25_5.lc_trk_g1_4
 (16 7)  (1322 87)  (1322 87)  routing T_25_5.sp12_h_r_20 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (21 7)  (1327 87)  (1327 87)  routing T_25_5.sp4_r_v_b_31 <X> T_25_5.lc_trk_g1_7
 (26 7)  (1332 87)  (1332 87)  routing T_25_5.lc_trk_g0_3 <X> T_25_5.input0_3
 (29 7)  (1335 87)  (1335 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (4 8)  (1310 88)  (1310 88)  routing T_25_5.sp4_v_t_43 <X> T_25_5.sp4_v_b_6
 (16 8)  (1322 88)  (1322 88)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g2_1
 (17 8)  (1323 88)  (1323 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 88)  (1324 88)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g2_1
 (26 8)  (1332 88)  (1332 88)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.input0_4
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_1 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (3 9)  (1309 89)  (1309 89)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_v_b_1
 (9 9)  (1315 89)  (1315 89)  routing T_25_5.sp4_v_t_46 <X> T_25_5.sp4_v_b_7
 (10 9)  (1316 89)  (1316 89)  routing T_25_5.sp4_v_t_46 <X> T_25_5.sp4_v_b_7
 (28 9)  (1334 89)  (1334 89)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.input0_4
 (29 9)  (1335 89)  (1335 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (26 10)  (1332 90)  (1332 90)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input0_5
 (35 10)  (1341 90)  (1341 90)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input2_5
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1333 91)  (1333 91)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input0_5
 (29 11)  (1335 91)  (1335 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 91)  (1338 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 91)  (1339 91)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input2_5
 (34 11)  (1340 91)  (1340 91)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input2_5
 (4 12)  (1310 92)  (1310 92)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_9
 (22 12)  (1328 92)  (1328 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 92)  (1329 92)  routing T_25_5.sp4_v_b_43 <X> T_25_5.lc_trk_g3_3
 (24 12)  (1330 92)  (1330 92)  routing T_25_5.sp4_v_b_43 <X> T_25_5.lc_trk_g3_3
 (26 12)  (1332 92)  (1332 92)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.input0_6
 (35 12)  (1341 92)  (1341 92)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input2_6
 (3 13)  (1309 93)  (1309 93)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_h_r_1
 (9 13)  (1315 93)  (1315 93)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_10
 (10 13)  (1316 93)  (1316 93)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_10
 (29 13)  (1335 93)  (1335 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (1338 93)  (1338 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 93)  (1339 93)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input2_6
 (34 13)  (1340 93)  (1340 93)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input2_6
 (35 13)  (1341 93)  (1341 93)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input2_6
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 94)  (1328 94)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 94)  (1329 94)  routing T_25_5.sp12_v_t_12 <X> T_25_5.lc_trk_g3_7
 (25 14)  (1331 94)  (1331 94)  routing T_25_5.sp4_v_t_19 <X> T_25_5.lc_trk_g3_6
 (26 14)  (1332 94)  (1332 94)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.input0_7
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (14 15)  (1320 95)  (1320 95)  routing T_25_5.sp4_r_v_b_44 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 95)  (1328 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 95)  (1329 95)  routing T_25_5.sp4_v_t_19 <X> T_25_5.lc_trk_g3_6
 (26 15)  (1332 95)  (1332 95)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.input0_7
 (27 15)  (1333 95)  (1333 95)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.input0_7
 (28 15)  (1334 95)  (1334 95)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.input0_7
 (29 15)  (1335 95)  (1335 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 95)  (1338 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_5

 (9 9)  (1357 89)  (1357 89)  routing T_26_5.sp4_v_t_42 <X> T_26_5.sp4_v_b_7


LogicTile_30_5

 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23


LogicTile_32_5

 (10 0)  (1682 80)  (1682 80)  routing T_32_5.sp4_v_t_45 <X> T_32_5.sp4_h_r_1


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_1 <X> T_33_5.span4_vert_b_0
 (14 1)  (1740 81)  (1740 81)  routing T_33_5.span4_horz_1 <X> T_33_5.span4_vert_b_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 92)  (1730 92)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (11 13)  (1737 93)  (1737 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_horz_43
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (4 14)  (13 78)  (13 78)  routing T_0_4.span4_vert_b_14 <X> T_0_4.lc_trk_g1_6
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit
 (5 15)  (12 79)  (12 79)  routing T_0_4.span4_vert_b_14 <X> T_0_4.lc_trk_g1_6
 (7 15)  (10 79)  (10 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_6_4

 (4 9)  (292 73)  (292 73)  routing T_6_4.sp4_v_t_36 <X> T_6_4.sp4_h_r_6


LogicTile_7_4

 (26 0)  (368 64)  (368 64)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (32 0)  (374 64)  (374 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 64)  (375 64)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 64)  (376 64)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 64)  (379 64)  LC_0 Logic Functioning bit
 (39 0)  (381 64)  (381 64)  LC_0 Logic Functioning bit
 (26 1)  (368 65)  (368 65)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 65)  (369 65)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 65)  (370 65)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 65)  (371 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 65)  (378 65)  LC_0 Logic Functioning bit
 (38 1)  (380 65)  (380 65)  LC_0 Logic Functioning bit
 (11 2)  (353 66)  (353 66)  routing T_7_4.sp4_h_l_44 <X> T_7_4.sp4_v_t_39
 (26 2)  (368 66)  (368 66)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 66)  (369 66)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 66)  (371 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 66)  (373 66)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 66)  (374 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 66)  (375 66)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 66)  (376 66)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (42 2)  (384 66)  (384 66)  LC_1 Logic Functioning bit
 (43 2)  (385 66)  (385 66)  LC_1 Logic Functioning bit
 (8 3)  (350 67)  (350 67)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_v_t_36
 (9 3)  (351 67)  (351 67)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_v_t_36
 (15 3)  (357 67)  (357 67)  routing T_7_4.sp4_v_t_9 <X> T_7_4.lc_trk_g0_4
 (16 3)  (358 67)  (358 67)  routing T_7_4.sp4_v_t_9 <X> T_7_4.lc_trk_g0_4
 (17 3)  (359 67)  (359 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (368 67)  (368 67)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 67)  (370 67)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 67)  (371 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 67)  (372 67)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 67)  (374 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (375 67)  (375 67)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.input_2_1
 (34 3)  (376 67)  (376 67)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.input_2_1
 (36 3)  (378 67)  (378 67)  LC_1 Logic Functioning bit
 (37 3)  (379 67)  (379 67)  LC_1 Logic Functioning bit
 (21 4)  (363 68)  (363 68)  routing T_7_4.sp4_h_r_19 <X> T_7_4.lc_trk_g1_3
 (22 4)  (364 68)  (364 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 68)  (365 68)  routing T_7_4.sp4_h_r_19 <X> T_7_4.lc_trk_g1_3
 (24 4)  (366 68)  (366 68)  routing T_7_4.sp4_h_r_19 <X> T_7_4.lc_trk_g1_3
 (21 5)  (363 69)  (363 69)  routing T_7_4.sp4_h_r_19 <X> T_7_4.lc_trk_g1_3
 (28 6)  (370 70)  (370 70)  routing T_7_4.lc_trk_g2_0 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 70)  (371 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 70)  (373 70)  routing T_7_4.lc_trk_g0_4 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 70)  (374 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (383 70)  (383 70)  LC_3 Logic Functioning bit
 (43 6)  (385 70)  (385 70)  LC_3 Logic Functioning bit
 (6 7)  (348 71)  (348 71)  routing T_7_4.sp4_h_r_3 <X> T_7_4.sp4_h_l_38
 (22 7)  (364 71)  (364 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 71)  (365 71)  routing T_7_4.sp4_v_b_22 <X> T_7_4.lc_trk_g1_6
 (24 7)  (366 71)  (366 71)  routing T_7_4.sp4_v_b_22 <X> T_7_4.lc_trk_g1_6
 (41 7)  (383 71)  (383 71)  LC_3 Logic Functioning bit
 (43 7)  (385 71)  (385 71)  LC_3 Logic Functioning bit
 (27 8)  (369 72)  (369 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 72)  (370 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 72)  (371 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 72)  (373 72)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 72)  (374 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 72)  (376 72)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 72)  (378 72)  LC_4 Logic Functioning bit
 (38 8)  (380 72)  (380 72)  LC_4 Logic Functioning bit
 (14 9)  (356 73)  (356 73)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g2_0
 (16 9)  (358 73)  (358 73)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g2_0
 (17 9)  (359 73)  (359 73)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (31 9)  (373 73)  (373 73)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 73)  (378 73)  LC_4 Logic Functioning bit
 (38 9)  (380 73)  (380 73)  LC_4 Logic Functioning bit
 (11 10)  (353 74)  (353 74)  routing T_7_4.sp4_h_l_38 <X> T_7_4.sp4_v_t_45
 (22 10)  (364 74)  (364 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 74)  (365 74)  routing T_7_4.sp4_v_b_47 <X> T_7_4.lc_trk_g2_7
 (24 10)  (366 74)  (366 74)  routing T_7_4.sp4_v_b_47 <X> T_7_4.lc_trk_g2_7
 (14 13)  (356 77)  (356 77)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g3_0
 (16 13)  (358 77)  (358 77)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g3_0
 (17 13)  (359 77)  (359 77)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (15 14)  (357 78)  (357 78)  routing T_7_4.sp4_v_t_32 <X> T_7_4.lc_trk_g3_5
 (16 14)  (358 78)  (358 78)  routing T_7_4.sp4_v_t_32 <X> T_7_4.lc_trk_g3_5
 (17 14)  (359 78)  (359 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (363 78)  (363 78)  routing T_7_4.sp4_v_t_26 <X> T_7_4.lc_trk_g3_7
 (22 14)  (364 78)  (364 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 78)  (365 78)  routing T_7_4.sp4_v_t_26 <X> T_7_4.lc_trk_g3_7
 (27 14)  (369 78)  (369 78)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 78)  (371 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 78)  (373 78)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 78)  (374 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 78)  (375 78)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 78)  (376 78)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (41 14)  (383 78)  (383 78)  LC_7 Logic Functioning bit
 (43 14)  (385 78)  (385 78)  LC_7 Logic Functioning bit
 (53 14)  (395 78)  (395 78)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (346 79)  (346 79)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_h_l_44
 (6 15)  (348 79)  (348 79)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_h_l_44
 (21 15)  (363 79)  (363 79)  routing T_7_4.sp4_v_t_26 <X> T_7_4.lc_trk_g3_7
 (27 15)  (369 79)  (369 79)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 79)  (370 79)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 79)  (371 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 79)  (372 79)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 79)  (373 79)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 79)  (379 79)  LC_7 Logic Functioning bit
 (39 15)  (381 79)  (381 79)  LC_7 Logic Functioning bit


RAM_Tile_8_4

 (22 0)  (418 64)  (418 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (14 1)  (410 65)  (410 65)  routing T_8_4.sp12_h_r_16 <X> T_8_4.lc_trk_g0_0
 (16 1)  (412 65)  (412 65)  routing T_8_4.sp12_h_r_16 <X> T_8_4.lc_trk_g0_0
 (17 1)  (413 65)  (413 65)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (417 65)  (417 65)  routing T_8_4.sp4_r_v_b_32 <X> T_8_4.lc_trk_g0_3
 (29 1)  (425 65)  (425 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (1 2)  (397 66)  (397 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (26 2)  (422 66)  (422 66)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.input0_1
 (14 3)  (410 67)  (410 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (15 3)  (411 67)  (411 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (16 3)  (412 67)  (412 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (17 3)  (413 67)  (413 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (423 67)  (423 67)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.input0_1
 (29 3)  (425 67)  (425 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (0 4)  (396 68)  (396 68)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 4)  (397 68)  (397 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (14 4)  (410 68)  (410 68)  routing T_8_4.sp4_h_l_5 <X> T_8_4.lc_trk_g1_0
 (15 4)  (411 68)  (411 68)  routing T_8_4.sp4_h_r_9 <X> T_8_4.lc_trk_g1_1
 (16 4)  (412 68)  (412 68)  routing T_8_4.sp4_h_r_9 <X> T_8_4.lc_trk_g1_1
 (17 4)  (413 68)  (413 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 68)  (414 68)  routing T_8_4.sp4_h_r_9 <X> T_8_4.lc_trk_g1_1
 (26 4)  (422 68)  (422 68)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.input0_2
 (0 5)  (396 69)  (396 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 5)  (397 69)  (397 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (14 5)  (410 69)  (410 69)  routing T_8_4.sp4_h_l_5 <X> T_8_4.lc_trk_g1_0
 (15 5)  (411 69)  (411 69)  routing T_8_4.sp4_h_l_5 <X> T_8_4.lc_trk_g1_0
 (16 5)  (412 69)  (412 69)  routing T_8_4.sp4_h_l_5 <X> T_8_4.lc_trk_g1_0
 (17 5)  (413 69)  (413 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (423 69)  (423 69)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.input0_2
 (29 5)  (425 69)  (425 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (411 70)  (411 70)  routing T_8_4.sp4_h_l_8 <X> T_8_4.lc_trk_g1_5
 (16 6)  (412 70)  (412 70)  routing T_8_4.sp4_h_l_8 <X> T_8_4.lc_trk_g1_5
 (17 6)  (413 70)  (413 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_8 lc_trk_g1_5
 (18 6)  (414 70)  (414 70)  routing T_8_4.sp4_h_l_8 <X> T_8_4.lc_trk_g1_5
 (14 7)  (410 71)  (410 71)  routing T_8_4.sp4_r_v_b_28 <X> T_8_4.lc_trk_g1_4
 (17 7)  (413 71)  (413 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (414 71)  (414 71)  routing T_8_4.sp4_h_l_8 <X> T_8_4.lc_trk_g1_5
 (22 7)  (418 71)  (418 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 71)  (419 71)  routing T_8_4.sp4_h_r_6 <X> T_8_4.lc_trk_g1_6
 (24 7)  (420 71)  (420 71)  routing T_8_4.sp4_h_r_6 <X> T_8_4.lc_trk_g1_6
 (25 7)  (421 71)  (421 71)  routing T_8_4.sp4_h_r_6 <X> T_8_4.lc_trk_g1_6
 (27 7)  (423 71)  (423 71)  routing T_8_4.lc_trk_g1_0 <X> T_8_4.input0_3
 (29 7)  (425 71)  (425 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (25 8)  (421 72)  (421 72)  routing T_8_4.sp4_h_r_34 <X> T_8_4.lc_trk_g2_2
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 72)  (433 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (418 73)  (418 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 73)  (419 73)  routing T_8_4.sp4_h_r_34 <X> T_8_4.lc_trk_g2_2
 (24 9)  (420 73)  (420 73)  routing T_8_4.sp4_h_r_34 <X> T_8_4.lc_trk_g2_2
 (26 9)  (422 73)  (422 73)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.input0_4
 (28 9)  (424 73)  (424 73)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.input0_4
 (29 9)  (425 73)  (425 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (426 73)  (426 73)  routing T_8_4.lc_trk_g0_3 <X> T_8_4.wire_bram/ram/WDATA_3
 (22 10)  (418 74)  (418 74)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (419 74)  (419 74)  routing T_8_4.sp12_v_t_12 <X> T_8_4.lc_trk_g2_7
 (26 10)  (422 74)  (422 74)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_5
 (27 10)  (423 74)  (423 74)  routing T_8_4.lc_trk_g1_1 <X> T_8_4.wire_bram/ram/WDATA_2
 (29 10)  (425 74)  (425 74)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_1 wire_bram/ram/WDATA_2
 (38 10)  (434 74)  (434 74)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (39 10)  (435 74)  (435 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (26 11)  (422 75)  (422 75)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_5
 (28 11)  (424 75)  (424 75)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_5
 (29 11)  (425 75)  (425 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (21 12)  (417 76)  (417 76)  routing T_8_4.sp4_h_l_30 <X> T_8_4.lc_trk_g3_3
 (22 12)  (418 76)  (418 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (419 76)  (419 76)  routing T_8_4.sp4_h_l_30 <X> T_8_4.lc_trk_g3_3
 (24 12)  (420 76)  (420 76)  routing T_8_4.sp4_h_l_30 <X> T_8_4.lc_trk_g3_3
 (26 12)  (422 76)  (422 76)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.input0_6
 (27 12)  (423 76)  (423 76)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_bram/ram/WDATA_1
 (28 12)  (424 76)  (424 76)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_bram/ram/WDATA_1
 (29 12)  (425 76)  (425 76)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (38 12)  (434 76)  (434 76)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (39 12)  (435 76)  (435 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (19 13)  (415 77)  (415 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12
 (21 13)  (417 77)  (417 77)  routing T_8_4.sp4_h_l_30 <X> T_8_4.lc_trk_g3_3
 (22 13)  (418 77)  (418 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 77)  (421 77)  routing T_8_4.sp4_r_v_b_42 <X> T_8_4.lc_trk_g3_2
 (29 13)  (425 77)  (425 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (30 13)  (426 77)  (426 77)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_bram/ram/WDATA_1
 (39 13)  (435 77)  (435 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 78)  (396 78)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WE
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 78)  (412 78)  routing T_8_4.sp4_v_b_29 <X> T_8_4.lc_trk_g3_5
 (17 14)  (413 78)  (413 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 78)  (414 78)  routing T_8_4.sp4_v_b_29 <X> T_8_4.lc_trk_g3_5
 (22 14)  (418 78)  (418 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (422 78)  (422 78)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input0_7
 (27 14)  (423 78)  (423 78)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_bram/ram/WDATA_0
 (28 14)  (424 78)  (424 78)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_bram/ram/WDATA_0
 (29 14)  (425 78)  (425 78)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_0
 (30 14)  (426 78)  (426 78)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_bram/ram/WDATA_0
 (0 15)  (396 79)  (396 79)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WE
 (21 15)  (417 79)  (417 79)  routing T_8_4.sp4_r_v_b_47 <X> T_8_4.lc_trk_g3_7
 (26 15)  (422 79)  (422 79)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input0_7
 (27 15)  (423 79)  (423 79)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input0_7
 (29 15)  (425 79)  (425 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (30 15)  (426 79)  (426 79)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_bram/ram/WDATA_0
 (36 15)  (432 79)  (432 79)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3


LogicTile_9_4

 (1 3)  (439 67)  (439 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 11)  (444 75)  (444 75)  routing T_9_4.sp4_h_r_6 <X> T_9_4.sp4_h_l_43


LogicTile_10_4

 (4 0)  (496 64)  (496 64)  routing T_10_4.sp4_v_t_41 <X> T_10_4.sp4_v_b_0
 (6 0)  (498 64)  (498 64)  routing T_10_4.sp4_v_t_41 <X> T_10_4.sp4_v_b_0
 (8 14)  (500 78)  (500 78)  routing T_10_4.sp4_h_r_2 <X> T_10_4.sp4_h_l_47
 (10 14)  (502 78)  (502 78)  routing T_10_4.sp4_h_r_2 <X> T_10_4.sp4_h_l_47


LogicTile_11_4

 (12 6)  (558 70)  (558 70)  routing T_11_4.sp4_v_t_40 <X> T_11_4.sp4_h_l_40
 (11 7)  (557 71)  (557 71)  routing T_11_4.sp4_v_t_40 <X> T_11_4.sp4_h_l_40
 (12 10)  (558 74)  (558 74)  routing T_11_4.sp4_h_r_5 <X> T_11_4.sp4_h_l_45
 (13 11)  (559 75)  (559 75)  routing T_11_4.sp4_h_r_5 <X> T_11_4.sp4_h_l_45


LogicTile_12_4

 (3 2)  (603 66)  (603 66)  routing T_12_4.sp12_v_t_23 <X> T_12_4.sp12_h_l_23
 (5 10)  (605 74)  (605 74)  routing T_12_4.sp4_v_t_43 <X> T_12_4.sp4_h_l_43
 (6 11)  (606 75)  (606 75)  routing T_12_4.sp4_v_t_43 <X> T_12_4.sp4_h_l_43
 (5 14)  (605 78)  (605 78)  routing T_12_4.sp4_v_t_38 <X> T_12_4.sp4_h_l_44
 (4 15)  (604 79)  (604 79)  routing T_12_4.sp4_v_t_38 <X> T_12_4.sp4_h_l_44
 (6 15)  (606 79)  (606 79)  routing T_12_4.sp4_v_t_38 <X> T_12_4.sp4_h_l_44


LogicTile_13_4

 (5 10)  (659 74)  (659 74)  routing T_13_4.sp4_v_t_43 <X> T_13_4.sp4_h_l_43
 (6 11)  (660 75)  (660 75)  routing T_13_4.sp4_v_t_43 <X> T_13_4.sp4_h_l_43


LogicTile_14_4

 (12 2)  (720 66)  (720 66)  routing T_14_4.sp4_v_t_45 <X> T_14_4.sp4_h_l_39
 (11 3)  (719 67)  (719 67)  routing T_14_4.sp4_v_t_45 <X> T_14_4.sp4_h_l_39
 (13 3)  (721 67)  (721 67)  routing T_14_4.sp4_v_t_45 <X> T_14_4.sp4_h_l_39


LogicTile_15_4

 (12 6)  (774 70)  (774 70)  routing T_15_4.sp4_v_t_46 <X> T_15_4.sp4_h_l_40
 (11 7)  (773 71)  (773 71)  routing T_15_4.sp4_v_t_46 <X> T_15_4.sp4_h_l_40
 (13 7)  (775 71)  (775 71)  routing T_15_4.sp4_v_t_46 <X> T_15_4.sp4_h_l_40


LogicTile_16_4

 (3 10)  (819 74)  (819 74)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_l_22


LogicTile_17_4

 (3 6)  (877 70)  (877 70)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23
 (3 7)  (877 71)  (877 71)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23


LogicTile_19_4

 (3 4)  (985 68)  (985 68)  routing T_19_4.sp12_v_t_23 <X> T_19_4.sp12_h_r_0
 (3 12)  (985 76)  (985 76)  routing T_19_4.sp12_v_t_22 <X> T_19_4.sp12_h_r_1


LogicTile_22_4

 (4 1)  (1148 65)  (1148 65)  routing T_22_4.sp4_v_t_42 <X> T_22_4.sp4_h_r_0
 (9 8)  (1153 72)  (1153 72)  routing T_22_4.sp4_v_t_42 <X> T_22_4.sp4_h_r_7
 (19 14)  (1163 78)  (1163 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_23_4

 (10 0)  (1208 64)  (1208 64)  routing T_23_4.sp4_v_t_45 <X> T_23_4.sp4_h_r_1
 (13 1)  (1211 65)  (1211 65)  routing T_23_4.sp4_v_t_44 <X> T_23_4.sp4_h_r_2
 (10 4)  (1208 68)  (1208 68)  routing T_23_4.sp4_v_t_46 <X> T_23_4.sp4_h_r_4
 (13 13)  (1211 77)  (1211 77)  routing T_23_4.sp4_v_t_43 <X> T_23_4.sp4_h_r_11


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (13 0)  (1319 64)  (1319 64)  routing T_25_4.sp4_h_l_39 <X> T_25_4.sp4_v_b_2
 (22 0)  (1328 64)  (1328 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 64)  (1329 64)  routing T_25_4.sp4_v_b_19 <X> T_25_4.lc_trk_g0_3
 (24 0)  (1330 64)  (1330 64)  routing T_25_4.sp4_v_b_19 <X> T_25_4.lc_trk_g0_3
 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 65)  (1318 65)  routing T_25_4.sp4_h_l_39 <X> T_25_4.sp4_v_b_2
 (22 1)  (1328 65)  (1328 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1333 65)  (1333 65)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input0_0
 (28 1)  (1334 65)  (1334 65)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input0_0
 (29 1)  (1335 65)  (1335 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 66)  (1332 66)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_1
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 67)  (1333 67)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_1
 (28 3)  (1334 67)  (1334 67)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_1
 (29 3)  (1335 67)  (1335 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (1332 68)  (1332 68)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (14 5)  (1320 69)  (1320 69)  routing T_25_4.sp4_r_v_b_24 <X> T_25_4.lc_trk_g1_0
 (17 5)  (1323 69)  (1323 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 69)  (1333 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (28 5)  (1334 69)  (1334 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (29 5)  (1335 69)  (1335 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp12_h_r_13 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (16 7)  (1322 71)  (1322 71)  routing T_25_4.sp12_h_r_12 <X> T_25_4.lc_trk_g1_4
 (17 7)  (1323 71)  (1323 71)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 71)  (1332 71)  routing T_25_4.lc_trk_g0_3 <X> T_25_4.input0_3
 (29 7)  (1335 71)  (1335 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (21 8)  (1327 72)  (1327 72)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g2_3
 (22 8)  (1328 72)  (1328 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 72)  (1329 72)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g2_3
 (24 8)  (1330 72)  (1330 72)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g2_3
 (26 8)  (1332 72)  (1332 72)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.input0_4
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 73)  (1329 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (24 9)  (1330 73)  (1330 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (25 9)  (1331 73)  (1331 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (27 9)  (1333 73)  (1333 73)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.input0_4
 (29 9)  (1335 73)  (1335 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (38 9)  (1344 73)  (1344 73)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (1320 74)  (1320 74)  routing T_25_4.sp12_v_t_3 <X> T_25_4.lc_trk_g2_4
 (25 10)  (1331 74)  (1331 74)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g2_6
 (35 10)  (1341 74)  (1341 74)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input2_5
 (14 11)  (1320 75)  (1320 75)  routing T_25_4.sp12_v_t_3 <X> T_25_4.lc_trk_g2_4
 (15 11)  (1321 75)  (1321 75)  routing T_25_4.sp12_v_t_3 <X> T_25_4.lc_trk_g2_4
 (17 11)  (1323 75)  (1323 75)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1328 75)  (1328 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 75)  (1329 75)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g2_6
 (24 11)  (1330 75)  (1330 75)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g2_6
 (25 11)  (1331 75)  (1331 75)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g2_6
 (27 11)  (1333 75)  (1333 75)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_5
 (28 11)  (1334 75)  (1334 75)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_5
 (29 11)  (1335 75)  (1335 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 75)  (1338 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 75)  (1340 75)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input2_5
 (6 12)  (1312 76)  (1312 76)  routing T_25_4.sp4_v_t_43 <X> T_25_4.sp4_v_b_9
 (15 12)  (1321 76)  (1321 76)  routing T_25_4.sp4_h_r_25 <X> T_25_4.lc_trk_g3_1
 (16 12)  (1322 76)  (1322 76)  routing T_25_4.sp4_h_r_25 <X> T_25_4.lc_trk_g3_1
 (17 12)  (1323 76)  (1323 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1332 76)  (1332 76)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_6
 (5 13)  (1311 77)  (1311 77)  routing T_25_4.sp4_v_t_43 <X> T_25_4.sp4_v_b_9
 (15 13)  (1321 77)  (1321 77)  routing T_25_4.sp4_v_b_40 <X> T_25_4.lc_trk_g3_0
 (16 13)  (1322 77)  (1322 77)  routing T_25_4.sp4_v_b_40 <X> T_25_4.lc_trk_g3_0
 (17 13)  (1323 77)  (1323 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (18 13)  (1324 77)  (1324 77)  routing T_25_4.sp4_h_r_25 <X> T_25_4.lc_trk_g3_1
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1332 77)  (1332 77)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_6
 (28 13)  (1334 77)  (1334 77)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_6
 (29 13)  (1335 77)  (1335 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 77)  (1338 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 77)  (1341 77)  routing T_25_4.lc_trk_g0_2 <X> T_25_4.input2_6
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (1321 78)  (1321 78)  routing T_25_4.sp4_h_r_37 <X> T_25_4.lc_trk_g3_5
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_h_r_37 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 78)  (1324 78)  routing T_25_4.sp4_h_r_37 <X> T_25_4.lc_trk_g3_5
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE
 (14 15)  (1320 79)  (1320 79)  routing T_25_4.sp4_h_l_17 <X> T_25_4.lc_trk_g3_4
 (15 15)  (1321 79)  (1321 79)  routing T_25_4.sp4_h_l_17 <X> T_25_4.lc_trk_g3_4
 (16 15)  (1322 79)  (1322 79)  routing T_25_4.sp4_h_l_17 <X> T_25_4.lc_trk_g3_4
 (17 15)  (1323 79)  (1323 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (1332 79)  (1332 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (27 15)  (1333 79)  (1333 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (28 15)  (1334 79)  (1334 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_7
 (29 15)  (1335 79)  (1335 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 79)  (1338 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 79)  (1340 79)  routing T_25_4.lc_trk_g1_0 <X> T_25_4.input2_7


LogicTile_26_4

 (11 6)  (1359 70)  (1359 70)  routing T_26_4.sp4_h_l_37 <X> T_26_4.sp4_v_t_40
 (8 9)  (1356 73)  (1356 73)  routing T_26_4.sp4_h_l_42 <X> T_26_4.sp4_v_b_7
 (9 9)  (1357 73)  (1357 73)  routing T_26_4.sp4_h_l_42 <X> T_26_4.sp4_v_b_7
 (12 14)  (1360 78)  (1360 78)  routing T_26_4.sp4_v_b_11 <X> T_26_4.sp4_h_l_46
 (12 15)  (1360 79)  (1360 79)  routing T_26_4.sp4_h_l_46 <X> T_26_4.sp4_v_t_46


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 77)  (1730 77)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g1_4
 (5 13)  (1731 77)  (1731 77)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_5_3

 (9 12)  (243 60)  (243 60)  routing T_5_3.sp4_v_t_47 <X> T_5_3.sp4_h_r_10


RAM_Tile_8_3

 (26 0)  (422 48)  (422 48)  routing T_8_3.lc_trk_g3_7 <X> T_8_3.input0_0
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 49)  (422 49)  routing T_8_3.lc_trk_g3_7 <X> T_8_3.input0_0
 (27 1)  (423 49)  (423 49)  routing T_8_3.lc_trk_g3_7 <X> T_8_3.input0_0
 (28 1)  (424 49)  (424 49)  routing T_8_3.lc_trk_g3_7 <X> T_8_3.input0_0
 (29 1)  (425 49)  (425 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 50)  (396 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (1 2)  (397 50)  (397 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (422 51)  (422 51)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.input0_1
 (28 3)  (424 51)  (424 51)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.input0_1
 (29 3)  (425 51)  (425 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (21 4)  (417 52)  (417 52)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (22 4)  (418 52)  (418 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 52)  (419 52)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (21 5)  (417 53)  (417 53)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (26 5)  (422 53)  (422 53)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.input0_2
 (27 5)  (423 53)  (423 53)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.input0_2
 (29 5)  (425 53)  (425 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (26 6)  (422 54)  (422 54)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.input0_3
 (27 7)  (423 55)  (423 55)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.input0_3
 (28 7)  (424 55)  (424 55)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.input0_3
 (29 7)  (425 55)  (425 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (15 8)  (411 56)  (411 56)  routing T_8_3.tnl_op_1 <X> T_8_3.lc_trk_g2_1
 (17 8)  (413 56)  (413 56)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (417 56)  (417 56)  routing T_8_3.sp4_v_b_27 <X> T_8_3.lc_trk_g2_3
 (22 8)  (418 56)  (418 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 56)  (419 56)  routing T_8_3.sp4_v_b_27 <X> T_8_3.lc_trk_g2_3
 (18 9)  (414 57)  (414 57)  routing T_8_3.tnl_op_1 <X> T_8_3.lc_trk_g2_1
 (22 9)  (418 57)  (418 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 57)  (419 57)  routing T_8_3.sp4_v_t_31 <X> T_8_3.lc_trk_g2_2
 (24 9)  (420 57)  (420 57)  routing T_8_3.sp4_v_t_31 <X> T_8_3.lc_trk_g2_2
 (26 9)  (422 57)  (422 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (27 9)  (423 57)  (423 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (28 9)  (424 57)  (424 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (29 9)  (425 57)  (425 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (27 11)  (423 59)  (423 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input0_5
 (28 11)  (424 59)  (424 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input0_5
 (29 11)  (425 59)  (425 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (13 12)  (409 60)  (409 60)  routing T_8_3.sp4_v_t_46 <X> T_8_3.sp4_v_b_11
 (22 12)  (418 60)  (418 60)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (420 60)  (420 60)  routing T_8_3.tnl_op_3 <X> T_8_3.lc_trk_g3_3
 (14 13)  (410 61)  (410 61)  routing T_8_3.tnl_op_0 <X> T_8_3.lc_trk_g3_0
 (15 13)  (411 61)  (411 61)  routing T_8_3.tnl_op_0 <X> T_8_3.lc_trk_g3_0
 (17 13)  (413 61)  (413 61)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (417 61)  (417 61)  routing T_8_3.tnl_op_3 <X> T_8_3.lc_trk_g3_3
 (26 13)  (422 61)  (422 61)  routing T_8_3.lc_trk_g2_2 <X> T_8_3.input0_6
 (28 13)  (424 61)  (424 61)  routing T_8_3.lc_trk_g2_2 <X> T_8_3.input0_6
 (29 13)  (425 61)  (425 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 62)  (412 62)  routing T_8_3.sp4_v_t_24 <X> T_8_3.lc_trk_g3_5
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 62)  (414 62)  routing T_8_3.sp4_v_t_24 <X> T_8_3.lc_trk_g3_5
 (21 14)  (417 62)  (417 62)  routing T_8_3.sp4_h_r_47 <X> T_8_3.lc_trk_g3_7
 (22 14)  (418 62)  (418 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (419 62)  (419 62)  routing T_8_3.sp4_h_r_47 <X> T_8_3.lc_trk_g3_7
 (24 14)  (420 62)  (420 62)  routing T_8_3.sp4_h_r_47 <X> T_8_3.lc_trk_g3_7
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (14 15)  (410 63)  (410 63)  routing T_8_3.tnl_op_4 <X> T_8_3.lc_trk_g3_4
 (15 15)  (411 63)  (411 63)  routing T_8_3.tnl_op_4 <X> T_8_3.lc_trk_g3_4
 (17 15)  (413 63)  (413 63)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (414 63)  (414 63)  routing T_8_3.sp4_v_t_24 <X> T_8_3.lc_trk_g3_5
 (21 15)  (417 63)  (417 63)  routing T_8_3.sp4_h_r_47 <X> T_8_3.lc_trk_g3_7
 (28 15)  (424 63)  (424 63)  routing T_8_3.lc_trk_g2_1 <X> T_8_3.input0_7
 (29 15)  (425 63)  (425 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7


LogicTile_22_3

 (12 0)  (1156 48)  (1156 48)  routing T_22_3.sp4_v_t_39 <X> T_22_3.sp4_h_r_2


RAM_Tile_25_3

 (26 0)  (1332 48)  (1332 48)  routing T_25_3.lc_trk_g0_4 <X> T_25_3.input0_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (29 1)  (1335 49)  (1335 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 3)  (1321 51)  (1321 51)  routing T_25_3.sp4_v_b_20 <X> T_25_3.lc_trk_g0_4
 (16 3)  (1322 51)  (1322 51)  routing T_25_3.sp4_v_b_20 <X> T_25_3.lc_trk_g0_4
 (17 3)  (1323 51)  (1323 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (28 3)  (1334 51)  (1334 51)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.input0_1
 (29 3)  (1335 51)  (1335 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (22 4)  (1328 52)  (1328 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 5)  (1332 53)  (1332 53)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_2
 (27 5)  (1333 53)  (1333 53)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_2
 (29 5)  (1335 53)  (1335 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (22 6)  (1328 54)  (1328 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (1331 54)  (1331 54)  routing T_25_3.sp4_v_b_6 <X> T_25_3.lc_trk_g1_6
 (22 7)  (1328 55)  (1328 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 55)  (1329 55)  routing T_25_3.sp4_v_b_6 <X> T_25_3.lc_trk_g1_6
 (26 7)  (1332 55)  (1332 55)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.input0_3
 (28 7)  (1334 55)  (1334 55)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.input0_3
 (29 7)  (1335 55)  (1335 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (4 8)  (1310 56)  (1310 56)  routing T_25_3.sp4_v_t_43 <X> T_25_3.sp4_v_b_6
 (16 8)  (1322 56)  (1322 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 56)  (1324 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (22 8)  (1328 56)  (1328 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1332 56)  (1332 56)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.input0_4
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (18 9)  (1324 57)  (1324 57)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (28 9)  (1334 57)  (1334 57)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.input0_4
 (29 9)  (1335 57)  (1335 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (15 10)  (1321 58)  (1321 58)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (17 10)  (1323 58)  (1323 58)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 58)  (1324 58)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (21 10)  (1327 58)  (1327 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (24 10)  (1330 58)  (1330 58)  routing T_25_3.sp4_h_l_26 <X> T_25_3.lc_trk_g2_7
 (35 10)  (1341 58)  (1341 58)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (14 11)  (1320 59)  (1320 59)  routing T_25_3.sp4_r_v_b_36 <X> T_25_3.lc_trk_g2_4
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1324 59)  (1324 59)  routing T_25_3.sp12_v_b_5 <X> T_25_3.lc_trk_g2_5
 (26 11)  (1332 59)  (1332 59)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input0_5
 (27 11)  (1333 59)  (1333 59)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input0_5
 (28 11)  (1334 59)  (1334 59)  routing T_25_3.lc_trk_g3_2 <X> T_25_3.input0_5
 (29 11)  (1335 59)  (1335 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (1338 59)  (1338 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 59)  (1339 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (34 11)  (1340 59)  (1340 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (35 11)  (1341 59)  (1341 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (4 12)  (1310 60)  (1310 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (22 12)  (1328 60)  (1328 60)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1329 60)  (1329 60)  routing T_25_3.sp12_v_b_19 <X> T_25_3.lc_trk_g3_3
 (25 12)  (1331 60)  (1331 60)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (26 12)  (1332 60)  (1332 60)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (21 13)  (1327 61)  (1327 61)  routing T_25_3.sp12_v_b_19 <X> T_25_3.lc_trk_g3_3
 (22 13)  (1328 61)  (1328 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 61)  (1329 61)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (25 13)  (1331 61)  (1331 61)  routing T_25_3.sp4_v_b_34 <X> T_25_3.lc_trk_g3_2
 (26 13)  (1332 61)  (1332 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (27 13)  (1333 61)  (1333 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input0_6
 (29 13)  (1335 61)  (1335 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 61)  (1338 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 61)  (1339 61)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input2_6
 (34 13)  (1340 61)  (1340 61)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input2_6
 (35 13)  (1341 61)  (1341 61)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input2_6
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 62)  (1322 62)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 62)  (1324 62)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5
 (26 14)  (1332 62)  (1332 62)  routing T_25_3.lc_trk_g1_6 <X> T_25_3.input0_7
 (35 14)  (1341 62)  (1341 62)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_7
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (18 15)  (1324 63)  (1324 63)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5
 (22 15)  (1328 63)  (1328 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 63)  (1331 63)  routing T_25_3.sp4_r_v_b_46 <X> T_25_3.lc_trk_g3_6
 (26 15)  (1332 63)  (1332 63)  routing T_25_3.lc_trk_g1_6 <X> T_25_3.input0_7
 (27 15)  (1333 63)  (1333 63)  routing T_25_3.lc_trk_g1_6 <X> T_25_3.input0_7
 (29 15)  (1335 63)  (1335 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 63)  (1338 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 63)  (1339 63)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_7


LogicTile_26_3

 (4 4)  (1352 52)  (1352 52)  routing T_26_3.sp4_v_t_42 <X> T_26_3.sp4_v_b_3
 (6 4)  (1354 52)  (1354 52)  routing T_26_3.sp4_v_t_42 <X> T_26_3.sp4_v_b_3
 (8 9)  (1356 57)  (1356 57)  routing T_26_3.sp4_v_t_41 <X> T_26_3.sp4_v_b_7
 (10 9)  (1358 57)  (1358 57)  routing T_26_3.sp4_v_t_41 <X> T_26_3.sp4_v_b_7
 (19 11)  (1367 59)  (1367 59)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (11 12)  (1359 60)  (1359 60)  routing T_26_3.sp4_v_t_45 <X> T_26_3.sp4_v_b_11
 (12 13)  (1360 61)  (1360 61)  routing T_26_3.sp4_v_t_45 <X> T_26_3.sp4_v_b_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_13_2

 (3 4)  (657 36)  (657 36)  routing T_13_2.sp12_v_t_23 <X> T_13_2.sp12_h_r_0


LogicTile_14_2

 (3 12)  (711 44)  (711 44)  routing T_14_2.sp12_v_t_22 <X> T_14_2.sp12_h_r_1


LogicTile_17_2

 (3 4)  (877 36)  (877 36)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_h_r_0


LogicTile_19_2

 (3 4)  (985 36)  (985 36)  routing T_19_2.sp12_v_t_23 <X> T_19_2.sp12_h_r_0


LogicTile_22_2

 (4 1)  (1148 33)  (1148 33)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_h_r_0


LogicTile_23_2

 (10 4)  (1208 36)  (1208 36)  routing T_23_2.sp4_v_t_46 <X> T_23_2.sp4_h_r_4
 (5 8)  (1203 40)  (1203 40)  routing T_23_2.sp4_v_t_43 <X> T_23_2.sp4_h_r_6
 (2 12)  (1200 44)  (1200 44)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_2

 (3 0)  (1309 32)  (1309 32)  routing T_25_2.sp12_v_t_23 <X> T_25_2.sp12_v_b_0
 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 32)  (1332 32)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input0_0
 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 33)  (1320 33)  routing T_25_2.sp4_r_v_b_35 <X> T_25_2.lc_trk_g0_0
 (17 1)  (1323 33)  (1323 33)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1332 33)  (1332 33)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input0_0
 (28 1)  (1334 33)  (1334 33)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input0_0
 (29 1)  (1335 33)  (1335 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 34)  (1332 34)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_1
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 35)  (1328 35)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1329 35)  (1329 35)  routing T_25_2.sp12_h_l_21 <X> T_25_2.lc_trk_g0_6
 (25 3)  (1331 35)  (1331 35)  routing T_25_2.sp12_h_l_21 <X> T_25_2.lc_trk_g0_6
 (27 3)  (1333 35)  (1333 35)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_1
 (28 3)  (1334 35)  (1334 35)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_1
 (29 3)  (1335 35)  (1335 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 36)  (1332 36)  routing T_25_2.lc_trk_g1_7 <X> T_25_2.input0_2
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (14 5)  (1320 37)  (1320 37)  routing T_25_2.sp12_h_r_16 <X> T_25_2.lc_trk_g1_0
 (16 5)  (1322 37)  (1322 37)  routing T_25_2.sp12_h_r_16 <X> T_25_2.lc_trk_g1_0
 (17 5)  (1323 37)  (1323 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (1332 37)  (1332 37)  routing T_25_2.lc_trk_g1_7 <X> T_25_2.input0_2
 (27 5)  (1333 37)  (1333 37)  routing T_25_2.lc_trk_g1_7 <X> T_25_2.input0_2
 (29 5)  (1335 37)  (1335 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (22 6)  (1328 38)  (1328 38)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (16 7)  (1322 39)  (1322 39)  routing T_25_2.sp12_h_r_12 <X> T_25_2.lc_trk_g1_4
 (17 7)  (1323 39)  (1323 39)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1327 39)  (1327 39)  routing T_25_2.sp4_r_v_b_31 <X> T_25_2.lc_trk_g1_7
 (26 7)  (1332 39)  (1332 39)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.input0_3
 (28 7)  (1334 39)  (1334 39)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.input0_3
 (29 7)  (1335 39)  (1335 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (11 8)  (1317 40)  (1317 40)  routing T_25_2.sp4_v_t_37 <X> T_25_2.sp4_v_b_8
 (13 8)  (1319 40)  (1319 40)  routing T_25_2.sp4_v_t_37 <X> T_25_2.sp4_v_b_8
 (22 8)  (1328 40)  (1328 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 40)  (1329 40)  routing T_25_2.sp4_v_t_30 <X> T_25_2.lc_trk_g2_3
 (24 8)  (1330 40)  (1330 40)  routing T_25_2.sp4_v_t_30 <X> T_25_2.lc_trk_g2_3
 (25 8)  (1331 40)  (1331 40)  routing T_25_2.sp4_v_b_26 <X> T_25_2.lc_trk_g2_2
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_0 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 40)  (1345 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 41)  (1328 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 41)  (1329 41)  routing T_25_2.sp4_v_b_26 <X> T_25_2.lc_trk_g2_2
 (26 9)  (1332 41)  (1332 41)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.input0_4
 (28 9)  (1334 41)  (1334 41)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.input0_4
 (29 9)  (1335 41)  (1335 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (22 10)  (1328 42)  (1328 42)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 42)  (1329 42)  routing T_25_2.sp12_v_b_23 <X> T_25_2.lc_trk_g2_7
 (26 10)  (1332 42)  (1332 42)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input0_5
 (21 11)  (1327 43)  (1327 43)  routing T_25_2.sp12_v_b_23 <X> T_25_2.lc_trk_g2_7
 (22 11)  (1328 43)  (1328 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 43)  (1329 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (24 11)  (1330 43)  (1330 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (25 11)  (1331 43)  (1331 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (26 11)  (1332 43)  (1332 43)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input0_5
 (28 11)  (1334 43)  (1334 43)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input0_5
 (29 11)  (1335 43)  (1335 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 43)  (1338 43)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 43)  (1339 43)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.input2_5
 (34 11)  (1340 43)  (1340 43)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.input2_5
 (14 12)  (1320 44)  (1320 44)  routing T_25_2.sp12_v_b_0 <X> T_25_2.lc_trk_g3_0
 (22 12)  (1328 44)  (1328 44)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (1329 44)  (1329 44)  routing T_25_2.sp12_v_t_16 <X> T_25_2.lc_trk_g3_3
 (35 12)  (1341 44)  (1341 44)  routing T_25_2.lc_trk_g0_6 <X> T_25_2.input2_6
 (14 13)  (1320 45)  (1320 45)  routing T_25_2.sp12_v_b_0 <X> T_25_2.lc_trk_g3_0
 (15 13)  (1321 45)  (1321 45)  routing T_25_2.sp12_v_b_0 <X> T_25_2.lc_trk_g3_0
 (17 13)  (1323 45)  (1323 45)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (1327 45)  (1327 45)  routing T_25_2.sp12_v_t_16 <X> T_25_2.lc_trk_g3_3
 (22 13)  (1328 45)  (1328 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 45)  (1331 45)  routing T_25_2.sp4_r_v_b_42 <X> T_25_2.lc_trk_g3_2
 (29 13)  (1335 45)  (1335 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 45)  (1338 45)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 45)  (1341 45)  routing T_25_2.lc_trk_g0_6 <X> T_25_2.input2_6
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 46)  (1321 46)  routing T_25_2.sp4_h_r_37 <X> T_25_2.lc_trk_g3_5
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_h_r_37 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_h_r_37 <X> T_25_2.lc_trk_g3_5
 (35 14)  (1341 46)  (1341 46)  routing T_25_2.lc_trk_g1_4 <X> T_25_2.input2_7
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (14 15)  (1320 47)  (1320 47)  routing T_25_2.sp4_h_l_17 <X> T_25_2.lc_trk_g3_4
 (15 15)  (1321 47)  (1321 47)  routing T_25_2.sp4_h_l_17 <X> T_25_2.lc_trk_g3_4
 (16 15)  (1322 47)  (1322 47)  routing T_25_2.sp4_h_l_17 <X> T_25_2.lc_trk_g3_4
 (17 15)  (1323 47)  (1323 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (1332 47)  (1332 47)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_7
 (27 15)  (1333 47)  (1333 47)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_7
 (28 15)  (1334 47)  (1334 47)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_7
 (29 15)  (1335 47)  (1335 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 47)  (1338 47)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 47)  (1340 47)  routing T_25_2.lc_trk_g1_4 <X> T_25_2.input2_7


LogicTile_26_2

 (4 4)  (1352 36)  (1352 36)  routing T_26_2.sp4_v_t_42 <X> T_26_2.sp4_v_b_3
 (6 4)  (1354 36)  (1354 36)  routing T_26_2.sp4_v_t_42 <X> T_26_2.sp4_v_b_3
 (11 4)  (1359 36)  (1359 36)  routing T_26_2.sp4_h_l_46 <X> T_26_2.sp4_v_b_5
 (13 4)  (1361 36)  (1361 36)  routing T_26_2.sp4_h_l_46 <X> T_26_2.sp4_v_b_5
 (12 5)  (1360 37)  (1360 37)  routing T_26_2.sp4_h_l_46 <X> T_26_2.sp4_v_b_5
 (12 15)  (1360 47)  (1360 47)  routing T_26_2.sp4_h_l_46 <X> T_26_2.sp4_v_t_46


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_12_1

 (3 4)  (603 20)  (603 20)  routing T_12_1.sp12_v_t_23 <X> T_12_1.sp12_h_r_0


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23
 (3 7)  (877 23)  (877 23)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23
 (11 14)  (885 30)  (885 30)  routing T_17_1.sp4_v_b_8 <X> T_17_1.sp4_v_t_46
 (12 15)  (886 31)  (886 31)  routing T_17_1.sp4_v_b_8 <X> T_17_1.sp4_v_t_46


LogicTile_24_1

 (3 5)  (1255 21)  (1255 21)  routing T_24_1.sp12_h_l_23 <X> T_24_1.sp12_h_r_0


RAM_Tile_25_1

 (16 0)  (1322 16)  (1322 16)  routing T_25_1.sp4_v_b_1 <X> T_25_1.lc_trk_g0_1
 (17 0)  (1323 16)  (1323 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 16)  (1324 16)  routing T_25_1.sp4_v_b_1 <X> T_25_1.lc_trk_g0_1
 (21 0)  (1327 16)  (1327 16)  routing T_25_1.sp12_h_r_3 <X> T_25_1.lc_trk_g0_3
 (22 0)  (1328 16)  (1328 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 16)  (1330 16)  routing T_25_1.sp12_h_r_3 <X> T_25_1.lc_trk_g0_3
 (26 0)  (1332 16)  (1332 16)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.input0_0
 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 17)  (1314 17)  routing T_25_1.sp4_v_t_47 <X> T_25_1.sp4_v_b_1
 (10 1)  (1316 17)  (1316 17)  routing T_25_1.sp4_v_t_47 <X> T_25_1.sp4_v_b_1
 (21 1)  (1327 17)  (1327 17)  routing T_25_1.sp12_h_r_3 <X> T_25_1.lc_trk_g0_3
 (28 1)  (1334 17)  (1334 17)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.input0_0
 (29 1)  (1335 17)  (1335 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (1332 19)  (1332 19)  routing T_25_1.lc_trk_g0_3 <X> T_25_1.input0_1
 (29 3)  (1335 19)  (1335 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (22 4)  (1328 20)  (1328 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (15 5)  (1321 21)  (1321 21)  routing T_25_1.sp4_v_b_16 <X> T_25_1.lc_trk_g1_0
 (16 5)  (1322 21)  (1322 21)  routing T_25_1.sp4_v_b_16 <X> T_25_1.lc_trk_g1_0
 (17 5)  (1323 21)  (1323 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (19 5)  (1325 21)  (1325 21)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (21 5)  (1327 21)  (1327 21)  routing T_25_1.sp4_r_v_b_27 <X> T_25_1.lc_trk_g1_3
 (26 5)  (1332 21)  (1332 21)  routing T_25_1.lc_trk_g1_3 <X> T_25_1.input0_2
 (27 5)  (1333 21)  (1333 21)  routing T_25_1.lc_trk_g1_3 <X> T_25_1.input0_2
 (29 5)  (1335 21)  (1335 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (15 6)  (1321 22)  (1321 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (16 6)  (1322 22)  (1322 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 6)  (1328 22)  (1328 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (1327 23)  (1327 23)  routing T_25_1.sp4_r_v_b_31 <X> T_25_1.lc_trk_g1_7
 (26 7)  (1332 23)  (1332 23)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.input0_3
 (28 7)  (1334 23)  (1334 23)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.input0_3
 (29 7)  (1335 23)  (1335 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (16 8)  (1322 24)  (1322 24)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g2_1
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 24)  (1324 24)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g2_1
 (22 8)  (1328 24)  (1328 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 24)  (1332 24)  routing T_25_1.lc_trk_g2_6 <X> T_25_1.input0_4
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 25)  (1324 25)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g2_1
 (21 9)  (1327 25)  (1327 25)  routing T_25_1.sp4_r_v_b_35 <X> T_25_1.lc_trk_g2_3
 (26 9)  (1332 25)  (1332 25)  routing T_25_1.lc_trk_g2_6 <X> T_25_1.input0_4
 (28 9)  (1334 25)  (1334 25)  routing T_25_1.lc_trk_g2_6 <X> T_25_1.input0_4
 (29 9)  (1335 25)  (1335 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (38 9)  (1344 25)  (1344 25)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (15 11)  (1321 27)  (1321 27)  routing T_25_1.sp4_v_b_44 <X> T_25_1.lc_trk_g2_4
 (16 11)  (1322 27)  (1322 27)  routing T_25_1.sp4_v_b_44 <X> T_25_1.lc_trk_g2_4
 (17 11)  (1323 27)  (1323 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (22 11)  (1328 27)  (1328 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1335 27)  (1335 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 27)  (1338 27)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 27)  (1339 27)  routing T_25_1.lc_trk_g3_0 <X> T_25_1.input2_5
 (34 11)  (1340 27)  (1340 27)  routing T_25_1.lc_trk_g3_0 <X> T_25_1.input2_5
 (26 12)  (1332 28)  (1332 28)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input0_6
 (35 12)  (1341 28)  (1341 28)  routing T_25_1.lc_trk_g3_7 <X> T_25_1.input2_6
 (17 13)  (1323 29)  (1323 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1332 29)  (1332 29)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input0_6
 (27 13)  (1333 29)  (1333 29)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input0_6
 (29 13)  (1335 29)  (1335 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 29)  (1338 29)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 29)  (1339 29)  routing T_25_1.lc_trk_g3_7 <X> T_25_1.input2_6
 (34 13)  (1340 29)  (1340 29)  routing T_25_1.lc_trk_g3_7 <X> T_25_1.input2_6
 (35 13)  (1341 29)  (1341 29)  routing T_25_1.lc_trk_g3_7 <X> T_25_1.input2_6
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 30)  (1328 30)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_20 lc_trk_g3_7
 (23 14)  (1329 30)  (1329 30)  routing T_25_1.sp12_v_t_20 <X> T_25_1.lc_trk_g3_7
 (25 14)  (1331 30)  (1331 30)  routing T_25_1.sp4_v_t_19 <X> T_25_1.lc_trk_g3_6
 (26 14)  (1332 30)  (1332 30)  routing T_25_1.lc_trk_g3_6 <X> T_25_1.input0_7
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (21 15)  (1327 31)  (1327 31)  routing T_25_1.sp12_v_t_20 <X> T_25_1.lc_trk_g3_7
 (22 15)  (1328 31)  (1328 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 31)  (1329 31)  routing T_25_1.sp4_v_t_19 <X> T_25_1.lc_trk_g3_6
 (26 15)  (1332 31)  (1332 31)  routing T_25_1.lc_trk_g3_6 <X> T_25_1.input0_7
 (27 15)  (1333 31)  (1333 31)  routing T_25_1.lc_trk_g3_6 <X> T_25_1.input0_7
 (28 15)  (1334 31)  (1334 31)  routing T_25_1.lc_trk_g3_6 <X> T_25_1.input0_7
 (29 15)  (1335 31)  (1335 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 31)  (1338 31)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 31)  (1340 31)  routing T_25_1.lc_trk_g1_0 <X> T_25_1.input2_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_10_0

 (13 7)  (527 9)  (527 9)  routing T_10_0.span4_vert_37 <X> T_10_0.span4_horz_r_2


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_14_0

 (14 7)  (744 9)  (744 9)  routing T_14_0.span4_horz_l_14 <X> T_14_0.span4_horz_r_2


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (1 1)  (899 14)  (899 14)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g1_6 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 10)  (910 10)  routing T_17_0.lc_trk_g1_6 <X> T_17_0.wire_gbuf/in
 (15 5)  (911 10)  (911 10)  routing T_17_0.lc_trk_g1_6 <X> T_17_0.wire_gbuf/in
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0

 (4 14)  (890 0)  (890 0)  routing T_17_0.span4_horz_r_14 <X> T_17_0.lc_trk_g1_6
 (5 15)  (891 1)  (891 1)  routing T_17_0.span4_horz_r_14 <X> T_17_0.lc_trk_g1_6
 (7 15)  (893 1)  (893 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6

