	component nios_system is
		port (
			clk_clk                                          : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			tse_mac_conduit_connection_rgmii_in              : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- rgmii_in
			tse_mac_conduit_connection_rgmii_out             : out   std_logic_vector(3 downto 0);                     -- rgmii_out
			tse_mac_conduit_connection_rx_control            : in    std_logic                     := 'X';             -- rx_control
			tse_mac_conduit_connection_tx_control            : out   std_logic;                                        -- tx_control
			tse_mac_conduit_connection_tx_clk                : in    std_logic                     := 'X';             -- tx_clk
			tse_mac_conduit_connection_rx_clk                : in    std_logic                     := 'X';             -- rx_clk
			tse_mac_conduit_connection_set_10                : in    std_logic                     := 'X';             -- set_10
			tse_mac_conduit_connection_set_1000              : in    std_logic                     := 'X';             -- set_1000
			tse_mac_conduit_connection_ena_10                : out   std_logic;                                        -- ena_10
			tse_mac_conduit_connection_eth_mode              : out   std_logic;                                        -- eth_mode
			tse_mac_conduit_connection_mdio_out              : out   std_logic;                                        -- mdio_out
			tse_mac_conduit_connection_mdio_oen              : out   std_logic;                                        -- mdio_oen
			tse_mac_conduit_connection_mdio_in               : in    std_logic                     := 'X';             -- mdio_in
			tse_mac_conduit_connection_mdc                   : out   std_logic;                                        -- mdc
			pio_communication_led_external_connection_export : out   std_logic_vector(7 downto 0);                     -- export
			sdram_communication_wire_addr                    : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_communication_wire_ba                      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_communication_wire_cas_n                   : out   std_logic;                                        -- cas_n
			sdram_communication_wire_cke                     : out   std_logic;                                        -- cke
			sdram_communication_wire_cs_n                    : out   std_logic;                                        -- cs_n
			sdram_communication_wire_dq                      : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_communication_wire_dqm                     : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_communication_wire_ras_n                   : out   std_logic;                                        -- ras_n
			sdram_communication_wire_we_n                    : out   std_logic                                         -- we_n
		);
	end component nios_system;

