Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_fms_tb_behav xil_defaultlib.main_fms_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 65535 [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/main_fsm_tb.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.main_fsm [\main_fsm(data_width=32,compute_...]
Compiling architecture behav of entity xil_defaultlib.main_fms_tb
Built simulation snapshot main_fms_tb_behav
