{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569444192955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569444192955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 22:43:12 2019 " "Processing started: Wed Sep 25 22:43:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569444192955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1569444192955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flash_SPI -c Flash_SPI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Flash_SPI -c Flash_SPI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1569444192955 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1569444194252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1569444194377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1569444194377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_spi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_spi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_spi_tb " "Found entity 1: flash_spi_tb" {  } { { "flash_spi_tb.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/flash_spi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(125) " "Verilog HDL information at memory.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1569444217703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_DONE data_done memory.v(11) " "Verilog HDL Declaration information at memory.v(11): object \"DATA_DONE\" differs only in case from object \"data_done\" in the same scope" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1569444217703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ip_core.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ip_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ip_core " "Found entity 1: spi_ip_core" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_memory_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file global_memory_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_tb " "Found entity 1: spi_tb" {  } { { "spi_tb.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_memory " "Found entity 1: spi_flash_memory" {  } { { "spi_flash_memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_flash_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569444217735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_flash_memory " "Elaborating entity \"spi_flash_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1569444217813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ip_core spi_ip_core:spi_module " "Elaborating entity \"spi_ip_core\" for hierarchy \"spi_ip_core:spi_module\"" {  } { { "spi_flash_memory.v" "spi_module" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_flash_memory.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1569444217875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reg spi_ip_core.v(23) " "Verilog HDL or VHDL warning at spi_ip_core.v(23): object \"s_reg\" assigned a value but never read" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217875 "|spi_flash_memory|spi_ip_core:spi_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rise spi_ip_core.v(58) " "Verilog HDL or VHDL warning at spi_ip_core.v(58): object \"s_rise\" assigned a value but never read" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217875 "|spi_flash_memory|spi_ip_core:spi_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_neg spi_ip_core.v(59) " "Verilog HDL or VHDL warning at spi_ip_core.v(59): object \"s_neg\" assigned a value but never read" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217875 "|spi_flash_memory|spi_ip_core:spi_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_ip_core.v(80) " "Verilog HDL assignment warning at spi_ip_core.v(80): truncated value with size 32 to match size of target (3)" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1569444217875 "|spi_flash_memory|spi_ip_core:spi_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag spi_ip_core.v(115) " "Verilog HDL Always Construct warning at spi_ip_core.v(115): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi_ip_core.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444217875 "|spi_flash_memory|spi_ip_core:spi_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_module " "Elaborating entity \"memory\" for hierarchy \"memory:memory_module\"" {  } { { "spi_flash_memory.v" "memory_module" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_flash_memory.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1569444217891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_val memory.v(13) " "Verilog HDL or VHDL warning at memory.v(13): object \"sck_val\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217891 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_done memory.v(20) " "Verilog HDL or VHDL warning at memory.v(20): object \"data_done\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217891 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_flag memory.v(23) " "Verilog HDL or VHDL warning at memory.v(23): object \"cnt_flag\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217891 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "page_write_busy memory.v(61) " "Verilog HDL or VHDL warning at memory.v(61): object \"page_write_busy\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1569444217891 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(115) " "Verilog HDL assignment warning at memory.v(115): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1569444218344 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "busy_flag memory.v(131) " "Verilog HDL Always Construct warning at memory.v(131): variable \"busy_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218344 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdsr_reg memory.v(133) " "Verilog HDL Always Construct warning at memory.v(133): variable \"rdsr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218344 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "busy_flag memory.v(209) " "Verilog HDL Always Construct warning at memory.v(209): variable \"busy_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdsr_reg memory.v(213) " "Verilog HDL Always Construct warning at memory.v(213): variable \"rdsr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fast_read_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"fast_read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_erase_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"page_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_write_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"page_write_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_prog_flag memory.v(224) " "Verilog HDL Always Construct warning at memory.v(224): variable \"page_prog_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fast_read_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"fast_read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_erase_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"page_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_write_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"page_write_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_prog_flag memory.v(229) " "Verilog HDL Always Construct warning at memory.v(229): variable \"page_prog_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fast_read_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"fast_read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_erase_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"page_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_write_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"page_write_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_prog_flag memory.v(234) " "Verilog HDL Always Construct warning at memory.v(234): variable \"page_prog_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_write_flag memory.v(240) " "Verilog HDL Always Construct warning at memory.v(240): variable \"page_write_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_prog_flag memory.v(240) " "Verilog HDL Always Construct warning at memory.v(240): variable \"page_prog_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_cnt memory.v(243) " "Verilog HDL Always Construct warning at memory.v(243): variable \"page_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218360 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(248) " "Verilog HDL Always Construct warning at memory.v(248): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_erase_flag memory.v(248) " "Verilog HDL Always Construct warning at memory.v(248): variable \"page_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_write_flag memory.v(248) " "Verilog HDL Always Construct warning at memory.v(248): variable \"page_write_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page_prog_flag memory.v(248) " "Verilog HDL Always Construct warning at memory.v(248): variable \"page_prog_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_add memory.v(250) " "Verilog HDL Always Construct warning at memory.v(250): variable \"mem_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(254) " "Verilog HDL Always Construct warning at memory.v(254): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(254) " "Verilog HDL Always Construct warning at memory.v(254): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_add memory.v(256) " "Verilog HDL Always Construct warning at memory.v(256): variable \"mem_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218375 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_flag memory.v(261) " "Verilog HDL Always Construct warning at memory.v(261): variable \"rdid_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(261) " "Verilog HDL Always Construct warning at memory.v(261): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(261) " "Verilog HDL Always Construct warning at memory.v(261): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_cnt memory.v(264) " "Verilog HDL Always Construct warning at memory.v(264): variable \"rdid_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_id memory.v(266) " "Verilog HDL Always Construct warning at memory.v(266): variable \"mem_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_cnt memory.v(268) " "Verilog HDL Always Construct warning at memory.v(268): variable \"rdid_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_id memory.v(270) " "Verilog HDL Always Construct warning at memory.v(270): variable \"mem_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_cnt memory.v(272) " "Verilog HDL Always Construct warning at memory.v(272): variable \"rdid_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_id memory.v(274) " "Verilog HDL Always Construct warning at memory.v(274): variable \"mem_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_cnt memory.v(277) " "Verilog HDL Always Construct warning at memory.v(277): variable \"rdid_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_cnt memory.v(283) " "Verilog HDL Always Construct warning at memory.v(283): variable \"rdid_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memory.v(283) " "Verilog HDL assignment warning at memory.v(283): truncated value with size 32 to match size of target (3)" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdid_flag memory.v(286) " "Verilog HDL Always Construct warning at memory.v(286): variable \"rdid_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(286) " "Verilog HDL Always Construct warning at memory.v(286): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdsr_flag memory.v(291) " "Verilog HDL Always Construct warning at memory.v(291): variable \"rdsr_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(291) " "Verilog HDL Always Construct warning at memory.v(291): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(291) " "Verilog HDL Always Construct warning at memory.v(291): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdsr_reg memory.v(294) " "Verilog HDL Always Construct warning at memory.v(294): variable \"rdsr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren_flag memory.v(297) " "Verilog HDL Always Construct warning at memory.v(297): variable \"wren_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(297) " "Verilog HDL Always Construct warning at memory.v(297): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(297) " "Verilog HDL Always Construct warning at memory.v(297): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wrdi_flag memory.v(304) " "Verilog HDL Always Construct warning at memory.v(304): variable \"wrdi_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(304) " "Verilog HDL Always Construct warning at memory.v(304): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(304) " "Verilog HDL Always Construct warning at memory.v(304): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(312) " "Verilog HDL Always Construct warning at memory.v(312): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(314) " "Verilog HDL Always Construct warning at memory.v(314): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(319) " "Verilog HDL Always Construct warning at memory.v(319): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(319) " "Verilog HDL Always Construct warning at memory.v(319): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(319) " "Verilog HDL Always Construct warning at memory.v(319): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(319) " "Verilog HDL Always Construct warning at memory.v(319): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_busy memory.v(319) " "Verilog HDL Always Construct warning at memory.v(319): variable \"read_busy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_add memory.v(324) " "Verilog HDL Always Construct warning at memory.v(324): variable \"mem_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_add memory.v(330) " "Verilog HDL Always Construct warning at memory.v(330): variable \"mem_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 memory.v(330) " "Verilog HDL assignment warning at memory.v(330): truncated value with size 32 to match size of target (24)" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_flag memory.v(336) " "Verilog HDL Always Construct warning at memory.v(336): variable \"read_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(336) " "Verilog HDL Always Construct warning at memory.v(336): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(336) " "Verilog HDL Always Construct warning at memory.v(336): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_busy memory.v(336) " "Verilog HDL Always Construct warning at memory.v(336): variable \"read_busy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(336) " "Verilog HDL Always Construct warning at memory.v(336): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_data memory.v(338) " "Verilog HDL Always Construct warning at memory.v(338): variable \"read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_cnt memory.v(338) " "Verilog HDL Always Construct warning at memory.v(338): variable \"read_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_cnt memory.v(339) " "Verilog HDL Always Construct warning at memory.v(339): variable \"read_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_cnt memory.v(346) " "Verilog HDL Always Construct warning at memory.v(346): variable \"read_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(346) " "Verilog HDL assignment warning at memory.v(346): truncated value with size 32 to match size of target (4)" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_flag memory.v(351) " "Verilog HDL Always Construct warning at memory.v(351): variable \"dp_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(351) " "Verilog HDL Always Construct warning at memory.v(351): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(351) " "Verilog HDL Always Construct warning at memory.v(351): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdp_flag memory.v(356) " "Verilog HDL Always Construct warning at memory.v(356): variable \"rdp_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp_mode memory.v(356) " "Verilog HDL Always Construct warning at memory.v(356): variable \"dp_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_flag memory.v(356) " "Verilog HDL Always Construct warning at memory.v(356): variable \"rst_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(362) " "Verilog HDL Always Construct warning at memory.v(362): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(366) " "Verilog HDL Always Construct warning at memory.v(366): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(371) " "Verilog HDL Always Construct warning at memory.v(371): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hpm_flag memory.v(371) " "Verilog HDL Always Construct warning at memory.v(371): variable \"hpm_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_add_sec memory.v(371) " "Verilog HDL Always Construct warning at memory.v(371): variable \"mem_add_sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_done_flag memory.v(377) " "Verilog HDL Always Construct warning at memory.v(377): variable \"add_done_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdsr_reg memory.v(377) " "Verilog HDL Always Construct warning at memory.v(377): variable \"rdsr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|memory:memory_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "section_erase_flag memory.v(386) " "Verilog HDL Always Construct warning at memory.v(386): variable \"section_erase_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1569444218391 "|spi_flash_memory|m