<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="resources/imc.css"></link>
<script type="text/javascript" src="resources/sortable.js"></script>
<TITLE>IMC Report: Metrics Report</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="./index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="./resources/legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B>tb_fifo_32<BR>

<B>Type name: </B>tb_fifo_32<BR>

<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">Assertion Status</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range80to84"><A HREF="">81.34%</A></TD>
<TD class="range80to84"><A HREF="">82.05%&nbsp;(64/78)</A></TD>
<TD class="range95to99"><A HREF="#_Blockcov">95.12%&nbsp;(39/41)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range65to69"><A HREF="#_Togglecov">67.57%&nbsp;(25/37)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">tb_fifo_32</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR><B>Number of covered blocks: </B>39 of 41<BR>
<B>Number of uncovered blocks: </B>2 of 41<BR>
<B>Number of excluded blocks: </B>0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    Exclusion [User-Reviewer]:Comment        
-----------------------------------------------------------------------------------------------------------------------
1      1     36    code block           35     begin                                                                   
1      2     45    code block           44     begin                                                                   
1      3     49    code block           48     fork                                                                    
1      4     51    code block           51     reset_generator;                                                        
1      5     52    code block           52     operation_process;                                                      
1      6     53    code block           53     debug_fifo;                                                             
1      7     54    code block           54     endsimulation;                                                          
1      8     58    code block           57     begin                                                                   
1      9     59    code block           59     forever #`DELAY clk = !clk;                                             
1      10    63    code block           62     begin                                                                   
1      11    65    code block           65     rst_n = 1'b1;                                                           
1      12    67    code block           67     rst_n = 1'b0;                                                           
1      13    69    code block           69     rst_n = 1'b1;                                                           
1      14    73    code block           72     begin                                                                   
1      15    74    code block           74     for (i = 0; i &lt; 17; i = i + 1) begin: WRE                                          
1      16    76    code block           76     wr = 1'b1;                                                              
1      17    79    code block           79     wr = 1'b0;                                                              
1      18    82    code block           82     for (i = 0; i &lt; 17; i = i + 1) begin: RDE                                          
1      19    82    code block           82     for (i = 0; i &lt; 17; i = i + 1) begin: RDE                                          
1      20    84    code block           84     rd = 1'b1;                                                              
1      21    86    code block           86     rd = 1'b0;                                                              
1      22    92    code block           91     begin                                                                   
1      23    105   code block           105    always @ (posedge clk) begin                                            
1      24    106   true part of         106    if (~rst_n) begin                                                       
1      25    109   false part of        106    else if (wr) begin                                                      
1      26    109   true part of         109    else if (wr) begin                                                      
1      27    109   implicit else        109    else if (wr) begin                                                      
1      28    113   code block           113    $display("TIME = %d, data_out = %d, mem = %d",$time, data_out,mem[raddr]);                                          
1      29    114   true part of         114    if (~rst_n) raddr     &lt;= 6'd0;                                          
1      30    115   false part of        114    else if (rd & (~fifo_empty)) raddr &lt;= raddr + 1;                                          
1      31    115   true part of         115    else if (rd & (~fifo_empty)) raddr &lt;= raddr + 1;                                          
1      32    115   implicit else        115    else if (rd & (~fifo_empty)) raddr &lt;= raddr + 1;                                          
1      33    116   code block           116    if (rd & (~fifo_empty)) begin                                           
1      34    116   true part of         116    if (rd & (~fifo_empty)) begin                                           
1      35    118   true part of         117    == data_out) begin                                                      
0      36    120   true part of         120    if (raddr == 16) $finish;                                               
1      37    120   implicit else        120    if (raddr == 16) $finish;                                               
0      38    122   false part of        117    else begin                                                              
1      39    116   implicit else        116    if (rd & (~fifo_empty)) begin                                           
1      40    131   code block           130    begin                                                                   
1      41    133   code block           133    $display("-------------- THE SIMUALTION FINISHED ------------");                                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR><B>Number of covered expressions: </B>0 of 0<BR>
<B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of excluded expressions: </B>0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         Exclusion [User-Reviewer]:Comment        
------------------------------------------------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR><B>Number of covered signal bits: </B>25 of 37<BR>
<B>Number of uncovered signal bits: </B>12 of 37<BR>
<B>Number of excluded signal bits: </B>0<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>4 of 37<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 37<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    Exclusion [User-Reviewer]:Comment        
----------------------------------------------------------------------------------------------------
1          1          1          clk                                                                
1          1          1          rst_n                                                              
1          1          1          wr                                                                 
1          1          1          rd                                                                 
0          0          0          data_in[7]                                                         
0          0          0          data_in[6]                                                         
0          0          0          data_in[5]                                                         
0          1          0          data_in[4]                                                         
1          1          1          data_in[3]                                                         
1          1          1          data_in[2]                                                         
1          1          1          data_in[1]                                                         
1          1          1          data_in[0]                                                         
0          0          0          data_out[7]                                                        
0          0          0          data_out[6]                                                        
0          0          0          data_out[5]                                                        
1          1          1          data_out[4]                                                        
1          1          1          data_out[3]                                                        
1          1          1          data_out[2]                                                        
1          1          1          data_out[1]                                                        
1          1          1          data_out[0]                                                        
1          1          1          fifo_empty                                                         
1          1          1          fifo_full                                                          
1          1          1          fifo_threshold                                                     
1          1          1          fifo_overflow                                                      
0          1          0          fifo_underflow                                                     
0          0          0          waddr[5]                                                           
0          1          0          waddr[4]                                                           
1          1          1          waddr[3]                                                           
1          1          1          waddr[2]                                                           
1          1          1          waddr[1]                                                           
1          1          1          waddr[0]                                                           
0          0          0          raddr[5]                                                           
0          1          0          raddr[4]                                                           
1          1          1          raddr[3]                                                           
1          1          1          raddr[2]                                                           
1          1          1          raddr[1]                                                           
1          1          1          raddr[0]                                                           

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR><B>Number of covered assertions: </B>0 of 0<BR>
<B>Number of uncovered assertions: </B>0 of 0<BR>
<B>Number of excluded assertions: </B>0<BR>
<B>Number of covered formal Properties: </B>0 of 0<BR>
<B>Number of uncovered formal Properties: </B>0 of 0<BR>
<B>Number of excluded formal Properties: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Vacuous  Attempt  Disabled Status          Formal Finished   Formal Failed  Formal Proved     Formal Passed     Formal CEX        Formal Status   Assertion                      Line  Source Code                    Exclusion [User-Reviewer]:Comment        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>tb_fifo_32<BR>
<B>Type name: </B>tb_fifo_32<BR>
<B>File name: </B><A HREF="/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v" TARGET="_blank">/home/vlsi1/23EC4224/project/fifo/rtl1/fifo_tb.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
