$date
  Fri Mar 27 18:28:58 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 4 ! x[3:0] $end
$var reg 4 " y[3:0] $end
$var reg 1 # sel $end
$var reg 4 $ res[3:0] $end
$scope module uut $end
$var reg 4 % x[3:0] $end
$var reg 4 & y[3:0] $end
$var reg 1 ' sel $end
$var reg 4 ( res[3:0] $end
$scope module mux0 $end
$var reg 1 ) x $end
$var reg 1 * y $end
$var reg 1 + sel $end
$var reg 1 , res $end
$upscope $end
$scope module mux1 $end
$var reg 1 - x $end
$var reg 1 . y $end
$var reg 1 / sel $end
$var reg 1 0 res $end
$upscope $end
$scope module mux2 $end
$var reg 1 1 x $end
$var reg 1 2 y $end
$var reg 1 3 sel $end
$var reg 1 4 res $end
$upscope $end
$scope module mux3 $end
$var reg 1 5 x $end
$var reg 1 6 y $end
$var reg 1 7 sel $end
$var reg 1 8 res $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
U#
bUUUU $
bUUUU %
bUUUU &
U'
bUUUU (
U)
U*
U+
U,
U-
U.
U/
U0
U1
U2
U3
U4
U5
U6
U7
U8
#20000000
b0101 !
b1111 "
1#
b1111 $
b0101 %
b1111 &
1'
b1111 (
1)
1*
1+
1,
0-
1.
1/
10
11
12
13
14
05
16
17
18
#40000000
b1100 !
b0000 "
0#
b1100 $
b1100 %
b0000 &
0'
b1100 (
0)
0*
0+
0,
0.
0/
00
02
03
15
06
07
#60000000
b1001 !
b1011 "
1#
b1011 $
b1001 %
b1011 &
1'
b1011 (
1)
1*
1+
1,
1.
1/
10
01
13
04
16
17
#80000000
b0110 !
b1110 "
b1110 $
b0110 %
b1110 &
b1110 (
0)
0*
0,
1-
11
12
14
05
#90000000
