// Seed: 3896115918
module module_0;
  reg id_2;
  always begin : LABEL_0
    id_2 <= id_2;
  end
  final $display;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output wand id_4,
    input wire id_5,
    input supply0 id_6
    , id_34,
    input wand id_7,
    input tri id_8,
    output supply0 id_9,
    output tri0 id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    output supply1 id_17,
    input tri0 id_18,
    input uwire id_19,
    input supply0 id_20,
    input wor id_21,
    output wand id_22,
    output supply1 id_23,
    input uwire id_24,
    input wand id_25,
    output tri0 id_26,
    output tri1 id_27,
    input tri1 id_28,
    output wand id_29,
    output tri0 id_30,
    input wand id_31,
    input wire id_32
);
  genvar id_35;
  xnor primCall (
      id_0,
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_24,
      id_25,
      id_28,
      id_31,
      id_32,
      id_34,
      id_35,
      id_5,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
