
---------- Begin Simulation Statistics ----------
final_tick                                 3883114375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     29                       # Simulator instruction rate (inst/s)
host_mem_usage                                5456340                       # Number of bytes of host memory used
host_op_rate                                       30                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3716.29                       # Real time elapsed on the host
host_tick_rate                                1041039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      108548                       # Number of instructions simulated
sim_ops                                        111987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003869                       # Number of seconds simulated
sim_ticks                                  3868796875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.531615                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13191                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16179                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               918                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14886                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             305                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              147                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17961                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1018                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      103699                       # Number of instructions committed
system.cpu.committedOps                        106650                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.346262                       # CPI: cycles per instruction
system.cpu.discardedOps                          2418                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              65460                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7398                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            25038                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          133931                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298841                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       28                       # number of quiesce instructions executed
system.cpu.numCycles                           347004                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        28                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   74447     69.80%     69.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                     87      0.08%     69.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6225      5.84%     75.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 25891     24.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   106650                       # Class of committed instruction
system.cpu.quiesceCycles                      5843071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          213073                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22531                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5422                       # Transaction distribution
system.membus.trans_dist::ReadResp               6044                       # Transaction distribution
system.membus.trans_dist::WriteReq               5661                       # Transaction distribution
system.membus.trans_dist::WriteResp              5661                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              348                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        10765                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         10765                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        21530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        21530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       688816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  731208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33272                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002825                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053078                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33178     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      94      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33272                       # Request fanout histogram
system.membus.reqLayer6.occupancy            61134260                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              638125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1439093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              129375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             600750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           37054255                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3044750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        22805                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        22805                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        90666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1443200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          128157250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    111737671                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     91157000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     16939633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     12704725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29644358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     16939633                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     12704725                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     29644358                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     16939633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     29644358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12704725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     59288716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     12704725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     29644358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       42349083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     12704725                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4368283                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      17073008                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     12704725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     42349083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4368283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      59422091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         5389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         5389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         5376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         5376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        10240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        21530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       688816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        12826                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        12826    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        12826                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     36494750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     32315000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1434666171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     50818900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33879266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1519364337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50818900                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33923725                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84742624                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1485485071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     84742624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33879266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1604106962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       114688                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       120832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16939633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    118577432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     33879266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    169396332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     84698166                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     84698166                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    169396332                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16939633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    203275598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    118577432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    338792664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     50293672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      4234908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     54528580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     21174542                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     16939633                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     38114175                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     71468213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     21174542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     92642755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     65657621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     16939633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     82597254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     16939633                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     33879266                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     50818900                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     82597254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     33879266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     16939633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    133416154                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        38336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        38336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        38336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          599                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          623                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9909024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       397023                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10306046                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9909024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9909024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9909024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       397023                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10306046                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             346096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     16939633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16984091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     50818900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4368283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            347395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89458302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          66170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     50818900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      4234908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     33879266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             88999245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          66170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     16939633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     67802991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      4234908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     84698166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4368283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           347395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178457547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      5120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003127823750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5380                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    175240470                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               316727970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32512.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58762.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.906883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.636258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.057725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           25      3.37%      3.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           10      1.35%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      1.62%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      2.02%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      2.70%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.56%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.21%     14.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.75%     16.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          618     83.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.306452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.347260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             58     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      3.23%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.516129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.524199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    199.079665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             48     77.42%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      8.06%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      3.23%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.61%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      3.23%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.61%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      1.61%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 344960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  343296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  346096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3868148625                       # Total gap between requests
system.mem_ctrls.avgGap                     358493.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       196608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 16658408.823802620173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16948938.421586167067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 50818899.609455458820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4368283.098346950486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 347394.821549011918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66170.442199811805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 50818899.609455458820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3970226.531988707837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 33879266.406303644180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            4                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59137260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61615875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    179034220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15992240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       948375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3782279250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13589499000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     48199250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  22983654875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57751.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59937.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58279.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60348.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45160.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 945569812.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4423665.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    188278.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  11222487.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3522760750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    209370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    137444250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  56                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            28                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     130426031.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    329586214.703971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              28                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       231185500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3651928875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46356                       # number of overall hits
system.cpu.icache.overall_hits::total           46356                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          599                       # number of overall misses
system.cpu.icache.overall_misses::total           599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26028750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26028750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26028750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26028750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        46955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        46955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012757                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012757                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012757                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012757                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.672788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.672788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.672788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.672788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25099125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25099125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25099125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25099125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012757                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.711185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.711185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.711185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.711185                       # average overall mshr miss latency
system.cpu.icache.replacements                    347                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46356                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26028750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26028750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        46955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.672788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.672788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25099125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25099125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.711185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.711185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.429958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.233429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.429958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             94508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            94508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10723                       # number of overall hits
system.cpu.dcache.overall_hits::total           10723                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           52                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           52                       # number of overall misses
system.cpu.dcache.overall_misses::total            52                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3308000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63615.384615                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63615.384615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63615.384615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63615.384615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          318                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          318                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2685750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2685750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2685750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2685750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data       718500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       718500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2259.433962                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2259.433962                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45520.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45520.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           33                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           33                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data       718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21772.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21772.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        79125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        79125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1630250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1630250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77630.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77630.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        10765                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        10765                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    112015750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    112015750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.550395                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.550395                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         2588                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         2588                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         8177                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         8177                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    108712635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    108712635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13294.929069                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13294.929069                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           130.881936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  51                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.200000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.881936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.255629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.255629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            129265                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           129265                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3883114375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3883178125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     29                       # Simulator instruction rate (inst/s)
host_mem_usage                                5456340                       # Number of bytes of host memory used
host_op_rate                                       30                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3716.48                       # Real time elapsed on the host
host_tick_rate                                1041002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      108557                       # Number of instructions simulated
sim_ops                                        112002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003869                       # Number of seconds simulated
sim_ticks                                  3868860625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.522680                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13192                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16182                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 84                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               920                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14887                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              148                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17967                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1021                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      103708                       # Number of instructions committed
system.cpu.committedOps                        106665                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.346955                       # CPI: cycles per instruction
system.cpu.discardedOps                          2423                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              65474                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7399                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            25039                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          133989                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298779                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       28                       # number of quiesce instructions executed
system.cpu.numCycles                           347106                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        28                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   74455     69.80%     69.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                     87      0.08%     69.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6231      5.84%     75.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 25891     24.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   106665                       # Class of committed instruction
system.cpu.quiesceCycles                      5843071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          213117                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5422                       # Transaction distribution
system.membus.trans_dist::ReadResp               6045                       # Transaction distribution
system.membus.trans_dist::WriteReq               5661                       # Transaction distribution
system.membus.trans_dist::WriteResp              5661                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              349                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        10765                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         10765                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        21530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        21530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       688816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  731272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33272                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002825                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053078                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33178     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      94      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33272                       # Request fanout histogram
system.membus.reqLayer6.occupancy            61134260                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              638125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1440468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              129375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             600750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           37054255                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3049750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        22805                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        22805                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        90666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1443200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          128157250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    111737671                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     91157000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     16939354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     12704516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29643870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     16939354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     12704516                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     29643870                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     16939354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     29643870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12704516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     59287739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     12704516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     29643870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       42348385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     12704516                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4368211                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      17072727                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     12704516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     42348385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4368211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      59421112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         5389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         5389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         5376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         5376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        10240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        21530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       688816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        12826                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        12826    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        12826                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     36494750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     32315000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1434642531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     50818062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33878708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1519339302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50818062                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33923166                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84741228                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1485460593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     84741228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33878708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1604080530                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       114688                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       120832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16939354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    118575479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     33878708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    169393541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     84696770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     84696770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    169393541                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16939354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    203272249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    118575479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    338787082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     50292843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      4234839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     54527682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     21174193                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     16939354                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     38113547                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     71467036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     21174193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     92641228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     65656539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     16939354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     82595893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     16939354                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     33878708                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     50818062                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     82595893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     33878708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     16939354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    133413956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        38336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        38336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        38336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          599                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          623                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9908860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       397016                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10305877                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9908860                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9908860                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9908860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       397016                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10305877                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             346096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     16939354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16983812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     50818062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4368211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            347389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89456828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          66169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     50818062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      4234839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     33878708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             88997778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          66169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     16939354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     67801874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      4234839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     84696770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4368211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           347389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178454606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      5120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003127823750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5380                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    175240470                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               316727970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32512.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58762.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.906883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.636258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.057725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           25      3.37%      3.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           10      1.35%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      1.62%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      2.02%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      2.70%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.56%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.21%     14.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.75%     16.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          618     83.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.306452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.347260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             58     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      3.23%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.516129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.524199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    199.079665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             48     77.42%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      8.06%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      3.23%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.61%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      3.23%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.61%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      1.61%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 344960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  343296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  346096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3868148625                       # Total gap between requests
system.mem_ctrls.avgGap                     358493.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       196608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 16658134.331215407699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16948659.141733750701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 50818062.229884542525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4368211.119003543630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 347389.097274601343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66169.351861828822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 50818062.229884542525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3970161.111709729768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 33878708.153256356716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            4                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59137260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61615875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    179034220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15992240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       948375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3782279250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13589499000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     48199250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  22983654875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57751.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59937.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58279.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60348.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45160.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 945569812.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4423665.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    188278.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  11222487.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3522824500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    209370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    137444250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  56                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            28                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     130426031.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    329586214.703971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              28                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       231249250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3651928875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46370                       # number of overall hits
system.cpu.icache.overall_hits::total           46370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          599                       # number of overall misses
system.cpu.icache.overall_misses::total           599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26072500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26072500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26072500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26072500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        46969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        46969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43526.711185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43526.711185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43526.711185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43526.711185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25141250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25141250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25141250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25141250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41972.036728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41972.036728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41972.036728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41972.036728                       # average overall mshr miss latency
system.cpu.icache.replacements                    348                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26072500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        46969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43526.711185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43526.711185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25141250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25141250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41972.036728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41972.036728                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.430940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               48882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.790040                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.430940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             94537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            94537                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10730                       # number of overall hits
system.cpu.dcache.overall_hits::total           10730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           52                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           52                       # number of overall misses
system.cpu.dcache.overall_misses::total            52                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3308000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10782                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10782                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004823                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004823                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63615.384615                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63615.384615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63615.384615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63615.384615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          318                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          318                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2685750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2685750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2685750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2685750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data       718500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       718500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59683.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2259.433962                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2259.433962                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45520.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45520.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           33                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           33                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data       718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21772.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21772.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        79125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        79125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1630250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1630250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77630.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77630.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        10765                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        10765                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    112015750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    112015750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.550395                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.550395                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         2588                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         2588                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         8177                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         8177                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    108712635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    108712635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13294.929069                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13294.929069                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           130.882086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               145                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.082759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.882086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.255629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.255629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            129293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           129293                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3883178125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
