// Seed: 3120034600
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output tri id_2,
    input wor void id_3,
    output supply1 id_4,
    input tri0 id_5,
    input logic id_6
);
  reg  id_8;
  tri0 id_9 = id_5;
  tri0 id_10;
  always @(posedge -1'b0) id_8 <= id_6;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  uwire id_11;
  assign id_10 = -1 / id_11;
endmodule
