$date
  Tue Jan 31 22:45:02 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # g $end
$scope module dut_instances $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$var reg 1 ' tmp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
0'
#1000000
1"
1%
#2000000
1!
0"
1$
0%
#3000000
1"
0#
1%
0&
1'
#4000000
0!
0"
1#
0$
0%
1&
0'
#5000000
1"
1%
#6000000
1!
0"
1$
0%
#7000000
1"
0#
1%
0&
1'
#8000000
0!
0"
1#
0$
0%
1&
0'
#9000000
1"
1%
#10000000
1!
0"
1$
0%
#11000000
1"
0#
1%
0&
1'
#12000000
0!
0"
1#
0$
0%
1&
0'
#13000000
1"
1%
#14000000
1!
0"
1$
0%
#15000000
1"
0#
1%
0&
1'
#16000000
0!
0"
1#
0$
0%
1&
0'
#17000000
1"
1%
#18000000
1!
0"
1$
0%
#19000000
1"
0#
1%
0&
1'
#20000000
0!
0"
1#
0$
0%
1&
0'
