

================================================================
== Vitis HLS Report for 'interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Sun Jun  9 03:22:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morgb
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     153|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      91|    -|
|Register         |        -|     -|      94|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      94|     244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln885_1_fu_244_p2    |         +|   0|  0|  28|          21|           1|
    |add_ln885_fu_238_p2      |         +|   0|  0|   9|           2|           1|
    |i_fu_224_p2              |         +|   0|  0|  28|          21|           1|
    |ap_condition_290         |       and|   0|  0|   2|           1|           1|
    |ap_condition_293         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_1_fu_282_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_fu_268_p2    |      icmp|   0|  0|  15|          21|          19|
    |icmp_ln20_fu_218_p2      |      icmp|   0|  0|  15|          21|          21|
    |or_ln25_fu_332_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln25_1_fu_274_p3  |    select|   0|  0|  20|           1|           1|
    |select_ln25_fu_337_p3    |    select|   0|  0|  20|           1|           1|
    |select_ln26_fu_288_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 153|          95|          53|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_1_load_3  |   9|          2|   21|         42|
    |i_V_fu_80                      |   9|          2|   21|         42|
    |t_V_1_fu_88                    |  14|          3|   21|         63|
    |t_V_fu_84                      |   9|          2|    2|          4|
    |x_idx_V_flag_0_fu_96           |  14|          3|    1|          3|
    |x_idx_V_new_0_fu_92            |   9|          2|   21|         42|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  91|         20|   90|        202|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_V_fu_80                |  21|   0|   21|          0|
    |icmp_ln1064_reg_419      |   1|   0|    1|          0|
    |reg_191                  |  21|   0|   21|          0|
    |t_V_1_fu_88              |  21|   0|   21|          0|
    |t_V_fu_84                |   2|   0|    2|          0|
    |t_V_load_reg_410         |   2|   0|    2|          0|
    |x_idx_V_flag_0_fu_96     |   1|   0|    1|          0|
    |x_idx_V_new_0_fu_92      |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  94|   0|   94|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  interleave_manual_seq_Pipeline_LOAD|  return value|
|x_idx_V_load               |   in|   21|     ap_none|                         x_idx_V_load|        scalar|
|x_sel_V_load               |   in|    2|     ap_none|                         x_sel_V_load|        scalar|
|x_in_Addr_A                |  out|   32|        bram|                                 x_in|         array|
|x_in_EN_A                  |  out|    1|        bram|                                 x_in|         array|
|x_in_WEN_A                 |  out|    1|        bram|                                 x_in|         array|
|x_in_Din_A                 |  out|    8|        bram|                                 x_in|         array|
|x_in_Dout_A                |   in|    8|        bram|                                 x_in|         array|
|x_idx_V_flag_0_out         |  out|    1|      ap_vld|                   x_idx_V_flag_0_out|       pointer|
|x_idx_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|                   x_idx_V_flag_0_out|       pointer|
|x_idx_V_new_0_out          |  out|   21|      ap_vld|                    x_idx_V_new_0_out|       pointer|
|x_idx_V_new_0_out_ap_vld   |  out|    1|      ap_vld|                    x_idx_V_new_0_out|       pointer|
|t_V_out                    |  out|    2|      ap_vld|                              t_V_out|       pointer|
|t_V_out_ap_vld             |  out|    1|      ap_vld|                              t_V_out|       pointer|
|x_x0_V_address0            |  out|   19|   ap_memory|                               x_x0_V|         array|
|x_x0_V_ce0                 |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_we0                 |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_d0                  |  out|    8|   ap_memory|                               x_x0_V|         array|
|x_x1_V_address0            |  out|   19|   ap_memory|                               x_x1_V|         array|
|x_x1_V_ce0                 |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_we0                 |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_d0                  |  out|    8|   ap_memory|                               x_x1_V|         array|
|x_x2_V_address0            |  out|   19|   ap_memory|                               x_x2_V|         array|
|x_x2_V_ce0                 |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_we0                 |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_d0                  |  out|    8|   ap_memory|                               x_x2_V|         array|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_idx_V_new_0 = alloca i32 1"   --->   Operation 8 'alloca' 'x_idx_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0 = alloca i32 1"   --->   Operation 9 'alloca' 'x_idx_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_sel_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_V_load"   --->   Operation 14 'read' 'x_sel_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_idx_V_load_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %x_idx_V_load"   --->   Operation 15 'read' 'x_idx_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %x_idx_V_flag_0"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln0 = store i21 %x_idx_V_load_read, i21 %t_V_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 %x_sel_V_load_read, i2 %t_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../../src/interleave_manual_seq.cpp:20]   --->   Operation 21 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "%icmp_ln20 = icmp_eq  i21 %i_V_1, i21 1228800" [../../src/interleave_manual_seq.cpp:20]   --->   Operation 22 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%i = add i21 %i_V_1, i21 1" [../../src/interleave_manual_seq.cpp:20]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split, void %.loopexit.loopexit.exitStub" [../../src/interleave_manual_seq.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_V_load = load i2 %t_V"   --->   Operation 26 'load' 't_V_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 27 'zext' 'zext_ln587' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln587"   --->   Operation 28 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%x_in_load = load i21 %x_in_addr"   --->   Operation 29 'load' 'x_in_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%add_ln885 = add i2 %t_V_load, i2 1"   --->   Operation 30 'add' 'add_ln885' <Predicate = (!icmp_ln20)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.72ns)   --->   "%switch_ln13 = switch i2 %t_V_load, void %.split._crit_edge, i2 0, void, i2 1, void, i2 2, void" [../../src/./write_mem_seq.hpp:13]   --->   Operation 31 'switch' 'switch_ln13' <Predicate = (!icmp_ln20)> <Delay = 0.72>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_V_1_load = load i21 %t_V_1"   --->   Operation 32 'load' 't_V_1_load' <Predicate = (!icmp_ln20 & t_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.90ns)   --->   "%add_ln885_1 = add i21 %t_V_1_load, i21 1"   --->   Operation 33 'add' 'add_ln885_1' <Predicate = (!icmp_ln20 & t_V_load == 2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln22 = store i1 1, i1 %x_idx_V_flag_0" [../../src/./write_mem_seq.hpp:22]   --->   Operation 34 'store' 'store_ln22' <Predicate = (!icmp_ln20 & t_V_load == 2)> <Delay = 0.47>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln22 = store i21 %add_ln885_1, i21 %x_idx_V_new_0" [../../src/./write_mem_seq.hpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = (!icmp_ln20 & t_V_load == 2)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln22 = store i21 %add_ln885_1, i21 %t_V_1" [../../src/./write_mem_seq.hpp:22]   --->   Operation 36 'store' 'store_ln22' <Predicate = (!icmp_ln20 & t_V_load == 2)> <Delay = 0.47>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%t_V_1_load_2 = load i21 %t_V_1"   --->   Operation 37 'load' 't_V_1_load_2' <Predicate = (!icmp_ln20 & t_V_load == 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i21 %t_V_1"   --->   Operation 38 'load' 't_V_1_load_1' <Predicate = (!icmp_ln20 & t_V_load == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V_1_load_3 = load i21 %t_V_1" [../../src/./write_mem_seq.hpp:25]   --->   Operation 39 'load' 't_V_1_load_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.06ns)   --->   "%icmp_ln1064 = icmp_eq  i21 %t_V_1_load_3, i21 409600"   --->   Operation 40 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln20)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln25_1 = select i1 %icmp_ln1064, i21 0, i21 %t_V_1_load_3" [../../src/./write_mem_seq.hpp:25]   --->   Operation 41 'select' 'select_ln25_1' <Predicate = (!icmp_ln20)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%icmp_ln1064_1 = icmp_eq  i2 %add_ln885, i2 3"   --->   Operation 42 'icmp' 'icmp_ln1064_1' <Predicate = (!icmp_ln20)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.17ns)   --->   "%select_ln26 = select i1 %icmp_ln1064_1, i2 0, i2 %add_ln885" [../../src/./write_mem_seq.hpp:26]   --->   Operation 43 'select' 'select_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%store_ln25 = store i21 %select_ln25_1, i21 %t_V_1" [../../src/./write_mem_seq.hpp:25]   --->   Operation 44 'store' 'store_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.47>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln26 = store i2 %select_ln26, i2 %t_V" [../../src/./write_mem_seq.hpp:26]   --->   Operation 45 'store' 'store_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln20 = store i21 %i, i21 %i_V" [../../src/interleave_manual_seq.cpp:20]   --->   Operation 46 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i2 %t_V"   --->   Operation 69 'load' 't_V_load_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load = load i21 %x_idx_V_new_0"   --->   Operation 70 'load' 'x_idx_V_new_0_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load = load i1 %x_idx_V_flag_0"   --->   Operation 71 'load' 'x_idx_V_flag_0_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_idx_V_flag_0_out, i1 %x_idx_V_flag_0_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %x_idx_V_new_0_out, i21 %x_idx_V_new_0_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %t_V_out, i2 %t_V_load_1"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 47 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 48 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (1.23ns)   --->   "%x_in_load = load i21 %x_in_addr"   --->   Operation 49 'load' 'x_in_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i21 %t_V_1_load"   --->   Operation 50 'zext' 'zext_ln587_3' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_3" [../../src/./write_mem_seq.hpp:21]   --->   Operation 51 'getelementptr' 'x_x2_V_addr' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %x_in_load, i19 %x_x2_V_addr" [../../src/./write_mem_seq.hpp:21]   --->   Operation 52 'store' 'store_ln21' <Predicate = (t_V_load == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split._crit_edge" [../../src/./write_mem_seq.hpp:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i21 %t_V_1_load_2"   --->   Operation 54 'zext' 'zext_ln587_2' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_2" [../../src/./write_mem_seq.hpp:18]   --->   Operation 55 'getelementptr' 'x_x1_V_addr' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln18 = store i8 %x_in_load, i19 %x_x1_V_addr" [../../src/./write_mem_seq.hpp:18]   --->   Operation 56 'store' 'store_ln18' <Predicate = (t_V_load == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln19 = br void %.split._crit_edge" [../../src/./write_mem_seq.hpp:19]   --->   Operation 57 'br' 'br_ln19' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i21 %t_V_1_load_1"   --->   Operation 58 'zext' 'zext_ln587_1' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_1" [../../src/./write_mem_seq.hpp:15]   --->   Operation 59 'getelementptr' 'x_x0_V_addr' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln15 = store i8 %x_in_load, i19 %x_x0_V_addr" [../../src/./write_mem_seq.hpp:15]   --->   Operation 60 'store' 'store_ln15' <Predicate = (t_V_load == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split._crit_edge" [../../src/./write_mem_seq.hpp:16]   --->   Operation 61 'br' 'br_ln16' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load_1 = load i21 %x_idx_V_new_0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 62 'load' 'x_idx_V_new_0_load_1' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load_1 = load i1 %x_idx_V_flag_0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 63 'load' 'x_idx_V_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.28ns)   --->   "%or_ln25 = or i1 %icmp_ln1064, i1 %x_idx_V_flag_0_load_1" [../../src/./write_mem_seq.hpp:25]   --->   Operation 64 'or' 'or_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.35ns)   --->   "%select_ln25 = select i1 %icmp_ln1064, i21 0, i21 %x_idx_V_new_0_load_1" [../../src/./write_mem_seq.hpp:25]   --->   Operation 65 'select' 'select_ln25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.47ns)   --->   "%store_ln25 = store i1 %or_ln25, i1 %x_idx_V_flag_0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = true> <Delay = 0.47>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln25 = store i21 %select_ln25, i21 %x_idx_V_new_0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_idx_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ x_idx_V_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_idx_V_new_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                   (alloca           ) [ 0110]
t_V                   (alloca           ) [ 0110]
t_V_1                 (alloca           ) [ 0110]
x_idx_V_new_0         (alloca           ) [ 0111]
x_idx_V_flag_0        (alloca           ) [ 0111]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
x_sel_V_load_read     (read             ) [ 0000]
x_idx_V_load_read     (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_V_1                 (load             ) [ 0000]
icmp_ln20             (icmp             ) [ 0110]
empty                 (speclooptripcount) [ 0000]
i                     (add              ) [ 0000]
br_ln20               (br               ) [ 0000]
t_V_load              (load             ) [ 0111]
zext_ln587            (zext             ) [ 0000]
x_in_addr             (getelementptr    ) [ 0101]
add_ln885             (add              ) [ 0000]
switch_ln13           (switch           ) [ 0000]
t_V_1_load            (load             ) [ 0101]
add_ln885_1           (add              ) [ 0000]
store_ln22            (store            ) [ 0000]
store_ln22            (store            ) [ 0000]
store_ln22            (store            ) [ 0000]
t_V_1_load_2          (load             ) [ 0101]
t_V_1_load_1          (load             ) [ 0101]
t_V_1_load_3          (load             ) [ 0000]
icmp_ln1064           (icmp             ) [ 0101]
select_ln25_1         (select           ) [ 0000]
icmp_ln1064_1         (icmp             ) [ 0000]
select_ln26           (select           ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
store_ln20            (store            ) [ 0000]
specpipeline_ln321    (specpipeline     ) [ 0000]
specloopname_ln321    (specloopname     ) [ 0000]
x_in_load             (load             ) [ 0000]
zext_ln587_3          (zext             ) [ 0000]
x_x2_V_addr           (getelementptr    ) [ 0000]
store_ln21            (store            ) [ 0000]
br_ln22               (br               ) [ 0000]
zext_ln587_2          (zext             ) [ 0000]
x_x1_V_addr           (getelementptr    ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln19               (br               ) [ 0000]
zext_ln587_1          (zext             ) [ 0000]
x_x0_V_addr           (getelementptr    ) [ 0000]
store_ln15            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
x_idx_V_new_0_load_1  (load             ) [ 0000]
x_idx_V_flag_0_load_1 (load             ) [ 0000]
or_ln25               (or               ) [ 0000]
select_ln25           (select           ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
t_V_load_1            (load             ) [ 0000]
x_idx_V_new_0_load    (load             ) [ 0000]
x_idx_V_flag_0_load   (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_idx_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_sel_V_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_idx_V_flag_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_idx_V_new_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_new_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="t_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="t_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="t_V_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_idx_V_new_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_idx_V_flag_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_sel_V_load_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_V_load_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_idx_V_load_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="21" slack="0"/>
<pin id="108" dir="0" index="1" bw="21" slack="0"/>
<pin id="109" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_idx_V_load_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="21" slack="0"/>
<pin id="122" dir="0" index="2" bw="21" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="0" index="2" bw="2" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_in_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="21" slack="0"/>
<pin id="137" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_x2_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="21" slack="0"/>
<pin id="150" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln21_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="19" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_x1_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="21" slack="0"/>
<pin id="164" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln18_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="19" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_x0_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="21" slack="0"/>
<pin id="178" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln15_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="21" slack="1"/>
<pin id="190" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/2 t_V_1_load_2/2 t_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="21" slack="1"/>
<pin id="193" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_load t_V_1_load_2 t_V_1_load_1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="21" slack="0"/>
<pin id="202" dir="0" index="1" bw="21" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="21" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_V_1_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="21" slack="1"/>
<pin id="217" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln20_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="21" slack="0"/>
<pin id="220" dir="0" index="1" bw="21" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="21" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="t_V_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln587_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="21" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln885_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln885_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="21" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln22_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln22_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="21" slack="0"/>
<pin id="257" dir="0" index="1" bw="21" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln22_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="21" slack="0"/>
<pin id="262" dir="0" index="1" bw="21" slack="1"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="t_V_1_load_3_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="21" slack="1"/>
<pin id="267" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln1064_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="21" slack="0"/>
<pin id="270" dir="0" index="1" bw="21" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln25_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="21" slack="0"/>
<pin id="277" dir="0" index="2" bw="21" slack="0"/>
<pin id="278" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln1064_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln26_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln25_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="21" slack="0"/>
<pin id="298" dir="0" index="1" bw="21" slack="1"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln26_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln20_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="21" slack="0"/>
<pin id="308" dir="0" index="1" bw="21" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln587_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="21" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln587_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="21" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln587_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="21" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="x_idx_V_new_0_load_1_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="21" slack="2"/>
<pin id="328" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="x_idx_V_flag_0_load_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2"/>
<pin id="331" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln25_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln25_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="21" slack="0"/>
<pin id="340" dir="0" index="2" bw="21" slack="0"/>
<pin id="341" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln25_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="2"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln25_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="21" slack="0"/>
<pin id="351" dir="0" index="1" bw="21" slack="2"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="t_V_load_1_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="1"/>
<pin id="356" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="x_idx_V_new_0_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="21" slack="1"/>
<pin id="360" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="x_idx_V_flag_0_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_V_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="21" slack="0"/>
<pin id="368" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="t_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="t_V_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="21" slack="0"/>
<pin id="383" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="x_idx_V_new_0_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="21" slack="1"/>
<pin id="392" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0 "/>
</bind>
</comp>

<comp id="398" class="1005" name="x_idx_V_flag_0_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0 "/>
</bind>
</comp>

<comp id="410" class="1005" name="t_V_load_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="x_in_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="21" slack="1"/>
<pin id="416" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln1064_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="140" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="140" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="106" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="100" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="188" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="244" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="244" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="265" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="238" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="238" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="274" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="288" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="224" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="191" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="319"><net_src comp="191" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="324"><net_src comp="191" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="326" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="337" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="369"><net_src comp="80" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="376"><net_src comp="84" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="384"><net_src comp="88" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="393"><net_src comp="92" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="401"><net_src comp="96" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="413"><net_src comp="230" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="133" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="422"><net_src comp="268" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="337" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: x_idx_V_flag_0_out | {2 }
	Port: x_idx_V_new_0_out | {2 }
	Port: t_V_out | {2 }
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
 - Input state : 
	Port: interleave_manual_seq_Pipeline_LOAD : x_idx_V_load | {1 }
	Port: interleave_manual_seq_Pipeline_LOAD : x_sel_V_load | {1 }
	Port: interleave_manual_seq_Pipeline_LOAD : x_in | {2 3 }
	Port: interleave_manual_seq_Pipeline_LOAD : x_x0_V | {}
	Port: interleave_manual_seq_Pipeline_LOAD : x_x1_V | {}
	Port: interleave_manual_seq_Pipeline_LOAD : x_x2_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln587 : 1
		x_in_addr : 2
		x_in_load : 3
		add_ln885 : 1
		switch_ln13 : 1
		add_ln885_1 : 1
		store_ln22 : 2
		store_ln22 : 2
		icmp_ln1064 : 1
		select_ln25_1 : 2
		icmp_ln1064_1 : 2
		select_ln26 : 3
		store_ln25 : 3
		store_ln26 : 4
		store_ln20 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		x_x2_V_addr : 1
		store_ln21 : 2
		x_x1_V_addr : 1
		store_ln18 : 2
		x_x0_V_addr : 1
		store_ln15 : 2
		or_ln25 : 1
		select_ln25 : 1
		store_ln25 : 1
		store_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_224           |    0    |    28   |
|    add   |        add_ln885_fu_238       |    0    |    9    |
|          |       add_ln885_1_fu_244      |    0    |    28   |
|----------|-------------------------------|---------|---------|
|          |      select_ln25_1_fu_274     |    0    |    20   |
|  select  |       select_ln26_fu_288      |    0    |    2    |
|          |       select_ln25_fu_337      |    0    |    20   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln20_fu_218       |    0    |    15   |
|   icmp   |       icmp_ln1064_fu_268      |    0    |    15   |
|          |      icmp_ln1064_1_fu_282     |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln25_fu_332        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   | x_sel_V_load_read_read_fu_100 |    0    |    0    |
|          | x_idx_V_load_read_read_fu_106 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_112    |    0    |    0    |
|   write  |     write_ln0_write_fu_119    |    0    |    0    |
|          |     write_ln0_write_fu_126    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln587_fu_233       |    0    |    0    |
|   zext   |      zext_ln587_3_fu_311      |    0    |    0    |
|          |      zext_ln587_2_fu_316      |    0    |    0    |
|          |      zext_ln587_1_fu_321      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   147   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_V_reg_366     |   21   |
|  icmp_ln1064_reg_419 |    1   |
|        reg_191       |   21   |
|     t_V_1_reg_381    |   21   |
|   t_V_load_reg_410   |    2   |
|      t_V_reg_373     |    2   |
|x_idx_V_flag_0_reg_398|    1   |
| x_idx_V_new_0_reg_390|   21   |
|   x_in_addr_reg_414  |   21   |
+----------------------+--------+
|         Total        |   111  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   111  |   156  |
+-----------+--------+--------+--------+
