{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 21:51:49 2014 " "Info: Processing started: Thu Mar 13 21:51:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab3 -c g23_lab3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab3 -c g23_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_earth_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_earth_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_earth_timer-alpha " "Info: Found design unit 1: g23_earth_timer-alpha" {  } { { "g23_earth_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_earth_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_earth_timer " "Info: Found entity 1: g23_earth_timer" {  } { { "g23_earth_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_earth_timer.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_mars_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_mars_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_mars_timer-alpha " "Info: Found design unit 1: g23_mars_timer-alpha" {  } { { "g23_mars_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_mars_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_mars_timer " "Info: Found entity 1: g23_mars_timer" {  } { { "g23_mars_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_mars_timer.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_timer_test_bed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_timer_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_timer_test_bed-alpha " "Info: Found design unit 1: g23_timer_test_bed-alpha" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_timer_test_bed " "Info: Found entity 1: g23_timer_test_bed" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_count_to_59.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_count_to_59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_count_to_59-alpha " "Info: Found design unit 1: g23_count_to_59-alpha" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_count_to_59 " "Info: Found entity 1: g23_count_to_59" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g23_timer_test_bed " "Info: Elaborating entity \"g23_timer_test_bed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug g23_timer_test_bed.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at g23_timer_test_bed.vhd(31): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_basic_timer g23_basic_timer:timer " "Info: Elaborating entity \"g23_basic_timer\" for hierarchy \"g23_basic_timer:timer\"" {  } { { "g23_timer_test_bed.vhd" "timer" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_generic_timer g23_basic_timer:timer\|g23_generic_timer:earth " "Info: Elaborating entity \"g23_generic_timer\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\"" {  } { { "g23_basic_timer.vhd" "earth" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "counter" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8fl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fl " "Info: Found entity 1: cntr_8fl" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8fl g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated " "Info: Elaborating entity \"cntr_8fl\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_generic_timer g23_basic_timer:timer\|g23_generic_timer:mars " "Info: Elaborating entity \"g23_generic_timer\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:mars\"" {  } { { "g23_basic_timer.vhd" "mars" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "counter" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_count_to_59 g23_count_to_59:earth_counter " "Info: Elaborating entity \"g23_count_to_59\" for hierarchy \"g23_count_to_59:earth_counter\"" {  } { { "g23_timer_test_bed.vhd" "earth_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\"" {  } { { "g23_count_to_59.vhd" "count_to_9" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9 " "Info: Elaborated megafunction instantiation \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\"" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 47 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9 " "Info: Instantiated megafunction \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 10 " "Info: Parameter \"LPM_MODULUS\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 47 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5bi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5bi " "Info: Found entity 1: cntr_5bi" {  } { { "db/cntr_5bi.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_5bi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5bi g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\|cntr_5bi:auto_generated " "Info: Elaborating entity \"cntr_5bi\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\|cntr_5bi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8cc g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\|cntr_5bi:auto_generated\|cmpr_8cc:cmpr2 " "Info: Elaborating entity \"cmpr_8cc\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_9\|cntr_5bi:auto_generated\|cmpr_8cc:cmpr2\"" {  } { { "db/cntr_5bi.tdf" "cmpr2" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_5bi.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\"" {  } { { "g23_count_to_59.vhd" "count_to_5" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5 " "Info: Elaborated megafunction instantiation \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\"" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5 " "Info: Instantiated megafunction \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 6 " "Info: Parameter \"LPM_MODULUS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gui g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\|cntr_gui:auto_generated " "Info: Elaborating entity \"cntr_gui\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\|cntr_gui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Info: Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\|cntr_gui:auto_generated\|cmpr_7cc:cmpr3 " "Info: Elaborating entity \"cmpr_7cc\" for hierarchy \"g23_count_to_59:earth_counter\|LPM_COUNTER:count_to_5\|cntr_gui:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_gui.tdf" "cmpr3" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_7_segment_decoder g23_7_segment_decoder:earth_msd " "Info: Elaborating entity \"g23_7_segment_decoder\" for hierarchy \"g23_7_segment_decoder:earth_msd\"" {  } { { "g23_timer_test_bed.vhd" "earth_msd" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "debug GND " "Warning (13410): Pin \"debug\" is stuck at GND" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Info: Implemented 157 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 21:51:51 2014 " "Info: Processing ended: Thu Mar 13 21:51:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 21:51:55 2014 " "Info: Processing started: Thu Mar 13 21:51:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g23_lab3 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g23_lab3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Critical Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[0\] " "Info: Pin earth_5_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[0] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[1\] " "Info: Pin earth_5_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[1] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[2\] " "Info: Pin earth_5_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[2] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[3\] " "Info: Pin earth_5_led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[3] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[4\] " "Info: Pin earth_5_led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[4] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[5\] " "Info: Pin earth_5_led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[5] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_5_led\[6\] " "Info: Pin earth_5_led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_5_led[6] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_5_led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[0\] " "Info: Pin earth_9_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[0] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[1\] " "Info: Pin earth_9_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[1] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[2\] " "Info: Pin earth_9_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[2] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[3\] " "Info: Pin earth_9_led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[3] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[4\] " "Info: Pin earth_9_led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[4] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[5\] " "Info: Pin earth_9_led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[5] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "earth_9_led\[6\] " "Info: Pin earth_9_led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { earth_9_led[6] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { earth_9_led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[0\] " "Info: Pin mars_5_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[0] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[1\] " "Info: Pin mars_5_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[1] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[2\] " "Info: Pin mars_5_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[2] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[3\] " "Info: Pin mars_5_led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[3] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[4\] " "Info: Pin mars_5_led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[4] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[5\] " "Info: Pin mars_5_led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[5] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_5_led\[6\] " "Info: Pin mars_5_led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_5_led[6] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_5_led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[0\] " "Info: Pin mars_9_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[0] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[1\] " "Info: Pin mars_9_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[1] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[2\] " "Info: Pin mars_9_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[2] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[3\] " "Info: Pin mars_9_led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[3] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[4\] " "Info: Pin mars_9_led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[4] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[5\] " "Info: Pin mars_9_led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[5] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mars_9_led\[6\] " "Info: Pin mars_9_led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { mars_9_led[6] } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mars_9_led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug " "Info: Pin debug not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { debug } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0  " "Info: Automatically promoted node g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:earth\|sload " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:earth\|sload" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0  " "Info: Automatically promoted node g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|sload " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:mars\|sload" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:earth\|sload " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:earth\|sload" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|sload " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:mars\|sload" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab3/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 1 29 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 1 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.708 ns register register " "Info: Estimated most critical path is register to register delay of 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] 1 REG LAB_X47_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y16; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.322 ns) 1.933 ns g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0 2 COMB LAB_X42_Y15 1 " "Info: 2: + IC(1.611 ns) + CELL(0.322 ns) = 1.933 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.933 ns" { g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] g23_basic_timer:timer|g23_generic_timer:earth|Equal0~0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.512 ns) 3.770 ns g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~4 3 COMB LAB_X47_Y16 1 " "Info: 3: + IC(1.325 ns) + CELL(0.512 ns) = 3.770 ns; Loc. = LAB_X47_Y16; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.837 ns" { g23_basic_timer:timer|g23_generic_timer:earth|Equal0~0 g23_basic_timer:timer|g23_generic_timer:earth|Equal0~4 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 4.413 ns g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0 4 COMB LAB_X47_Y16 2 " "Info: 4: + IC(0.131 ns) + CELL(0.512 ns) = 4.413 ns; Loc. = LAB_X47_Y16; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.643 ns" { g23_basic_timer:timer|g23_generic_timer:earth|Equal0~4 g23_basic_timer:timer|g23_generic_timer:earth|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 5.089 ns g23_basic_timer:timer\|g23_generic_timer:earth\|sload 5 COMB LAB_X47_Y16 40 " "Info: 5: + IC(0.131 ns) + CELL(0.545 ns) = 5.089 ns; Loc. = LAB_X47_Y16; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g23_basic_timer:timer|g23_generic_timer:earth|Equal0 g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.740 ns) 6.708 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] 6 REG LAB_X47_Y18 3 " "Info: 6: + IC(0.879 ns) + CELL(0.740 ns) = 6.708 ns; Loc. = LAB_X47_Y18; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.619 ns" { g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 39.22 % ) " "Info: Total cell delay = 2.631 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 60.78 % ) " "Info: Total interconnect delay = 4.077 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.708 ns" { g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] g23_basic_timer:timer|g23_generic_timer:earth|Equal0~0 g23_basic_timer:timer|g23_generic_timer:earth|Equal0~4 g23_basic_timer:timer|g23_generic_timer:earth|Equal0 g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Warning: Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[0\] 0 " "Info: Pin \"earth_5_led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[1\] 0 " "Info: Pin \"earth_5_led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[2\] 0 " "Info: Pin \"earth_5_led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[3\] 0 " "Info: Pin \"earth_5_led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[4\] 0 " "Info: Pin \"earth_5_led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[5\] 0 " "Info: Pin \"earth_5_led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_5_led\[6\] 0 " "Info: Pin \"earth_5_led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[0\] 0 " "Info: Pin \"earth_9_led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[1\] 0 " "Info: Pin \"earth_9_led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[2\] 0 " "Info: Pin \"earth_9_led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[3\] 0 " "Info: Pin \"earth_9_led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[4\] 0 " "Info: Pin \"earth_9_led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[5\] 0 " "Info: Pin \"earth_9_led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "earth_9_led\[6\] 0 " "Info: Pin \"earth_9_led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[0\] 0 " "Info: Pin \"mars_5_led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[1\] 0 " "Info: Pin \"mars_5_led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[2\] 0 " "Info: Pin \"mars_5_led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[3\] 0 " "Info: Pin \"mars_5_led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[4\] 0 " "Info: Pin \"mars_5_led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[5\] 0 " "Info: Pin \"mars_5_led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_5_led\[6\] 0 " "Info: Pin \"mars_5_led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[0\] 0 " "Info: Pin \"mars_9_led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[1\] 0 " "Info: Pin \"mars_9_led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[2\] 0 " "Info: Pin \"mars_9_led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[3\] 0 " "Info: Pin \"mars_9_led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[4\] 0 " "Info: Pin \"mars_9_led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[5\] 0 " "Info: Pin \"mars_9_led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mars_9_led\[6\] 0 " "Info: Pin \"mars_9_led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug 0 " "Info: Pin \"debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cdesal/github/digital-system-design/lab3/g23_lab3.fit.smsg " "Info: Generated suppressed messages file C:/Users/cdesal/github/digital-system-design/lab3/g23_lab3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 21:51:58 2014 " "Info: Processing ended: Thu Mar 13 21:51:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 21:52:02 2014 " "Info: Processing started: Thu Mar 13 21:52:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 21:52:03 2014 " "Info: Processing ended: Thu Mar 13 21:52:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 21:52:07 2014 " "Info: Processing started: Thu Mar 13 21:52:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "100 " "Warning: Found 100 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] register g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 163.56 MHz 6.114 ns Internal " "Info: Clock \"clk\" has Internal fmax of 163.56 MHz between source register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" and destination register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" (period= 6.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.855 ns + Longest register register " "Info: + Longest register to register delay is 5.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 1 REG LCFF_X44_Y14_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 1.662 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 2 COMB LCCOMB_X45_Y15_N28 1 " "Info: 2: + IC(1.212 ns) + CELL(0.450 ns) = 1.662 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 2.988 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 3 COMB LCCOMB_X44_Y13_N26 1 " "Info: 3: + IC(0.835 ns) + CELL(0.491 ns) = 2.988 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 3.777 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 4 COMB LCCOMB_X44_Y13_N28 2 " "Info: 4: + IC(0.298 ns) + CELL(0.491 ns) = 3.777 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 4.257 ns g23_basic_timer:timer\|g23_generic_timer:mars\|sload 5 COMB LCCOMB_X44_Y13_N24 40 " "Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 4.257 ns; Loc. = LCCOMB_X44_Y13_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.480 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.740 ns) 5.855 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 6 REG LCFF_X44_Y15_N17 3 " "Info: 6: + IC(0.858 ns) + CELL(0.740 ns) = 5.855 ns; Loc. = LCFF_X44_Y15_N17; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 40.14 % ) " "Info: Total cell delay = 2.350 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.505 ns ( 59.86 % ) " "Info: Total interconnect delay = 3.505 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 1.212ns 0.835ns 0.298ns 0.302ns 0.858ns } { 0.000ns 0.450ns 0.491ns 0.491ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.005 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.602 ns) 3.005 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 2 REG LCFF_X44_Y15_N17 3 " "Info: 2: + IC(1.539 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X44_Y15_N17; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.141 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.79 % ) " "Info: Total cell delay = 1.466 ns ( 48.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 51.21 % ) " "Info: Total interconnect delay = 1.539 ns ( 51.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.025 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.602 ns) 3.025 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.602 ns) = 3.025 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.161 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.46 % ) " "Info: Total cell delay = 1.466 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.559 ns ( 51.54 % ) " "Info: Total interconnect delay = 1.559 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 1.212ns 0.835ns 0.298ns 0.302ns 0.858ns } { 0.000ns 0.450ns 0.491ns 0.491ns 0.178ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] clk 1.597 ns " "Info: Found hold time violation between source  pin or register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" and destination pin or register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" for clock \"clk\" (Hold time is 1.597 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.042 ns + Largest " "Info: + Largest clock skew is 2.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.302 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.302 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.438 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 4.964 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 3 COMB LCCOMB_X45_Y15_N28 1 " "Info: 3: + IC(1.212 ns) + CELL(0.450 ns) = 4.964 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 6.290 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 4 COMB LCCOMB_X44_Y13_N26 1 " "Info: 4: + IC(0.835 ns) + CELL(0.491 ns) = 6.290 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 7.079 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 5 COMB LCCOMB_X44_Y13_N28 2 " "Info: 5: + IC(0.298 ns) + CELL(0.491 ns) = 7.079 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 8.553 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 6 COMB CLKCTRL_G5 7 " "Info: 6: + IC(1.474 ns) + CELL(0.000 ns) = 8.553 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 10.149 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 7 REG LCFF_X16_Y25_N25 8 " "Info: 7: + IC(0.994 ns) + CELL(0.602 ns) = 10.149 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 37.22 % ) " "Info: Total cell delay = 3.777 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 62.78 % ) " "Info: Total interconnect delay = 6.372 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.107 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.879 ns) 3.282 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] 2 REG LCFF_X44_Y15_N13 3 " "Info: 2: + IC(1.539 ns) + CELL(0.879 ns) = 3.282 ns; Loc. = LCFF_X44_Y15_N13; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.418 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.177 ns) 3.824 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11 3 COMB LCCOMB_X44_Y15_N0 1 " "Info: 3: + IC(0.365 ns) + CELL(0.177 ns) = 3.824 ns; Loc. = LCCOMB_X44_Y15_N0; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.542 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.322 ns) 5.037 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 4 COMB LCCOMB_X44_Y13_N28 2 " "Info: 4: + IC(0.891 ns) + CELL(0.322 ns) = 5.037 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.213 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 6.511 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 5 COMB CLKCTRL_G5 7 " "Info: 5: + IC(1.474 ns) + CELL(0.000 ns) = 6.511 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 8.107 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 6 REG LCFF_X16_Y25_N25 8 " "Info: 6: + IC(0.994 ns) + CELL(0.602 ns) = 8.107 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.844 ns ( 35.08 % ) " "Info: Total cell delay = 2.844 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.263 ns ( 64.92 % ) " "Info: Total interconnect delay = 5.263 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 1 REG LCFF_X16_Y25_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|trigger_mux_w\[1\]~0 2 COMB LCCOMB_X16_Y25_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X16_Y25_N24; Fanout = 1; COMB Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|trigger_mux_w\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.358 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 55 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 3 REG LCFF_X16_Y25_N25 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] reset clk 2.446 ns register " "Info: tsu for register \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is 2.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.377 ns + Longest pin register " "Info: + Longest pin to register delay is 5.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(0.513 ns) 3.788 ns g23_basic_timer:timer\|g23_generic_timer:earth\|sload 2 COMB LCCOMB_X47_Y16_N24 40 " "Info: 2: + IC(2.249 ns) + CELL(0.513 ns) = 3.788 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.762 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.740 ns) 5.377 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] 3 REG LCFF_X47_Y18_N11 3 " "Info: 3: + IC(0.849 ns) + CELL(0.740 ns) = 5.377 ns; Loc. = LCFF_X47_Y18_N11; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.279 ns ( 42.38 % ) " "Info: Total cell delay = 2.279 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.098 ns ( 57.62 % ) " "Info: Total interconnect delay = 3.098 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.377 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.377 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:earth|sload {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.249ns 0.849ns } { 0.000ns 1.026ns 0.513ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.893 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.602 ns) 2.893 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] 2 REG LCFF_X47_Y18_N11 3 " "Info: 2: + IC(1.427 ns) + CELL(0.602 ns) = 2.893 ns; Loc. = LCFF_X47_Y18_N11; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.029 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.67 % ) " "Info: Total cell delay = 1.466 ns ( 50.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 49.33 % ) " "Info: Total interconnect delay = 1.427 ns ( 49.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.377 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.377 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:earth|sload {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.249ns 0.849ns } { 0.000ns 1.026ns 0.513ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mars_5_led\[1\] g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 17.785 ns register " "Info: tco from clock \"clk\" to destination pin \"mars_5_led\[1\]\" through register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" is 17.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.302 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.302 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.438 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 4.964 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 3 COMB LCCOMB_X45_Y15_N28 1 " "Info: 3: + IC(1.212 ns) + CELL(0.450 ns) = 4.964 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 6.290 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 4 COMB LCCOMB_X44_Y13_N26 1 " "Info: 4: + IC(0.835 ns) + CELL(0.491 ns) = 6.290 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 7.079 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 5 COMB LCCOMB_X44_Y13_N28 2 " "Info: 5: + IC(0.298 ns) + CELL(0.491 ns) = 7.079 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 8.553 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 6 COMB CLKCTRL_G5 7 " "Info: 6: + IC(1.474 ns) + CELL(0.000 ns) = 8.553 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 10.149 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 7 REG LCFF_X16_Y25_N25 8 " "Info: 7: + IC(0.994 ns) + CELL(0.602 ns) = 10.149 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 37.22 % ) " "Info: Total cell delay = 3.777 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 62.78 % ) " "Info: Total interconnect delay = 6.372 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.359 ns + Longest register pin " "Info: + Longest register to pin delay is 7.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 1 REG LCFF_X16_Y25_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.483 ns) 1.127 ns g23_7_segment_decoder:mars_tens_display\|Mux6~0 2 COMB LCCOMB_X15_Y25_N20 1 " "Info: 2: + IC(0.644 ns) + CELL(0.483 ns) = 1.127 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 1; COMB Node = 'g23_7_segment_decoder:mars_tens_display\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(2.986 ns) 7.359 ns mars_5_led\[1\] 3 PIN PIN_U10 0 " "Info: 3: + IC(3.246 ns) + CELL(2.986 ns) = 7.359 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'mars_5_led\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.232 ns" { g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.469 ns ( 47.14 % ) " "Info: Total cell delay = 3.469 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 52.86 % ) " "Info: Total interconnect delay = 3.890 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_7_segment_decoder:mars_tens_display|Mux6~0 {} mars_5_led[1] {} } { 0.000ns 0.644ns 3.246ns } { 0.000ns 0.483ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_7_segment_decoder:mars_tens_display|Mux6~0 {} mars_5_led[1] {} } { 0.000ns 0.644ns 3.246ns } { 0.000ns 0.483ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] reset clk -0.908 ns register " "Info: th for register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.053 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.602 ns) 3.053 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] 2 REG LCFF_X44_Y13_N19 3 " "Info: 2: + IC(1.587 ns) + CELL(0.602 ns) = 3.053 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.02 % ) " "Info: Total cell delay = 1.466 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.587 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.053 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.587ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.247 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.319 ns) 3.226 ns g23_basic_timer:timer\|g23_generic_timer:mars\|sload 2 COMB LCCOMB_X44_Y13_N24 40 " "Info: 2: + IC(1.881 ns) + CELL(0.319 ns) = 3.226 ns; Loc. = LCCOMB_X44_Y13_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.200 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.740 ns) 4.247 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] 3 REG LCFF_X44_Y13_N19 3 " "Info: 3: + IC(0.281 ns) + CELL(0.740 ns) = 4.247 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.021 ns" { g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.085 ns ( 49.09 % ) " "Info: Total cell delay = 2.085 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.162 ns ( 50.91 % ) " "Info: Total interconnect delay = 2.162 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.247 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.247 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.881ns 0.281ns } { 0.000ns 1.026ns 0.319ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.053 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.587ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.247 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.247 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.881ns 0.281ns } { 0.000ns 1.026ns 0.319ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 21:52:07 2014 " "Info: Processing ended: Thu Mar 13 21:52:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
