# parsilogpy
basic python Verilog HDL parser to organize signal + port info
