-DINIT_STDBY_RAM
-DARMCM7_SP
-DSINTRAM
-DDISABLE_MACL_INTERMODULE_ASR_CHECK
-DS32K3XX
-DS32K324
-DGCC
-DAUTOSAR_OS_NOT_USE
-DEU_DISABLE_ANSILIB_CALLS
-DUSE_SW_VECTOR_MODE
-DI_CACHE_ENABLE
-DBTB_ENABLE
-DENABLE_FPU
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/generate/include}"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Adc_TS_T40D34M20I0R0/include}"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Base_TS_T40D34M20I0R0/header"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Base_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Can_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/CanIf_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Crc_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/CryIf_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Crypto_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Csm_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Dem_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Det_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Dio_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/EcuM_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Eth_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/EthIf_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/EthSwt_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/EthTrcv_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Fee_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Fls_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Gpt_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/I2c_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/I2s_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/I3c_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Icu_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Lin_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/LinIf_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Mcl_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Mcu_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/MemIf_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Ocu_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Os_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Platform_TS_T40D34M20I0R0/build_files/gcc"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Platform_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Platform_TS_T40D34M20I0R0/startup/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Port_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Pwm_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Rm_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Rte_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Sent_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Spi_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Uart_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/Wdg_TS_T40D34M20I0R0/include"
-I"C:/Users/zhang_liu/workspaceS32DS.3.5/R422_S32K324_TEMPLATE_ETH/R422_S32K324_TEMPLATE_ETH_M7_0/MCAL/WdgIf_TS_T40D34M20I0R0/include"
-O0
-g3
-Wall
-c
-fmessage-length=0
-ffunction-sections
-fdata-sections
-mcpu=cortex-m7
-mfloat-abi=hard
-mfpu=fpv5-sp-d16
-specs=nosys.specs