===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.4204 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8290 ( 19.2%)    3.8290 ( 23.3%)  FIR Parser
    6.7845 ( 33.9%)    4.7026 ( 28.6%)  'firrtl.circuit' Pipeline
    1.3550 (  6.8%)    0.6779 (  4.1%)    'firrtl.module' Pipeline
    1.1612 (  5.8%)    0.5832 (  3.6%)      CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1895 (  0.9%)    0.0966 (  0.6%)      LowerCHIRRTL
    0.1123 (  0.6%)    0.1123 (  0.7%)    InferWidths
    0.4902 (  2.5%)    0.4902 (  3.0%)    InferResets
    0.0396 (  0.2%)    0.0396 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0380 (  0.2%)    0.0380 (  0.2%)    PrefixModules
    0.3749 (  1.9%)    0.3749 (  2.3%)    LowerFIRRTLTypes
    1.9060 (  9.5%)    0.9531 (  5.8%)    'firrtl.module' Pipeline
    0.6367 (  3.2%)    0.3279 (  2.0%)      ExpandWhens
    1.2649 (  6.3%)    0.6425 (  3.9%)      Canonicalizer
    0.2153 (  1.1%)    0.2153 (  1.3%)    Inliner
    1.1963 (  6.0%)    1.1963 (  7.3%)    IMConstProp
    0.0387 (  0.2%)    0.0387 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9046 (  4.5%)    0.4527 (  2.8%)    'firrtl.module' Pipeline
    0.9022 (  4.5%)    0.4517 (  2.8%)      Canonicalizer
    0.1858 (  0.9%)    0.1858 (  1.1%)    CreateSiFiveMetadata
    1.0527 (  5.3%)    1.0527 (  6.4%)  LowerFIRRTLToHW
    0.2619 (  1.3%)    0.2619 (  1.6%)  HWMemSimImpl
    2.9732 ( 14.9%)    1.4883 (  9.1%)  'hw.module' Pipeline
    0.0768 (  0.4%)    0.0431 (  0.3%)    HWCleanup
    0.8102 (  4.1%)    0.4098 (  2.5%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.6598 (  8.3%)    0.8378 (  5.1%)    Canonicalizer
    0.0143 (  0.1%)    0.0073 (  0.0%)    HWLegalizeModules
    0.4002 (  2.0%)    0.2086 (  1.3%)    PrettifyVerilog
    5.0778 ( 25.4%)    5.0778 ( 30.9%)  ExportVerilog
    0.0049 (  0.0%)    0.0049 (  0.0%)  Rest
   19.9906 (100.0%)   16.4204 (100.0%)  Total

{
  totalTime: 16.456,
  maxMemory: 804327424
}
