Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/ss/p4ej1_tb_isim_beh.exe -prj C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/ss/p4ej1_tb_beh.prj work.p4ej1_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/ss/p4ej1.vhf" into library work
Parsing VHDL file "C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/ss/../../../p4ej1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture fdc_v of entity FDC [\FDC('0')\]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity p4ej1 [p4ej1_default]
Compiling architecture testbench_arch of entity p4ej1_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/ss/p4ej1_tb_isim_beh.exe
Fuse Memory Usage: 50780 KB
Fuse CPU Usage: 905 ms
