$date
	Sat Oct 11 19:50:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module p_encoder_8x3_ $end
$var wire 3 ! y [2:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # en $end
$scope module inst $end
$var wire 8 $ a [7:0] $end
$var wire 1 # en $end
$var reg 3 % y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 %
b10000000 $
1#
b10000000 "
b111 !
$end
#5
b110 !
b110 %
b1000000 "
b1000000 $
#10
b101 !
b101 %
b100000 "
b100000 $
#15
b100 !
b100 %
b10000 "
b10000 $
#20
b11 !
b11 %
b1000 "
b1000 $
#25
b10 !
b10 %
b100 "
b100 $
#30
b1 !
b1 %
b10 "
b10 $
#35
bz !
bz %
b111 "
b111 $
0#
#40
