

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling81165b7b94fe60e5edd3661e7ddfbca7  /home/pars/Documents/sim_1/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/cc_base
self exe links to: /home/pars/Documents/sim_1/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_1/cc_base "
self exe links to: /home/pars/Documents/sim_1/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x5592d4a01dbb, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x5592d4a01c40, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 5130108
This graph is symmetrized
Launching CUDA CC solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e80c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e800..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 541283
gpu_sim_insn = 75085391
gpu_ipc =     138.7174
gpu_tot_sim_cycle = 541283
gpu_tot_sim_insn = 75085391
gpu_tot_ipc =     138.7174
gpu_tot_issued_cta = 343
gpu_occupancy = 82.7725% 
gpu_tot_occupancy = 82.7725% 
max_total_param_size = 0
gpu_stall_dramfull = 848934
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.6192
partiton_level_parallism_total  =       8.6192
partiton_level_parallism_util =      11.0956
partiton_level_parallism_util_total  =      11.0956
L2_BW  =     376.4882 GB/Sec
L2_BW_total  =     376.4882 GB/Sec
gpu_total_sim_rate=17268

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 211931, Miss = 133700, Miss_rate = 0.631, Pending_hits = 1796, Reservation_fails = 449456
	L1D_cache_core[1]: Access = 238992, Miss = 160016, Miss_rate = 0.670, Pending_hits = 2050, Reservation_fails = 453091
	L1D_cache_core[2]: Access = 224419, Miss = 157105, Miss_rate = 0.700, Pending_hits = 1877, Reservation_fails = 407623
	L1D_cache_core[3]: Access = 253175, Miss = 183410, Miss_rate = 0.724, Pending_hits = 2302, Reservation_fails = 484834
	L1D_cache_core[4]: Access = 202227, Miss = 138182, Miss_rate = 0.683, Pending_hits = 1937, Reservation_fails = 403982
	L1D_cache_core[5]: Access = 206823, Miss = 142230, Miss_rate = 0.688, Pending_hits = 1983, Reservation_fails = 404107
	L1D_cache_core[6]: Access = 247425, Miss = 173353, Miss_rate = 0.701, Pending_hits = 2725, Reservation_fails = 443091
	L1D_cache_core[7]: Access = 206336, Miss = 125088, Miss_rate = 0.606, Pending_hits = 1521, Reservation_fails = 353058
	L1D_cache_core[8]: Access = 217448, Miss = 147164, Miss_rate = 0.677, Pending_hits = 1874, Reservation_fails = 426084
	L1D_cache_core[9]: Access = 221253, Miss = 141466, Miss_rate = 0.639, Pending_hits = 1991, Reservation_fails = 473786
	L1D_cache_core[10]: Access = 241830, Miss = 168145, Miss_rate = 0.695, Pending_hits = 2582, Reservation_fails = 381934
	L1D_cache_core[11]: Access = 225408, Miss = 156083, Miss_rate = 0.692, Pending_hits = 2277, Reservation_fails = 467085
	L1D_cache_core[12]: Access = 244515, Miss = 173208, Miss_rate = 0.708, Pending_hits = 2082, Reservation_fails = 463646
	L1D_cache_core[13]: Access = 221837, Miss = 145396, Miss_rate = 0.655, Pending_hits = 2118, Reservation_fails = 382584
	L1D_cache_core[14]: Access = 224863, Miss = 143042, Miss_rate = 0.636, Pending_hits = 1866, Reservation_fails = 454834
	L1D_cache_core[15]: Access = 231857, Miss = 173985, Miss_rate = 0.750, Pending_hits = 1991, Reservation_fails = 505400
	L1D_cache_core[16]: Access = 241713, Miss = 175059, Miss_rate = 0.724, Pending_hits = 2217, Reservation_fails = 452771
	L1D_cache_core[17]: Access = 217652, Miss = 149232, Miss_rate = 0.686, Pending_hits = 2027, Reservation_fails = 412619
	L1D_cache_core[18]: Access = 205728, Miss = 139354, Miss_rate = 0.677, Pending_hits = 1881, Reservation_fails = 398269
	L1D_cache_core[19]: Access = 245605, Miss = 173150, Miss_rate = 0.705, Pending_hits = 2418, Reservation_fails = 426329
	L1D_cache_core[20]: Access = 228698, Miss = 148302, Miss_rate = 0.648, Pending_hits = 1951, Reservation_fails = 371898
	L1D_cache_core[21]: Access = 204037, Miss = 126155, Miss_rate = 0.618, Pending_hits = 1795, Reservation_fails = 433478
	L1D_cache_core[22]: Access = 249248, Miss = 178670, Miss_rate = 0.717, Pending_hits = 2067, Reservation_fails = 453506
	L1D_cache_core[23]: Access = 223042, Miss = 146475, Miss_rate = 0.657, Pending_hits = 2115, Reservation_fails = 430146
	L1D_cache_core[24]: Access = 255059, Miss = 177587, Miss_rate = 0.696, Pending_hits = 2096, Reservation_fails = 507436
	L1D_cache_core[25]: Access = 224178, Miss = 142942, Miss_rate = 0.638, Pending_hits = 1943, Reservation_fails = 299681
	L1D_cache_core[26]: Access = 213683, Miss = 153384, Miss_rate = 0.718, Pending_hits = 2034, Reservation_fails = 390278
	L1D_cache_core[27]: Access = 250496, Miss = 180137, Miss_rate = 0.719, Pending_hits = 2400, Reservation_fails = 522387
	L1D_cache_core[28]: Access = 206804, Miss = 140208, Miss_rate = 0.678, Pending_hits = 1820, Reservation_fails = 332504
	L1D_cache_core[29]: Access = 212891, Miss = 148940, Miss_rate = 0.700, Pending_hits = 1743, Reservation_fails = 437768
	L1D_total_cache_accesses = 6799173
	L1D_total_cache_misses = 4641168
	L1D_total_cache_miss_rate = 0.6826
	L1D_total_cache_pending_hits = 61479
	L1D_total_cache_reservation_fails = 12823665
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.308
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2072248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4391245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12823344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 249457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61479
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6774429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24744

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2236953
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10586391
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 321
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1768, 2462, 1766, 2486, 3206, 3180, 3840, 3182, 2488, 2370, 2546, 3382, 2662, 2904, 3262, 3202, 2824, 2946, 3128, 2826, 3122, 3120, 2828, 3182, 4204, 3324, 3972, 4384, 3788, 3844, 4136, 3844, 
gpgpu_n_tot_thrd_icount = 100125056
gpgpu_n_tot_w_icount = 3128908
gpgpu_n_stall_shd_mem = 4005714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4640702
gpgpu_n_mem_write_global = 24744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15530938
gpgpu_n_store_insn = 233810
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 439040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3802218
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 203496
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:798519	W0_Idle:596629	W0_Scoreboard:55666384	W1:1970	W2:38808	W3:662	W4:41320	W5:3400	W6:210018	W7:756	W8:51144	W9:658	W10:36222	W11:2876	W12:106256	W13:748	W14:82248	W15:1012	W16:41120	W17:1624	W18:65424	W19:2224	W20:113510	W21:922	W22:43176	W23:1510	W24:52106	W25:2722	W26:193592	W27:33018	W28:52179	W29:29130	W30:63314	W31:49102	W32:1806137
single_issue_nums: WS0:781720	WS1:781126	WS2:776526	WS3:789536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37125616 {8:4640702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 989760 {40:24744,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 185628080 {40:4640702,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 197952 {8:24744,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 4596 
max_icnt2sh_latency = 283 
averagemflatency = 653 
avg_icnt2mem_latency = 254 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 15 
mrq_lat_table:405463 	13290 	28264 	60138 	110048 	160118 	230367 	307351 	214642 	26291 	8557 	4003 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	599959 	2600192 	607022 	657430 	168031 	32804 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1687847 	1098598 	828756 	336776 	494646 	167767 	50380 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1944981 	764637 	702826 	591739 	408148 	196142 	56931 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	291 	40 	200 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        59        63        64        64        64        64        64        57        64        13        12         8        10        10         8 
dram[1]:        64        64        51        52        51        51        54        58        35        61        12        10        21         9         9        10 
dram[2]:        50        59        34        34        48        48        64        64        57        57         8         9        10        11        11        13 
dram[3]:        64        64        60        51        53        53        56        58        61        64         8        13        14         8         8         9 
dram[4]:        59        63        62        64        64        64        64        64        64        64        10         9        10         8         8         8 
dram[5]:        64        64        61        64        61        64        64        64        64        64        10        10         9        13         9         8 
dram[6]:        64        59        52        63        64        64        64        64        64        64        14         8        11         8         8         8 
dram[7]:        64        64        61        61        64        64        64        64        64        64         8        13        10        11        10         8 
dram[8]:        44        50        58        50        53        53        54        54        64        64        10        12        12         8         8         8 
dram[9]:        64        64        64        64        60        60        54        54        64        64         8         8        12        12         9         8 
dram[10]:        64        59        61        49        64        64        64        64        64        64        11         9        15        12        12        12 
dram[11]:        64        64        64        64        64        64        64        64        46        64         9        20        12         8         8         8 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      6588      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932      6658      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      6953 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      6954      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      6840 
average row accesses per activate:
dram[0]:  1.327694  1.419039  1.389596  1.457573  1.379207  1.381152  1.347483  1.340127  1.382456  1.376928  1.404191  1.391196  1.369677  1.337328  1.309100  1.310592 
dram[1]:  1.355480  1.372045  1.430212  1.426736  1.373400  1.414084  1.341897  1.330854  1.360229  1.387200  1.355545  1.397808  1.356444  1.352113  1.330814  1.325330 
dram[2]:  1.348521  1.388956  1.447445  1.465572  1.397313  1.384307  1.323540  1.328028  1.355139  1.389317  1.366387  1.387027  1.362679  1.352552  1.303250  1.331380 
dram[3]:  1.341321  1.374735  1.392342  1.459540  1.390069  1.376826  1.342903  1.314447  1.334063  1.377904  1.348546  1.344238  1.339594  1.341880  1.298354  1.301763 
dram[4]:  1.416695  1.366909  1.409136  1.421794  1.397810  1.380000  1.363557  1.326999  1.383665  1.350775  1.381889  1.354658  1.360935  1.361911  1.302698  1.294097 
dram[5]:  1.412394  1.408499  1.431628  1.412587  1.373033  1.349747  1.349645  1.371623  1.400594  1.378625  1.375287  1.339601  1.330984  1.356566  1.304302  1.324616 
dram[6]:  1.368258  1.418418  1.455574  1.464244  1.380265  1.387170  1.341433  1.362169  1.353311  1.423348  1.371131  1.376814  1.342028  1.371508  1.310351  1.319214 
dram[7]:  1.387637  1.367048  1.407124  1.433475  1.359248  1.389842  1.371883  1.352911  1.399334  1.391025  1.345813  1.366590  1.339688  1.367387  1.345530  1.313858 
dram[8]:  1.451137  1.349479  1.486163  1.438501  1.421860  1.367834  1.360597  1.303879  1.381303  1.344691  1.387988  1.341622  1.388592  1.319381  1.325045  1.300088 
dram[9]:  1.396268  1.350052  1.512763  1.438772  1.537488  1.370084  1.419732  1.342796  1.468477  1.404223  1.425633  1.358345  1.443865  1.344610  1.334974  1.300087 
dram[10]:  1.391931  1.384742  1.459318  1.419184  1.410063  1.406586  1.348987  1.368430  1.417301  1.430125  1.406984  1.414674  1.370289  1.383428  1.309113  1.330357 
dram[11]:  1.352169  1.390070  1.440416  1.471812  1.346692  1.414051  1.351026  1.352549  1.364781  1.435648  1.363912  1.404117  1.331194  1.348470  1.316051  1.325574 
average row locality = 1568577/1140772 = 1.375014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7828      8252      8500      8598      8254      8201      7652      7599      8299      8191      8351      8387      8241      8123      7648      7679 
dram[1]:      7951      7927      8696      8523      8241      8192      7763      7486      8288      8198      8347      8400      8294      8134      7921      7615 
dram[2]:      7822      8054      8444      8729      8300      8255      7589      7652      8144      8280      7972      8302      8256      8349      7535      7723 
dram[3]:      7762      7750      8084      8744      8098      8368      7454      7660      7900      8226      8054      8163      7891      8148      7334      7529 
dram[4]:      8159      7688      8464      8252      8279      8054      7738      7380      8268      7903      8135      7969      8125      8014      7722      7451 
dram[5]:      8162      8196      8544      8465      8271      7987      7785      7643      8473      8301      8377      8036      7916      8027      7484      7594 
dram[6]:      7913      8621      8592      8843      8108      8585      7539      7987      8152      8857      8268      8519      8163      8412      7576      7717 
dram[7]:      8107      7992      8432      8749      8004      8313      7735      7785      8392      8409      8037      8354      8127      8330      7791      7372 
dram[8]:      8726      7756      9160      8418      8783      7824      7993      7470      8801      8106      8629      8022      8808      7833      8043      7399 
dram[9]:      8739      7843      9341      8460      9322      8130      8461      7498      9225      8226      8994      8059      9123      8081      8134      7478 
dram[10]:      8192      8366      8930      8814      8217      8608      7703      7968      8548      8788      8487      8565      8048      8498      7505      7891 
dram[11]:      7804      8149      8563      8753      7879      8677      7479      7883      8107      8699      8089      8375      7860      8267      7404      7908 
total dram reads = 1564902
bank skew: 9341/7334 = 1.27
chip skew: 135114/127165 = 1.06
number of total write accesses:
dram[0]:        73        74        72        74        78        71        83        82        77        76        69        73        58        64        17        16 
dram[1]:        79        79        73        86        69        73        73        79        74        68        53        65        62        65        15        12 
dram[2]:        72        72        76        71        73        67        79        79        68        63        66        60        60        58        12        12 
dram[3]:        70        69        74        76        73        73        80        70        68        68        50        50        77        45        12        12 
dram[4]:        70        72        70        70        65        69        76        76        64        71        50        56        72        66        12        12 
dram[5]:        74        78        68        67        66        65        72        73        61        69        57        57        54        75        13        14 
dram[6]:        83        71        77        74        69        70        78        81        71        69        57        69        57        73        21        21 
dram[7]:        68        73        72        74        74        85        78        75        70        75        54        60        61        62        17        16 
dram[8]:        74        68        74        81        78        80        80        76        71        78        56        62        68        55        16        18 
dram[9]:        68        65        79        78        79        72        88        74        72        69        61        59        57        70        16        16 
dram[10]:        70        71        69        71        76        70        82        80        76        79        56        54        69        61        22        18 
dram[11]:        71        78        68        71        66        67        81        75        74        83        53        64        57        46        26        21 
total dram writes = 12109
bank skew: 88/12 = 7.33
chip skew: 1057/963 = 1.10
average mf latency per bank:
dram[0]:       1778      1796      1728      1788      1709      1748      1723      1726      1671      1721      1688      1648      1680      1686      1708      1732
dram[1]:       1727      1827      1724      1775      1652      1754      1613      1729      1642      1693      1610      1669      1589      1692      1653      1756
dram[2]:       1766      1783      1802      1773      1687      1696      1701      1669      1666      1683      1662      1646      1663      1652      1731      1715
dram[3]:       2190      1902      2198      1816      2093      1727      2085      1747      2031      1736      1959      1673      2051      1710      2159      1805
dram[4]:       2031      1834      2000      1793      1978      1744      1965      1736      1916      1722      1875      1649      1905      1717      1932      1744
dram[5]:       1837      1723      1802      1697      1749      1661      1763      1714      1745      1626      1668      1591      1712      1646      1783      1675
dram[6]:       2412      1850      2372      1865      2281      1748      2326      1764      2263      1765      2136      1702      2225      1747      2406      1829
dram[7]:       1809      1896      1828      1835      1770      1770      1755      1802      1729      1801      1685      1689      1702      1758      1773      1856
dram[8]:       3703      2263      3697      2290      3441      2215      3360      2124      3305      2120      3200      2000      3394      2127      3597      2241
dram[9]:       2364      2042      2318      2076      2442      2007      2420      2010      2360      2008      2224      1889      2273      2022      2333      2070
dram[10]:       1725      1709      1693      1686      1717      1663      1671      1621      1630      1641      1568      1610      1960      1633      1670      1664
dram[11]:       1868      2398      1860      2374      1835      2218      1847      2176      1770      2215      1730      2168      1792      2218      1863      2365
maximum mf latency per bank:
dram[0]:       3551      5124      3690      4634      4728      3161      5850      4044      3564      3349      4525      3282      3485      3527      3456      3436
dram[1]:       3484      5197      3778      3650      3577      3711      3428      3455      3712      3387      4041      3371      3914      3578      3494      3380
dram[2]:       4968      4966      5012      4873      3277      4199      3576      3156      3602      3274      3396      3505      3346      3318      3482      3116
dram[3]:       6509      5183      6665      4099      5221      3562      5084      3687      4566      3733      4684      3647      4941      3764      4504      3609
dram[4]:       5285      4870      4115      4306      4184      3662      5526      3373      4267      3913      3784      3466      3812      3928      3765      3644
dram[5]:       6470      4049      4757      3864      3824      3600      3808      6181      3633      3324      4259      3443      3752      3637      3714      3537
dram[6]:       7155      4183      6960      4892      5289      3606      5492      3473      5497      3764      5339      3561      5462      3513      5839      3754
dram[7]:       5202      4665      5585      4673      5840      3634      3690      4076      3625      3835      3297      4027      3419      3888      3560      5834
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4248      6549      4055      6351      3882      6645      4398      7651      4162
dram[9]:       3475      6070      4791      6252      5377      4103      4243      3979      3671      4514      3615      3814      3844      5224      3602      3891
dram[10]:       4679      3421      4109      3426      3973      3277      3789      5390      3439      3741      3241      4202      5293      3563      3423      3561
dram[11]:       5367      5894      4674      6318      3589      5048      5694      5444      3845      5052      3787      4831      3754      5114      3712      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1112292 n_act=94975 n_pre=94959 n_ref_event=0 n_req=130141 n_rd=129803 n_rd_L2_A=0 n_write=0 n_wr_bk=1057 bw_util=0.3771
n_activity=1284420 dram_eff=0.4075
bk0: 7828a 584302i bk1: 8252a 569811i bk2: 8500a 561447i bk3: 8598a 561276i bk4: 8254a 560750i bk5: 8201a 568965i bk6: 7652a 597237i bk7: 7599a 605893i bk8: 8299a 570130i bk9: 8191a 562559i bk10: 8351a 553501i bk11: 8387a 562383i bk12: 8241a 559189i bk13: 8123a 569134i bk14: 7648a 601837i bk15: 7679a 602382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270299
Row_Buffer_Locality_read = 0.270425
Row_Buffer_Locality_write = 0.221893
Bank_Level_Parallism = 10.430812
Bank_Level_Parallism_Col = 2.366686
Bank_Level_Parallism_Ready = 1.078312
write_to_read_ratio_blp_rw_average = 0.071319
GrpLevelPara = 2.036156 

BW Util details:
bwutil = 0.377091 
total_CMD = 1388101 
util_bw = 523440 
Wasted_Col = 701134 
Wasted_Row = 37158 
Idle = 126369 

BW Util Bottlenecks: 
RCDc_limit = 1318818 
RCDWRc_limit = 1839 
WTRc_limit = 23682 
RTWc_limit = 160081 
CCDLc_limit = 147825 
rwq = 0 
CCDLc_limit_alone = 135212 
WTRc_limit_alone = 22536 
RTWc_limit_alone = 148614 

Commands details: 
total_CMD = 1388101 
n_nop = 1112292 
Read = 129803 
Write = 0 
L2_Alloc = 0 
L2_WB = 1057 
n_act = 94975 
n_pre = 94959 
n_ref = 0 
n_req = 130141 
total_req = 130860 

Dual Bus Interface Util: 
issued_total_row = 189934 
issued_total_col = 130860 
Row_Bus_Util =  0.136830 
CoL_Bus_Util = 0.094273 
Either_Row_CoL_Bus_Util = 0.198695 
Issued_on_Two_Bus_Simul_Util = 0.032408 
issued_two_Eff = 0.163102 
queue_avg = 31.637018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1113516 n_act=95139 n_pre=95123 n_ref_event=0 n_req=130292 n_rd=129976 n_rd_L2_A=0 n_write=0 n_wr_bk=1025 bw_util=0.3775
n_activity=1290077 dram_eff=0.4062
bk0: 7951a 572765i bk1: 7927a 580974i bk2: 8696a 552395i bk3: 8523a 567290i bk4: 8241a 566088i bk5: 8192a 596482i bk6: 7763a 616909i bk7: 7486a 622541i bk8: 8288a 560311i bk9: 8198a 573328i bk10: 8347a 556068i bk11: 8400a 581485i bk12: 8294a 557049i bk13: 8134a 582327i bk14: 7921a 588395i bk15: 7615a 609425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269878
Row_Buffer_Locality_read = 0.270004
Row_Buffer_Locality_write = 0.218354
Bank_Level_Parallism = 10.315649
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.377497 
total_CMD = 1388101 
util_bw = 524004 
Wasted_Col = 703325 
Wasted_Row = 39444 
Idle = 121328 

BW Util Bottlenecks: 
RCDc_limit = 1320494 
RCDWRc_limit = 1669 
WTRc_limit = 22759 
RTWc_limit = 117847 
CCDLc_limit = 145912 
rwq = 0 
CCDLc_limit_alone = 136662 
WTRc_limit_alone = 21650 
RTWc_limit_alone = 109706 

Commands details: 
total_CMD = 1388101 
n_nop = 1113516 
Read = 129976 
Write = 0 
L2_Alloc = 0 
L2_WB = 1025 
n_act = 95139 
n_pre = 95123 
n_ref = 0 
n_req = 130292 
total_req = 131001 

Dual Bus Interface Util: 
issued_total_row = 190262 
issued_total_col = 131001 
Row_Bus_Util =  0.137066 
CoL_Bus_Util = 0.094374 
Either_Row_CoL_Bus_Util = 0.197813 
Issued_on_Two_Bus_Simul_Util = 0.033627 
issued_two_Eff = 0.169995 
queue_avg = 28.766062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1114274 n_act=94620 n_pre=94604 n_ref_event=0 n_req=129707 n_rd=129406 n_rd_L2_A=0 n_write=0 n_wr_bk=988 bw_util=0.3757
n_activity=1287282 dram_eff=0.4052
bk0: 7822a 587900i bk1: 8054a 594209i bk2: 8444a 554922i bk3: 8729a 559296i bk4: 8300a 567642i bk5: 8255a 576280i bk6: 7589a 617595i bk7: 7652a 625762i bk8: 8144a 584884i bk9: 8280a 579060i bk10: 7972a 586447i bk11: 8302a 582034i bk12: 8256a 567243i bk13: 8349a 566058i bk14: 7535a 620501i bk15: 7723a 615251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270587
Row_Buffer_Locality_read = 0.270737
Row_Buffer_Locality_write = 0.205980
Bank_Level_Parallism = 10.249755
Bank_Level_Parallism_Col = 2.304504
Bank_Level_Parallism_Ready = 1.076775
write_to_read_ratio_blp_rw_average = 0.056676
GrpLevelPara = 1.995838 

BW Util details:
bwutil = 0.375748 
total_CMD = 1388101 
util_bw = 521576 
Wasted_Col = 703622 
Wasted_Row = 39597 
Idle = 123306 

BW Util Bottlenecks: 
RCDc_limit = 1316596 
RCDWRc_limit = 1653 
WTRc_limit = 22503 
RTWc_limit = 124738 
CCDLc_limit = 145360 
rwq = 0 
CCDLc_limit_alone = 136046 
WTRc_limit_alone = 21465 
RTWc_limit_alone = 116462 

Commands details: 
total_CMD = 1388101 
n_nop = 1114274 
Read = 129406 
Write = 0 
L2_Alloc = 0 
L2_WB = 988 
n_act = 94620 
n_pre = 94604 
n_ref = 0 
n_req = 129707 
total_req = 130394 

Dual Bus Interface Util: 
issued_total_row = 189224 
issued_total_col = 130394 
Row_Bus_Util =  0.136319 
CoL_Bus_Util = 0.093937 
Either_Row_CoL_Bus_Util = 0.197267 
Issued_on_Two_Bus_Simul_Util = 0.032988 
issued_two_Eff = 0.167226 
queue_avg = 29.784143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1115994 n_act=94056 n_pre=94040 n_ref_event=0 n_req=127453 n_rd=127165 n_rd_L2_A=0 n_write=0 n_wr_bk=967 bw_util=0.3692
n_activity=1284428 dram_eff=0.399
bk0: 7762a 605083i bk1: 7750a 611802i bk2: 8084a 587069i bk3: 8744a 567588i bk4: 8098a 596075i bk5: 8368a 577005i bk6: 7454a 620932i bk7: 7660a 617108i bk8: 7900a 601161i bk9: 8226a 586489i bk10: 8054a 600488i bk11: 8163a 589086i bk12: 7891a 595874i bk13: 8148a 587344i bk14: 7334a 636995i bk15: 7529a 620906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262112
Row_Buffer_Locality_read = 0.262266
Row_Buffer_Locality_write = 0.194444
Bank_Level_Parallism = 10.110705
Bank_Level_Parallism_Col = 2.272407
Bank_Level_Parallism_Ready = 1.081113
write_to_read_ratio_blp_rw_average = 0.050854
GrpLevelPara = 1.976015 

BW Util details:
bwutil = 0.369230 
total_CMD = 1388101 
util_bw = 512528 
Wasted_Col = 707218 
Wasted_Row = 40772 
Idle = 127583 

BW Util Bottlenecks: 
RCDc_limit = 1322522 
RCDWRc_limit = 1649 
WTRc_limit = 22875 
RTWc_limit = 108934 
CCDLc_limit = 139622 
rwq = 0 
CCDLc_limit_alone = 131104 
WTRc_limit_alone = 21704 
RTWc_limit_alone = 101587 

Commands details: 
total_CMD = 1388101 
n_nop = 1115994 
Read = 127165 
Write = 0 
L2_Alloc = 0 
L2_WB = 967 
n_act = 94056 
n_pre = 94040 
n_ref = 0 
n_req = 127453 
total_req = 128132 

Dual Bus Interface Util: 
issued_total_row = 188096 
issued_total_col = 128132 
Row_Bus_Util =  0.135506 
CoL_Bus_Util = 0.092307 
Either_Row_CoL_Bus_Util = 0.196028 
Issued_on_Two_Bus_Simul_Util = 0.031785 
issued_two_Eff = 0.162146 
queue_avg = 28.317060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1116905 n_act=93541 n_pre=93525 n_ref_event=0 n_req=127884 n_rd=127601 n_rd_L2_A=0 n_write=0 n_wr_bk=971 bw_util=0.3705
n_activity=1280963 dram_eff=0.4015
bk0: 8159a 586687i bk1: 7688a 615435i bk2: 8464a 579129i bk3: 8252a 590325i bk4: 8279a 585855i bk5: 8054a 589301i bk6: 7738a 627923i bk7: 7380a 646123i bk8: 8268a 574287i bk9: 7903a 597346i bk10: 8135a 605593i bk11: 7969a 612345i bk12: 8125a 587472i bk13: 8014a 603946i bk14: 7722a 607991i bk15: 7451a 622161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.268626
Row_Buffer_Locality_read = 0.268815
Row_Buffer_Locality_write = 0.183746
Bank_Level_Parallism = 10.118471
Bank_Level_Parallism_Col = 2.304867
Bank_Level_Parallism_Ready = 1.078359
write_to_read_ratio_blp_rw_average = 0.056495
GrpLevelPara = 1.995899 

BW Util details:
bwutil = 0.370498 
total_CMD = 1388101 
util_bw = 514288 
Wasted_Col = 700817 
Wasted_Row = 41554 
Idle = 131442 

BW Util Bottlenecks: 
RCDc_limit = 1307899 
RCDWRc_limit = 1608 
WTRc_limit = 20083 
RTWc_limit = 127334 
CCDLc_limit = 141329 
rwq = 0 
CCDLc_limit_alone = 131227 
WTRc_limit_alone = 19008 
RTWc_limit_alone = 118307 

Commands details: 
total_CMD = 1388101 
n_nop = 1116905 
Read = 127601 
Write = 0 
L2_Alloc = 0 
L2_WB = 971 
n_act = 93541 
n_pre = 93525 
n_ref = 0 
n_req = 127884 
total_req = 128572 

Dual Bus Interface Util: 
issued_total_row = 187066 
issued_total_col = 128572 
Row_Bus_Util =  0.134764 
CoL_Bus_Util = 0.092624 
Either_Row_CoL_Bus_Util = 0.195372 
Issued_on_Two_Bus_Simul_Util = 0.032016 
issued_two_Eff = 0.163874 
queue_avg = 29.560806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1114047 n_act=94549 n_pre=94533 n_ref_event=0 n_req=129540 n_rd=129261 n_rd_L2_A=0 n_write=0 n_wr_bk=963 bw_util=0.3753
n_activity=1287034 dram_eff=0.4047
bk0: 8162a 578921i bk1: 8196a 569680i bk2: 8544a 559692i bk3: 8465a 569369i bk4: 8271a 577381i bk5: 7987a 597264i bk6: 7785a 619355i bk7: 7643a 617356i bk8: 8473a 558581i bk9: 8301a 584644i bk10: 8377a 574439i bk11: 8036a 601082i bk12: 7916a 602762i bk13: 8027a 584515i bk14: 7484a 622078i bk15: 7594a 618893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270195
Row_Buffer_Locality_read = 0.270314
Row_Buffer_Locality_write = 0.215054
Bank_Level_Parallism = 10.219440
Bank_Level_Parallism_Col = 2.279866
Bank_Level_Parallism_Ready = 1.074577
write_to_read_ratio_blp_rw_average = 0.049547
GrpLevelPara = 1.983133 

BW Util details:
bwutil = 0.375258 
total_CMD = 1388101 
util_bw = 520896 
Wasted_Col = 702667 
Wasted_Row = 40071 
Idle = 124467 

BW Util Bottlenecks: 
RCDc_limit = 1316796 
RCDWRc_limit = 1573 
WTRc_limit = 20646 
RTWc_limit = 108539 
CCDLc_limit = 143571 
rwq = 0 
CCDLc_limit_alone = 134637 
WTRc_limit_alone = 19633 
RTWc_limit_alone = 100618 

Commands details: 
total_CMD = 1388101 
n_nop = 1114047 
Read = 129261 
Write = 0 
L2_Alloc = 0 
L2_WB = 963 
n_act = 94549 
n_pre = 94533 
n_ref = 0 
n_req = 129540 
total_req = 130224 

Dual Bus Interface Util: 
issued_total_row = 189082 
issued_total_col = 130224 
Row_Bus_Util =  0.136216 
CoL_Bus_Util = 0.093814 
Either_Row_CoL_Bus_Util = 0.197431 
Issued_on_Two_Bus_Simul_Util = 0.032600 
issued_two_Eff = 0.165121 
queue_avg = 28.964285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9643
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1111136 n_act=95907 n_pre=95891 n_ref_event=0 n_req=132178 n_rd=131852 n_rd_L2_A=0 n_write=0 n_wr_bk=1041 bw_util=0.3829
n_activity=1290293 dram_eff=0.412
bk0: 7913a 566857i bk1: 8621a 539537i bk2: 8592a 533070i bk3: 8843a 519128i bk4: 8108a 570659i bk5: 8585a 534896i bk6: 7539a 609172i bk7: 7987a 600677i bk8: 8152a 546049i bk9: 8857a 531803i bk10: 8268a 557959i bk11: 8519a 539979i bk12: 8163a 556610i bk13: 8412a 541002i bk14: 7576a 594435i bk15: 7717a 582024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274486
Row_Buffer_Locality_read = 0.274565
Row_Buffer_Locality_write = 0.242331
Bank_Level_Parallism = 10.588159
Bank_Level_Parallism_Col = 2.353695
Bank_Level_Parallism_Ready = 1.079175
write_to_read_ratio_blp_rw_average = 0.065284
GrpLevelPara = 2.032072 

BW Util details:
bwutil = 0.382949 
total_CMD = 1388101 
util_bw = 531572 
Wasted_Col = 701644 
Wasted_Row = 35059 
Idle = 119826 

BW Util Bottlenecks: 
RCDc_limit = 1321740 
RCDWRc_limit = 1672 
WTRc_limit = 23189 
RTWc_limit = 144715 
CCDLc_limit = 151546 
rwq = 0 
CCDLc_limit_alone = 140253 
WTRc_limit_alone = 22024 
RTWc_limit_alone = 134587 

Commands details: 
total_CMD = 1388101 
n_nop = 1111136 
Read = 131852 
Write = 0 
L2_Alloc = 0 
L2_WB = 1041 
n_act = 95907 
n_pre = 95891 
n_ref = 0 
n_req = 132178 
total_req = 132893 

Dual Bus Interface Util: 
issued_total_row = 191798 
issued_total_col = 132893 
Row_Bus_Util =  0.138173 
CoL_Bus_Util = 0.095737 
Either_Row_CoL_Bus_Util = 0.199528 
Issued_on_Two_Bus_Simul_Util = 0.034382 
issued_two_Eff = 0.172318 
queue_avg = 32.471886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4719
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1113487 n_act=94970 n_pre=94954 n_ref_event=0 n_req=130241 n_rd=129929 n_rd_L2_A=0 n_write=0 n_wr_bk=1014 bw_util=0.3773
n_activity=1288989 dram_eff=0.4063
bk0: 8107a 574925i bk1: 7992a 585547i bk2: 8432a 551913i bk3: 8749a 538588i bk4: 8004a 576235i bk5: 8313a 570233i bk6: 7735a 607441i bk7: 7785a 607807i bk8: 8392a 565000i bk9: 8409a 559699i bk10: 8037a 591067i bk11: 8354a 566374i bk12: 8127a 570988i bk13: 8330a 545521i bk14: 7791a 603939i bk15: 7372a 625290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270890
Row_Buffer_Locality_read = 0.271171
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 10.360476
Bank_Level_Parallism_Col = 2.323824
Bank_Level_Parallism_Ready = 1.079445
write_to_read_ratio_blp_rw_average = 0.061651
GrpLevelPara = 2.005677 

BW Util details:
bwutil = 0.377330 
total_CMD = 1388101 
util_bw = 523772 
Wasted_Col = 703467 
Wasted_Row = 38143 
Idle = 122719 

BW Util Bottlenecks: 
RCDc_limit = 1318934 
RCDWRc_limit = 1803 
WTRc_limit = 23871 
RTWc_limit = 132417 
CCDLc_limit = 146147 
rwq = 0 
CCDLc_limit_alone = 135647 
WTRc_limit_alone = 22711 
RTWc_limit_alone = 123077 

Commands details: 
total_CMD = 1388101 
n_nop = 1113487 
Read = 129929 
Write = 0 
L2_Alloc = 0 
L2_WB = 1014 
n_act = 94970 
n_pre = 94954 
n_ref = 0 
n_req = 130241 
total_req = 130943 

Dual Bus Interface Util: 
issued_total_row = 189924 
issued_total_col = 130943 
Row_Bus_Util =  0.136823 
CoL_Bus_Util = 0.094332 
Either_Row_CoL_Bus_Util = 0.197834 
Issued_on_Two_Bus_Simul_Util = 0.033321 
issued_two_Eff = 0.168429 
queue_avg = 30.920885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1108250 n_act=96153 n_pre=96137 n_ref_event=0 n_req=132087 n_rd=131771 n_rd_L2_A=0 n_write=0 n_wr_bk=1035 bw_util=0.3827
n_activity=1291171 dram_eff=0.4114
bk0: 8726a 553945i bk1: 7756a 590252i bk2: 9160a 523235i bk3: 8418a 559955i bk4: 8783a 531426i bk5: 7824a 569460i bk6: 7993a 593893i bk7: 7470a 621774i bk8: 8801a 530831i bk9: 8106a 582341i bk10: 8629a 555748i bk11: 8022a 588177i bk12: 8808a 534745i bk13: 7833a 591630i bk14: 8043a 565242i bk15: 7399a 630006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272124
Row_Buffer_Locality_read = 0.272260
Row_Buffer_Locality_write = 0.215190
Bank_Level_Parallism = 10.419796
Bank_Level_Parallism_Col = 2.392171
Bank_Level_Parallism_Ready = 1.077803
write_to_read_ratio_blp_rw_average = 0.078318
GrpLevelPara = 2.049544 

BW Util details:
bwutil = 0.382698 
total_CMD = 1388101 
util_bw = 531224 
Wasted_Col = 704524 
Wasted_Row = 33866 
Idle = 118487 

BW Util Bottlenecks: 
RCDc_limit = 1329322 
RCDWRc_limit = 1718 
WTRc_limit = 23255 
RTWc_limit = 174185 
CCDLc_limit = 150449 
rwq = 0 
CCDLc_limit_alone = 137185 
WTRc_limit_alone = 22101 
RTWc_limit_alone = 162075 

Commands details: 
total_CMD = 1388101 
n_nop = 1108250 
Read = 131771 
Write = 0 
L2_Alloc = 0 
L2_WB = 1035 
n_act = 96153 
n_pre = 96137 
n_ref = 0 
n_req = 132087 
total_req = 132806 

Dual Bus Interface Util: 
issued_total_row = 192290 
issued_total_col = 132806 
Row_Bus_Util =  0.138527 
CoL_Bus_Util = 0.095675 
Either_Row_CoL_Bus_Util = 0.201607 
Issued_on_Two_Bus_Simul_Util = 0.032595 
issued_two_Eff = 0.161675 
queue_avg = 32.680096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6801
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1106817 n_act=96450 n_pre=96434 n_ref_event=0 n_req=135427 n_rd=135114 n_rd_L2_A=0 n_write=0 n_wr_bk=1023 bw_util=0.3923
n_activity=1290338 dram_eff=0.422
bk0: 8739a 506789i bk1: 7843a 562475i bk2: 9341a 497053i bk3: 8460a 529865i bk4: 9322a 500292i bk5: 8130a 546239i bk6: 8461a 522580i bk7: 7498a 592855i bk8: 9225a 472285i bk9: 8226a 526824i bk10: 8994a 502320i bk11: 8059a 566993i bk12: 9123a 501557i bk13: 8081a 523342i bk14: 8134a 533253i bk15: 7478a 592496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287882
Row_Buffer_Locality_read = 0.287972
Row_Buffer_Locality_write = 0.249201
Bank_Level_Parallism = 10.939686
Bank_Level_Parallism_Col = 2.426613
Bank_Level_Parallism_Ready = 1.081742
write_to_read_ratio_blp_rw_average = 0.077460
GrpLevelPara = 2.079259 

BW Util details:
bwutil = 0.392297 
total_CMD = 1388101 
util_bw = 544548 
Wasted_Col = 690827 
Wasted_Row = 33442 
Idle = 119284 

BW Util Bottlenecks: 
RCDc_limit = 1305958 
RCDWRc_limit = 1591 
WTRc_limit = 21693 
RTWc_limit = 174378 
CCDLc_limit = 156840 
rwq = 0 
CCDLc_limit_alone = 143771 
WTRc_limit_alone = 20669 
RTWc_limit_alone = 162333 

Commands details: 
total_CMD = 1388101 
n_nop = 1106817 
Read = 135114 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023 
n_act = 96450 
n_pre = 96434 
n_ref = 0 
n_req = 135427 
total_req = 136137 

Dual Bus Interface Util: 
issued_total_row = 192884 
issued_total_col = 136137 
Row_Bus_Util =  0.138955 
CoL_Bus_Util = 0.098074 
Either_Row_CoL_Bus_Util = 0.202639 
Issued_on_Two_Bus_Simul_Util = 0.034390 
issued_two_Eff = 0.169711 
queue_avg = 37.261040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1110449 n_act=95902 n_pre=95886 n_ref_event=0 n_req=133424 n_rd=133128 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.3866
n_activity=1288972 dram_eff=0.4163
bk0: 8192a 554612i bk1: 8366a 534971i bk2: 8930a 519726i bk3: 8814a 516467i bk4: 8217a 560285i bk5: 8608a 531727i bk6: 7703a 580079i bk7: 7968a 571905i bk8: 8548a 538482i bk9: 8788a 511385i bk10: 8487a 548039i bk11: 8565a 550875i bk12: 8048a 551315i bk13: 8498a 534064i bk14: 7505a 601772i bk15: 7891a 572344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281299
Row_Buffer_Locality_read = 0.281436
Row_Buffer_Locality_write = 0.219595
Bank_Level_Parallism = 10.721673
Bank_Level_Parallism_Col = 2.344462
Bank_Level_Parallism_Ready = 1.079072
write_to_read_ratio_blp_rw_average = 0.057495
GrpLevelPara = 2.021372 

BW Util details:
bwutil = 0.386577 
total_CMD = 1388101 
util_bw = 536608 
Wasted_Col = 694263 
Wasted_Row = 35553 
Idle = 121677 

BW Util Bottlenecks: 
RCDc_limit = 1309248 
RCDWRc_limit = 1651 
WTRc_limit = 21393 
RTWc_limit = 130545 
CCDLc_limit = 151915 
rwq = 0 
CCDLc_limit_alone = 142032 
WTRc_limit_alone = 20291 
RTWc_limit_alone = 121764 

Commands details: 
total_CMD = 1388101 
n_nop = 1110449 
Read = 133128 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 95902 
n_pre = 95886 
n_ref = 0 
n_req = 133424 
total_req = 134152 

Dual Bus Interface Util: 
issued_total_row = 191788 
issued_total_col = 134152 
Row_Bus_Util =  0.138166 
CoL_Bus_Util = 0.096644 
Either_Row_CoL_Bus_Util = 0.200023 
Issued_on_Two_Bus_Simul_Util = 0.034787 
issued_two_Eff = 0.173916 
queue_avg = 33.370583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3706
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1388101 n_nop=1112978 n_act=94631 n_pre=94615 n_ref_event=0 n_req=130203 n_rd=129896 n_rd_L2_A=0 n_write=0 n_wr_bk=1001 bw_util=0.3772
n_activity=1286234 dram_eff=0.4071
bk0: 7804a 572144i bk1: 8149a 565565i bk2: 8563a 556002i bk3: 8753a 542105i bk4: 7879a 592359i bk5: 8677a 536857i bk6: 7479a 605478i bk7: 7883a 586913i bk8: 8107a 574553i bk9: 8699a 543198i bk10: 8089a 588335i bk11: 8375a 570828i bk12: 7860a 602582i bk13: 8267a 569146i bk14: 7404a 627166i bk15: 7908a 584220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273281
Row_Buffer_Locality_read = 0.273326
Row_Buffer_Locality_write = 0.254072
Bank_Level_Parallism = 10.407078
Bank_Level_Parallism_Col = 2.372819
Bank_Level_Parallism_Ready = 1.083185
write_to_read_ratio_blp_rw_average = 0.073226
GrpLevelPara = 2.040552 

BW Util details:
bwutil = 0.377197 
total_CMD = 1388101 
util_bw = 523588 
Wasted_Col = 699171 
Wasted_Row = 39297 
Idle = 126045 

BW Util Bottlenecks: 
RCDc_limit = 1311354 
RCDWRc_limit = 1597 
WTRc_limit = 21432 
RTWc_limit = 161544 
CCDLc_limit = 147452 
rwq = 0 
CCDLc_limit_alone = 135223 
WTRc_limit_alone = 20274 
RTWc_limit_alone = 150473 

Commands details: 
total_CMD = 1388101 
n_nop = 1112978 
Read = 129896 
Write = 0 
L2_Alloc = 0 
L2_WB = 1001 
n_act = 94631 
n_pre = 94615 
n_ref = 0 
n_req = 130203 
total_req = 130897 

Dual Bus Interface Util: 
issued_total_row = 189246 
issued_total_col = 130897 
Row_Bus_Util =  0.136334 
CoL_Bus_Util = 0.094299 
Either_Row_CoL_Bus_Util = 0.198201 
Issued_on_Two_Bus_Simul_Util = 0.032433 
issued_two_Eff = 0.163636 
queue_avg = 31.894762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196382, Miss = 64835, Miss_rate = 0.330, Pending_hits = 130, Reservation_fails = 4
L2_cache_bank[1]: Access = 192735, Miss = 65079, Miss_rate = 0.338, Pending_hits = 100, Reservation_fails = 3291
L2_cache_bank[2]: Access = 194506, Miss = 65538, Miss_rate = 0.337, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[3]: Access = 194071, Miss = 64523, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 696
L2_cache_bank[4]: Access = 193530, Miss = 64109, Miss_rate = 0.331, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 193657, Miss = 65382, Miss_rate = 0.338, Pending_hits = 92, Reservation_fails = 424
L2_cache_bank[6]: Access = 193771, Miss = 62631, Miss_rate = 0.323, Pending_hits = 133, Reservation_fails = 49
L2_cache_bank[7]: Access = 192871, Miss = 64622, Miss_rate = 0.335, Pending_hits = 90, Reservation_fails = 110
L2_cache_bank[8]: Access = 195504, Miss = 64924, Miss_rate = 0.332, Pending_hits = 107, Reservation_fails = 14102
L2_cache_bank[9]: Access = 191579, Miss = 62743, Miss_rate = 0.328, Pending_hits = 108, Reservation_fails = 2767
L2_cache_bank[10]: Access = 194676, Miss = 65027, Miss_rate = 0.334, Pending_hits = 109, Reservation_fails = 5843
L2_cache_bank[11]: Access = 193745, Miss = 64283, Miss_rate = 0.332, Pending_hits = 96, Reservation_fails = 204
L2_cache_bank[12]: Access = 193595, Miss = 64348, Miss_rate = 0.332, Pending_hits = 75, Reservation_fails = 2857
L2_cache_bank[13]: Access = 194005, Miss = 67587, Miss_rate = 0.348, Pending_hits = 79, Reservation_fails = 687
L2_cache_bank[14]: Access = 193827, Miss = 64659, Miss_rate = 0.334, Pending_hits = 78, Reservation_fails = 1354
L2_cache_bank[15]: Access = 193112, Miss = 65355, Miss_rate = 0.338, Pending_hits = 104, Reservation_fails = 122
L2_cache_bank[16]: Access = 196338, Miss = 68991, Miss_rate = 0.351, Pending_hits = 222, Reservation_fails = 59766
L2_cache_bank[17]: Access = 191609, Miss = 62872, Miss_rate = 0.328, Pending_hits = 128, Reservation_fails = 16966
L2_cache_bank[18]: Access = 196369, Miss = 71400, Miss_rate = 0.364, Pending_hits = 148, Reservation_fails = 19771
L2_cache_bank[19]: Access = 195939, Miss = 63815, Miss_rate = 0.326, Pending_hits = 90, Reservation_fails = 20045
L2_cache_bank[20]: Access = 200808, Miss = 65680, Miss_rate = 0.327, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[21]: Access = 195671, Miss = 67535, Miss_rate = 0.345, Pending_hits = 88, Reservation_fails = 124
L2_cache_bank[22]: Access = 194490, Miss = 63230, Miss_rate = 0.325, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[23]: Access = 192656, Miss = 66746, Miss_rate = 0.346, Pending_hits = 154, Reservation_fails = 442
L2_total_cache_accesses = 4665446
L2_total_cache_misses = 1565914
L2_total_cache_miss_rate = 0.3356
L2_total_cache_pending_hits = 2570
L2_total_cache_reservation_fails = 149624
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3073256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1137219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 149624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 427684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2544
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4640702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24744
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 87
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 147611
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1926
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=4665446
icnt_total_pkts_simt_to_mem=4665446
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4665446
Req_Network_cycles = 541283
Req_Network_injected_packets_per_cycle =       8.6192 
Req_Network_conflicts_per_cycle =      10.3887
Req_Network_conflicts_per_cycle_util =      11.1466
Req_Bank_Level_Parallism =       9.2480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      35.3912
Req_Network_out_buffer_full_per_cycle =       0.2422
Req_Network_out_buffer_avg_util =      17.9879

Reply_Network_injected_packets_num = 4665446
Reply_Network_cycles = 541283
Reply_Network_injected_packets_per_cycle =        8.6192
Reply_Network_conflicts_per_cycle =        5.3731
Reply_Network_conflicts_per_cycle_util =       5.7804
Reply_Bank_Level_Parallism =       9.2725
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.9351
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2873
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 28 sec (4348 sec)
gpgpu_simulation_rate = 17268 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e83c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e830..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 10196
gpu_sim_insn = 2346426
gpu_ipc =     230.1320
gpu_tot_sim_cycle = 551479
gpu_tot_sim_insn = 77431817
gpu_tot_ipc =     140.4075
gpu_tot_issued_cta = 686
gpu_occupancy = 81.4112% 
gpu_tot_occupancy = 82.7591% 
max_total_param_size = 0
gpu_stall_dramfull = 848934
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1475
partiton_level_parallism_total  =       8.5366
partiton_level_parallism_util =       9.2473
partiton_level_parallism_util_total  =      11.0757
L2_BW  =     181.1632 GB/Sec
L2_BW_total  =     372.8770 GB/Sec
gpu_total_sim_rate=17586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 214048, Miss = 134458, Miss_rate = 0.628, Pending_hits = 2120, Reservation_fails = 449722
	L1D_cache_core[1]: Access = 241367, Miss = 160702, Miss_rate = 0.666, Pending_hits = 2291, Reservation_fails = 453416
	L1D_cache_core[2]: Access = 226600, Miss = 157760, Miss_rate = 0.696, Pending_hits = 2106, Reservation_fails = 407943
	L1D_cache_core[3]: Access = 255627, Miss = 184083, Miss_rate = 0.720, Pending_hits = 2575, Reservation_fails = 485106
	L1D_cache_core[4]: Access = 204654, Miss = 138899, Miss_rate = 0.679, Pending_hits = 2255, Reservation_fails = 404412
	L1D_cache_core[5]: Access = 209237, Miss = 142876, Miss_rate = 0.683, Pending_hits = 2315, Reservation_fails = 404439
	L1D_cache_core[6]: Access = 249702, Miss = 173966, Miss_rate = 0.697, Pending_hits = 2960, Reservation_fails = 443426
	L1D_cache_core[7]: Access = 208551, Miss = 125755, Miss_rate = 0.603, Pending_hits = 1758, Reservation_fails = 353378
	L1D_cache_core[8]: Access = 219752, Miss = 147869, Miss_rate = 0.673, Pending_hits = 2130, Reservation_fails = 426411
	L1D_cache_core[9]: Access = 223947, Miss = 142169, Miss_rate = 0.635, Pending_hits = 2313, Reservation_fails = 474108
	L1D_cache_core[10]: Access = 244174, Miss = 168825, Miss_rate = 0.691, Pending_hits = 2861, Reservation_fails = 382283
	L1D_cache_core[11]: Access = 227779, Miss = 156767, Miss_rate = 0.688, Pending_hits = 2538, Reservation_fails = 467414
	L1D_cache_core[12]: Access = 246983, Miss = 173904, Miss_rate = 0.704, Pending_hits = 2361, Reservation_fails = 464022
	L1D_cache_core[13]: Access = 224153, Miss = 146107, Miss_rate = 0.652, Pending_hits = 2439, Reservation_fails = 382903
	L1D_cache_core[14]: Access = 227391, Miss = 143784, Miss_rate = 0.632, Pending_hits = 2147, Reservation_fails = 455164
	L1D_cache_core[15]: Access = 234035, Miss = 174647, Miss_rate = 0.746, Pending_hits = 2244, Reservation_fails = 505697
	L1D_cache_core[16]: Access = 244263, Miss = 175776, Miss_rate = 0.720, Pending_hits = 2501, Reservation_fails = 453087
	L1D_cache_core[17]: Access = 220105, Miss = 149913, Miss_rate = 0.681, Pending_hits = 2336, Reservation_fails = 412899
	L1D_cache_core[18]: Access = 208114, Miss = 140054, Miss_rate = 0.673, Pending_hits = 2209, Reservation_fails = 398627
	L1D_cache_core[19]: Access = 247853, Miss = 173791, Miss_rate = 0.701, Pending_hits = 2657, Reservation_fails = 426703
	L1D_cache_core[20]: Access = 231117, Miss = 149018, Miss_rate = 0.645, Pending_hits = 2206, Reservation_fails = 372337
	L1D_cache_core[21]: Access = 206383, Miss = 126804, Miss_rate = 0.614, Pending_hits = 2100, Reservation_fails = 433928
	L1D_cache_core[22]: Access = 251408, Miss = 179322, Miss_rate = 0.713, Pending_hits = 2347, Reservation_fails = 453861
	L1D_cache_core[23]: Access = 225534, Miss = 147197, Miss_rate = 0.653, Pending_hits = 2405, Reservation_fails = 430568
	L1D_cache_core[24]: Access = 257403, Miss = 178273, Miss_rate = 0.693, Pending_hits = 2321, Reservation_fails = 507889
	L1D_cache_core[25]: Access = 226741, Miss = 143630, Miss_rate = 0.633, Pending_hits = 2187, Reservation_fails = 300015
	L1D_cache_core[26]: Access = 215808, Miss = 154139, Miss_rate = 0.714, Pending_hits = 2358, Reservation_fails = 390561
	L1D_cache_core[27]: Access = 252796, Miss = 180802, Miss_rate = 0.715, Pending_hits = 2696, Reservation_fails = 522741
	L1D_cache_core[28]: Access = 209040, Miss = 140837, Miss_rate = 0.674, Pending_hits = 2038, Reservation_fails = 332764
	L1D_cache_core[29]: Access = 214974, Miss = 149621, Miss_rate = 0.696, Pending_hits = 2029, Reservation_fails = 438135
	L1D_total_cache_accesses = 6869539
	L1D_total_cache_misses = 4661748
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 69803
	L1D_total_cache_reservation_fails = 12833959
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.307
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2092002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4398811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12833137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 262471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 69803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6823087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46452

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2246746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10586391
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 822
ctas_completed 686, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1878, 2572, 1876, 2575, 3295, 3276, 3950, 3292, 2598, 2487, 2649, 3478, 2772, 3007, 3372, 3298, 2906, 3035, 3217, 2922, 3218, 3216, 2917, 3271, 4289, 3409, 4050, 4469, 3866, 3922, 4200, 3922, 
gpgpu_n_tot_thrd_icount = 103248960
gpgpu_n_tot_w_icount = 3226530
gpgpu_n_stall_shd_mem = 4014806
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4661282
gpgpu_n_mem_write_global = 46452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15848574
gpgpu_n_store_insn = 375838
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 614656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3809943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 204863
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:809066	W0_Idle:625059	W0_Scoreboard:56129197	W1:2145	W2:39669	W3:809	W4:42265	W5:4275	W6:214435	W7:959	W8:52558	W9:882	W10:37566	W11:3317	W12:109350	W13:1042	W14:84152	W15:1187	W16:42471	W17:1890	W18:67552	W19:2567	W20:116730	W21:1083	W22:44303	W23:1748	W24:53674	W25:3156	W26:197232	W27:33312	W28:53272	W29:29403	W30:64567	W31:49879	W32:1869080
single_issue_nums: WS0:806108	WS1:805416	WS2:800907	WS3:814099	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37290256 {8:4661282,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1858080 {40:46452,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 186451280 {40:4661282,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 371616 {8:46452,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 4596 
max_icnt2sh_latency = 283 
averagemflatency = 650 
avg_icnt2mem_latency = 253 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 15 
mrq_lat_table:409023 	13841 	28773 	60666 	110770 	160580 	231281 	308321 	214683 	26291 	8557 	4003 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624243 	2615661 	609557 	657430 	168031 	32804 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1721760 	1104145 	831206 	337154 	494646 	167767 	50380 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1971468 	772085 	706503 	594719 	409627 	196359 	56931 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	294 	41 	200 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        59        63        64        64        64        64        64        57        64        13        12         8        10        10         8 
dram[1]:        64        64        51        52        51        51        54        58        35        61        12        10        21         9         9        10 
dram[2]:        50        59        34        34        48        48        64        64        57        57         8         9        10        11        11        13 
dram[3]:        64        64        60        51        53        53        56        58        61        64         8        13        14         8        14        10 
dram[4]:        59        63        62        64        64        64        64        64        64        64        10         9        10         8         8         8 
dram[5]:        64        64        61        64        61        64        64        64        64        64        10        10         9        13         9         8 
dram[6]:        64        59        52        63        64        64        64        64        64        64        14         8        11         8         8         8 
dram[7]:        64        64        61        61        64        64        64        64        64        64         8        13        10        11        10         8 
dram[8]:        44        50        58        50        53        53        54        54        64        64        10        12        12         8         8         9 
dram[9]:        64        64        64        64        60        60        54        54        64        64         8         8        12        12         9         8 
dram[10]:        64        59        61        49        64        64        64        64        64        64        11         9        15        12        13        12 
dram[11]:        64        64        64        64        64        64        64        64        46        64         9        20        12         8         8        13 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      6588      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932      6658      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      6953 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      6954      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      6840 
average row accesses per activate:
dram[0]:  1.337280  1.429600  1.399804  1.468143  1.388472  1.391166  1.358295  1.351133  1.391030  1.386086  1.408817  1.395103  1.370278  1.338749  1.310929  1.312415 
dram[1]:  1.366123  1.382505  1.440308  1.437010  1.383644  1.424858  1.350457  1.341597  1.367698  1.396421  1.358405  1.402224  1.357201  1.353214  1.332438  1.326839 
dram[2]:  1.358604  1.398865  1.457450  1.475712  1.407488  1.394279  1.333913  1.338004  1.364376  1.397790  1.370256  1.390130  1.363935  1.353464  1.304235  1.332702 
dram[3]:  1.351258  1.385282  1.402918  1.469452  1.400788  1.386610  1.352709  1.324149  1.341923  1.386698  1.351162  1.348619  1.342074  1.344947  1.300248  1.303612 
dram[4]:  1.427186  1.377660  1.419532  1.432549  1.408356  1.390702  1.374209  1.338053  1.391450  1.359066  1.384876  1.359179  1.364213  1.364730  1.304502  1.295608 
dram[5]:  1.421643  1.418880  1.441919  1.422674  1.383074  1.358624  1.359959  1.381932  1.408941  1.387407  1.379322  1.344036  1.334956  1.360377  1.306165  1.326477 
dram[6]:  1.378360  1.428524  1.466138  1.474075  1.389370  1.397260  1.351126  1.371283  1.360536  1.430816  1.374710  1.381751  1.346072  1.374371  1.312025  1.321721 
dram[7]:  1.397985  1.376705  1.417041  1.443537  1.369009  1.400100  1.381011  1.361684  1.408418  1.398218  1.350602  1.369796  1.342425  1.369455  1.347886  1.315583 
dram[8]:  1.461513  1.360354  1.496278  1.448816  1.431961  1.378223  1.370037  1.313391  1.388132  1.351249  1.392582  1.348907  1.389159  1.320336  1.326803  1.302317 
dram[9]:  1.405772  1.360295  1.522371  1.449211  1.547099  1.379768  1.428858  1.352553  1.475389  1.411304  1.430786  1.362994  1.445374  1.345216  1.337051  1.302293 
dram[10]:  1.402373  1.394585  1.469188  1.429076  1.419576  1.415322  1.358701  1.378809  1.424508  1.437683  1.411716  1.418892  1.372093  1.384828  1.311672  1.332660 
dram[11]:  1.362301  1.400034  1.450747  1.482134  1.357033  1.424065  1.361216  1.362066  1.372776  1.443146  1.367216  1.408399  1.332827  1.349715  1.318125  1.328031 
average row locality = 1576834/1140963 = 1.382020
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7886      8315      8564      8662      8311      8262      7715      7663      8352      8247      8380      8412      8246      8133      7660      7691 
dram[1]:      8015      7989      8759      8586      8304      8256      7814      7548      8335      8254      8366      8428      8300      8142      7932      7625 
dram[2]:      7882      8113      8504      8791      8362      8316      7650      7711      8201      8332      7996      8322      8265      8356      7542      7732 
dram[3]:      7821      7811      8147      8805      8162      8429      7510      7718      7948      8280      8071      8191      7907      8168      7346      7541 
dram[4]:      8221      7750      8528      8316      8343      8118      7800      7443      8316      7953      8154      7997      8146      8032      7734      7461 
dram[5]:      8217      8258      8607      8527      8333      8041      7846      7702      8525      8354      8403      8064      7941      8050      7496      7606 
dram[6]:      7973      8684      8656      8904      8163      8649      7595      8042      8197      8905      8291      8551      8188      8431      7587      7733 
dram[7]:      8169      8050      8493      8812      8063      8376      7788      7837      8448      8454      8067      8375      8145      8344      7806      7383 
dram[8]:      8790      7820      9224      8480      8847      7885      8050      7526      8846      8147      8659      8067      8813      7840      8055      7413 
dram[9]:      8800      7904      9402      8523      9382      8189      8517      7554      9270      8269      9028      8088      9133      8086      8148      7492 
dram[10]:      8255      8427      8992      8877      8274      8663      7760      8030      8593      8836      8517      8591      8060      8508      7521      7906 
dram[11]:      7864      8209      8626      8816      7941      8740      7537      7940      8156      8746      8110      8402      7871      8276      7417      7924 
total dram reads = 1573155
bank skew: 9402/7346 = 1.28
chip skew: 135785/127855 = 1.06
number of total write accesses:
dram[0]:        73        74        72        74        78        71        83        82        77        76        69        73        58        64        17        16 
dram[1]:        79        79        73        86        69        73        73        79        74        68        53        65        62        65        15        12 
dram[2]:        72        72        76        71        73        67        79        79        68        63        66        60        60        58        12        12 
dram[3]:        70        69        74        76        73        73        80        70        68        68        50        50        77        45        12        12 
dram[4]:        70        72        70        70        65        69        76        76        64        71        50        56        72        66        12        12 
dram[5]:        74        78        68        67        66        65        72        73        61        69        57        57        54        79        13        14 
dram[6]:        83        71        77        74        69        70        78        81        71        69        57        69        61        73        21        21 
dram[7]:        68        73        72        74        74        85        78        75        70        75        54        60        61        62        17        16 
dram[8]:        74        68        74        81        78        80        80        76        71        78        56        62        68        55        16        18 
dram[9]:        68        65        79        78        79        72        88        74        72        69        61        59        61        70        16        16 
dram[10]:        70        71        69        71        76        70        82        80        76        79        56        58        69        61        22        18 
dram[11]:        71        78        68        71        66        67        81        75        74        83        53        64        57        46        26        21 
total dram writes = 12125
bank skew: 88/12 = 7.33
chip skew: 1057/967 = 1.09
average mf latency per bank:
dram[0]:       1776      1792      1725      1786      1708      1746      1717      1720      1670      1719      1690      1651      1685      1691      1707      1732
dram[1]:       1723      1826      1722      1774      1650      1752      1611      1724      1641      1690      1614      1670      1593      1697      1652      1757
dram[2]:       1764      1781      1801      1771      1684      1693      1696      1666      1661      1680      1663      1649      1667      1657      1732      1715
dram[3]:       2183      1895      2193      1814      2086      1723      2079      1742      2027      1732      1963      1675      2053      1713      2157      1804
dram[4]:       2025      1829      1995      1791      1971      1741      1959      1731      1913      1719      1878      1653      1907      1721      1931      1743
dram[5]:       1834      1721      1798      1695      1747      1661      1758      1710      1742      1623      1671      1594      1714      1647      1782      1674
dram[6]:       2403      1846      2364      1863      2275      1744      2317      1760      2258      1762      2138      1704      2223      1749      2405      1829
dram[7]:       1806      1892      1826      1832      1767      1767      1751      1800      1725      1799      1689      1694      1704      1760      1774      1858
dram[8]:       3684      2253      3682      2286      3425      2206      3346      2117      3295      2118      3197      1996      3397      2131      3595      2239
dram[9]:       2355      2035      2314      2072      2436      2003      2412      2004      2356      2006      2222      1890      2275      2027      2331      2069
dram[10]:       1720      1705      1690      1684      1715      1661      1668      1615      1628      1640      1569      1611      1963      1637      1669      1663
dram[11]:       1864      2391      1856      2367      1830      2211      1840      2169      1770      2213      1733      2169      1795      2221      1864      2362
maximum mf latency per bank:
dram[0]:       3551      5124      3690      4634      4728      3161      5850      4044      3564      3349      4525      3282      3485      3527      3456      3436
dram[1]:       3484      5197      3778      3650      3577      3711      3428      3455      3712      3387      4041      3371      3914      3578      3494      3380
dram[2]:       4968      4966      5012      4873      3277      4199      3576      3156      3602      3274      3396      3505      3346      3318      3482      3116
dram[3]:       6509      5183      6665      4099      5221      3562      5084      3687      4566      3733      4684      3647      4941      3764      4504      3609
dram[4]:       5285      4870      4115      4306      4184      3662      5526      3373      4267      3913      3784      3466      3812      3928      3765      3644
dram[5]:       6470      4049      4757      3864      3824      3600      3808      6181      3633      3324      4259      3443      3752      3637      3714      3537
dram[6]:       7155      4183      6960      4892      5289      3606      5492      3473      5497      3764      5339      3561      5462      3513      5839      3754
dram[7]:       5202      4665      5585      4673      5840      3634      3690      4076      3625      3835      3297      4027      3419      3888      3560      5834
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4248      6549      4055      6351      3882      6645      4398      7651      4162
dram[9]:       3475      6070      4791      6252      5377      4103      4243      3979      3671      4514      3615      3814      3844      5224      3602      3891
dram[10]:       4679      3421      4109      3426      3973      3277      3789      5390      3439      3741      3241      4202      5293      3563      3423      3561
dram[11]:       5367      5894      4674      6318      3589      5048      5694      5444      3845      5052      3787      4831      3754      5114      3712      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1137709 n_act=94991 n_pre=94975 n_ref_event=0 n_req=130837 n_rd=130499 n_rd_L2_A=0 n_write=0 n_wr_bk=1057 bw_util=0.3721
n_activity=1288502 dram_eff=0.4084
bk0: 7886a 609898i bk1: 8315a 595230i bk2: 8564a 586521i bk3: 8662a 586189i bk4: 8311a 585647i bk5: 8262a 593864i bk6: 7715a 623007i bk7: 7663a 631598i bk8: 8352a 596047i bk9: 8247a 588425i bk10: 8380a 579515i bk11: 8412a 588401i bk12: 8246a 585279i bk13: 8133a 595200i bk14: 7660a 627807i bk15: 7691a 628324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274059
Row_Buffer_Locality_read = 0.274194
Row_Buffer_Locality_write = 0.221893
Bank_Level_Parallism = 10.412907
Bank_Level_Parallism_Col = 2.367919
Bank_Level_Parallism_Ready = 1.083601
write_to_read_ratio_blp_rw_average = 0.071149
GrpLevelPara = 2.036905 

BW Util details:
bwutil = 0.372088 
total_CMD = 1414246 
util_bw = 526224 
Wasted_Col = 701548 
Wasted_Row = 37257 
Idle = 149217 

BW Util Bottlenecks: 
RCDc_limit = 1318968 
RCDWRc_limit = 1839 
WTRc_limit = 23682 
RTWc_limit = 160081 
CCDLc_limit = 148127 
rwq = 0 
CCDLc_limit_alone = 135514 
WTRc_limit_alone = 22536 
RTWc_limit_alone = 148614 

Commands details: 
total_CMD = 1414246 
n_nop = 1137709 
Read = 130499 
Write = 0 
L2_Alloc = 0 
L2_WB = 1057 
n_act = 94991 
n_pre = 94975 
n_ref = 0 
n_req = 130837 
total_req = 131556 

Dual Bus Interface Util: 
issued_total_row = 189966 
issued_total_col = 131556 
Row_Bus_Util =  0.134323 
CoL_Bus_Util = 0.093022 
Either_Row_CoL_Bus_Util = 0.195537 
Issued_on_Two_Bus_Simul_Util = 0.031808 
issued_two_Eff = 0.162673 
queue_avg = 31.100100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1138952 n_act=95155 n_pre=95139 n_ref_event=0 n_req=130969 n_rd=130653 n_rd_L2_A=0 n_write=0 n_wr_bk=1025 bw_util=0.3724
n_activity=1294213 dram_eff=0.407
bk0: 8015a 598264i bk1: 7989a 606518i bk2: 8759a 577427i bk3: 8586a 592169i bk4: 8304a 590935i bk5: 8256a 621351i bk6: 7814a 642759i bk7: 7548a 648350i bk8: 8335a 586277i bk9: 8254a 599278i bk10: 8366a 582108i bk11: 8428a 607480i bk12: 8300a 583126i bk13: 8142a 608397i bk14: 7932a 614369i bk15: 7625a 635423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273530
Row_Buffer_Locality_read = 0.273664
Row_Buffer_Locality_write = 0.218354
Bank_Level_Parallism = 10.299453
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.085498
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.372433 
total_CMD = 1414246 
util_bw = 526712 
Wasted_Col = 703710 
Wasted_Row = 39540 
Idle = 144284 

BW Util Bottlenecks: 
RCDc_limit = 1320662 
RCDWRc_limit = 1669 
WTRc_limit = 22759 
RTWc_limit = 117847 
CCDLc_limit = 146179 
rwq = 0 
CCDLc_limit_alone = 136929 
WTRc_limit_alone = 21650 
RTWc_limit_alone = 109706 

Commands details: 
total_CMD = 1414246 
n_nop = 1138952 
Read = 130653 
Write = 0 
L2_Alloc = 0 
L2_WB = 1025 
n_act = 95155 
n_pre = 95139 
n_ref = 0 
n_req = 130969 
total_req = 131678 

Dual Bus Interface Util: 
issued_total_row = 190294 
issued_total_col = 131678 
Row_Bus_Util =  0.134555 
CoL_Bus_Util = 0.093108 
Either_Row_CoL_Bus_Util = 0.194658 
Issued_on_Two_Bus_Simul_Util = 0.033006 
issued_two_Eff = 0.169557 
queue_avg = 28.281244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1139720 n_act=94636 n_pre=94620 n_ref_event=0 n_req=130376 n_rd=130075 n_rd_L2_A=0 n_write=0 n_wr_bk=988 bw_util=0.3707
n_activity=1291511 dram_eff=0.4059
bk0: 7882a 613477i bk1: 8113a 619634i bk2: 8504a 580198i bk3: 8791a 584406i bk4: 8362a 592653i bk5: 8316a 601368i bk6: 7650a 643375i bk7: 7711a 651545i bk8: 8201a 610780i bk9: 8332a 605015i bk10: 7996a 612460i bk11: 8322a 608086i bk12: 8265a 593314i bk13: 8356a 592131i bk14: 7542a 646550i bk15: 7732a 641290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274207
Row_Buffer_Locality_read = 0.274365
Row_Buffer_Locality_write = 0.205980
Bank_Level_Parallism = 10.231767
Bank_Level_Parallism_Col = 2.305156
Bank_Level_Parallism_Ready = 1.080847
write_to_read_ratio_blp_rw_average = 0.056544
GrpLevelPara = 1.996350 

BW Util details:
bwutil = 0.370694 
total_CMD = 1414246 
util_bw = 524252 
Wasted_Col = 704130 
Wasted_Row = 39725 
Idle = 146139 

BW Util Bottlenecks: 
RCDc_limit = 1316797 
RCDWRc_limit = 1653 
WTRc_limit = 22503 
RTWc_limit = 124738 
CCDLc_limit = 145698 
rwq = 0 
CCDLc_limit_alone = 136384 
WTRc_limit_alone = 21465 
RTWc_limit_alone = 116462 

Commands details: 
total_CMD = 1414246 
n_nop = 1139720 
Read = 130075 
Write = 0 
L2_Alloc = 0 
L2_WB = 988 
n_act = 94636 
n_pre = 94620 
n_ref = 0 
n_req = 130376 
total_req = 131063 

Dual Bus Interface Util: 
issued_total_row = 189256 
issued_total_col = 131063 
Row_Bus_Util =  0.133821 
CoL_Bus_Util = 0.092673 
Either_Row_CoL_Bus_Util = 0.194115 
Issued_on_Two_Bus_Simul_Util = 0.032380 
issued_two_Eff = 0.166808 
queue_avg = 29.279291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1141418 n_act=94072 n_pre=94056 n_ref_event=0 n_req=128143 n_rd=127855 n_rd_L2_A=0 n_write=0 n_wr_bk=967 bw_util=0.3644
n_activity=1288985 dram_eff=0.3998
bk0: 7821a 630546i bk1: 7811a 637269i bk2: 8147a 612220i bk3: 8805a 592628i bk4: 8162a 620952i bk5: 8429a 601921i bk6: 7510a 646743i bk7: 7718a 642929i bk8: 7948a 627081i bk9: 8280a 612453i bk10: 8071a 626561i bk11: 8191a 615131i bk12: 7907a 621928i bk13: 8168a 613387i bk14: 7346a 663012i bk15: 7541a 646922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.265961
Row_Buffer_Locality_read = 0.266122
Row_Buffer_Locality_write = 0.194444
Bank_Level_Parallism = 10.093534
Bank_Level_Parallism_Col = 2.273609
Bank_Level_Parallism_Ready = 1.085991
write_to_read_ratio_blp_rw_average = 0.050736
GrpLevelPara = 1.976914 

BW Util details:
bwutil = 0.364355 
total_CMD = 1414246 
util_bw = 515288 
Wasted_Col = 707681 
Wasted_Row = 40908 
Idle = 150369 

BW Util Bottlenecks: 
RCDc_limit = 1322710 
RCDWRc_limit = 1649 
WTRc_limit = 22875 
RTWc_limit = 108934 
CCDLc_limit = 139923 
rwq = 0 
CCDLc_limit_alone = 131405 
WTRc_limit_alone = 21704 
RTWc_limit_alone = 101587 

Commands details: 
total_CMD = 1414246 
n_nop = 1141418 
Read = 127855 
Write = 0 
L2_Alloc = 0 
L2_WB = 967 
n_act = 94072 
n_pre = 94056 
n_ref = 0 
n_req = 128143 
total_req = 128822 

Dual Bus Interface Util: 
issued_total_row = 188128 
issued_total_col = 128822 
Row_Bus_Util =  0.133024 
CoL_Bus_Util = 0.091089 
Either_Row_CoL_Bus_Util = 0.192914 
Issued_on_Two_Bus_Simul_Util = 0.031198 
issued_two_Eff = 0.161721 
queue_avg = 27.842047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1142308 n_act=93557 n_pre=93541 n_ref_event=0 n_req=128595 n_rd=128312 n_rd_L2_A=0 n_write=0 n_wr_bk=971 bw_util=0.3657
n_activity=1285519 dram_eff=0.4023
bk0: 8221a 612241i bk1: 7750a 640887i bk2: 8528a 604261i bk3: 8316a 615332i bk4: 8343a 610772i bk5: 8118a 614172i bk6: 7800a 653656i bk7: 7443a 671868i bk8: 8316a 600251i bk9: 7953a 623279i bk10: 8154a 631659i bk11: 7997a 638359i bk12: 8146a 613494i bk13: 8032a 629985i bk14: 7734a 633950i bk15: 7461a 648151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272546
Row_Buffer_Locality_read = 0.272741
Row_Buffer_Locality_write = 0.183746
Bank_Level_Parallism = 10.100769
Bank_Level_Parallism_Col = 2.306072
Bank_Level_Parallism_Ready = 1.083385
write_to_read_ratio_blp_rw_average = 0.056359
GrpLevelPara = 1.996678 

BW Util details:
bwutil = 0.365659 
total_CMD = 1414246 
util_bw = 517132 
Wasted_Col = 701289 
Wasted_Row = 41677 
Idle = 154148 

BW Util Bottlenecks: 
RCDc_limit = 1308100 
RCDWRc_limit = 1608 
WTRc_limit = 20083 
RTWc_limit = 127334 
CCDLc_limit = 141643 
rwq = 0 
CCDLc_limit_alone = 131541 
WTRc_limit_alone = 19008 
RTWc_limit_alone = 118307 

Commands details: 
total_CMD = 1414246 
n_nop = 1142308 
Read = 128312 
Write = 0 
L2_Alloc = 0 
L2_WB = 971 
n_act = 93557 
n_pre = 93541 
n_ref = 0 
n_req = 128595 
total_req = 129283 

Dual Bus Interface Util: 
issued_total_row = 187098 
issued_total_col = 129283 
Row_Bus_Util =  0.132295 
CoL_Bus_Util = 0.091415 
Either_Row_CoL_Bus_Util = 0.192285 
Issued_on_Two_Bus_Simul_Util = 0.031425 
issued_two_Eff = 0.163431 
queue_avg = 29.060774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1139450 n_act=94564 n_pre=94548 n_ref_event=0 n_req=130250 n_rd=129970 n_rd_L2_A=0 n_write=0 n_wr_bk=967 bw_util=0.3703
n_activity=1291773 dram_eff=0.4054
bk0: 8217a 604580i bk1: 8258a 595139i bk2: 8607a 584805i bk3: 8527a 594351i bk4: 8333a 602286i bk5: 8041a 622360i bk6: 7846a 645139i bk7: 7702a 643130i bk8: 8525a 584506i bk9: 8354a 610609i bk10: 8403a 600471i bk11: 8064a 627136i bk12: 7941a 628797i bk13: 8050a 609372i bk14: 7496a 648056i bk15: 7606a 644892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274058
Row_Buffer_Locality_read = 0.274186
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 10.202231
Bank_Level_Parallism_Col = 2.281841
Bank_Level_Parallism_Ready = 1.079463
write_to_read_ratio_blp_rw_average = 0.049654
GrpLevelPara = 1.983877 

BW Util details:
bwutil = 0.370337 
total_CMD = 1414246 
util_bw = 523748 
Wasted_Col = 703185 
Wasted_Row = 40222 
Idle = 147091 

BW Util Bottlenecks: 
RCDc_limit = 1316993 
RCDWRc_limit = 1577 
WTRc_limit = 20646 
RTWc_limit = 108587 
CCDLc_limit = 143928 
rwq = 0 
CCDLc_limit_alone = 134990 
WTRc_limit_alone = 19633 
RTWc_limit_alone = 100662 

Commands details: 
total_CMD = 1414246 
n_nop = 1139450 
Read = 129970 
Write = 0 
L2_Alloc = 0 
L2_WB = 967 
n_act = 94564 
n_pre = 94548 
n_ref = 0 
n_req = 130250 
total_req = 130937 

Dual Bus Interface Util: 
issued_total_row = 189112 
issued_total_col = 130937 
Row_Bus_Util =  0.133719 
CoL_Bus_Util = 0.092584 
Either_Row_CoL_Bus_Util = 0.194306 
Issued_on_Two_Bus_Simul_Util = 0.031998 
issued_two_Eff = 0.164679 
queue_avg = 28.471767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4718
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1136548 n_act=95923 n_pre=95907 n_ref_event=0 n_req=132876 n_rd=132549 n_rd_L2_A=0 n_write=0 n_wr_bk=1045 bw_util=0.3779
n_activity=1294833 dram_eff=0.4127
bk0: 7973a 592495i bk1: 8684a 564957i bk2: 8656a 558283i bk3: 8904a 544235i bk4: 8163a 595806i bk5: 8649a 560027i bk6: 7595a 635007i bk7: 8042a 626509i bk8: 8197a 571999i bk9: 8905a 557710i bk10: 8291a 583954i bk11: 8551a 565960i bk12: 8188a 581628i bk13: 8431a 567063i bk14: 7587a 620464i bk15: 7733a 608011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278177
Row_Buffer_Locality_read = 0.278267
Row_Buffer_Locality_write = 0.241590
Bank_Level_Parallism = 10.570729
Bank_Level_Parallism_Col = 2.355083
Bank_Level_Parallism_Ready = 1.083118
write_to_read_ratio_blp_rw_average = 0.065355
GrpLevelPara = 2.032865 

BW Util details:
bwutil = 0.377852 
total_CMD = 1414246 
util_bw = 534376 
Wasted_Col = 702056 
Wasted_Row = 35164 
Idle = 142650 

BW Util Bottlenecks: 
RCDc_limit = 1321896 
RCDWRc_limit = 1672 
WTRc_limit = 23189 
RTWc_limit = 144783 
CCDLc_limit = 151832 
rwq = 0 
CCDLc_limit_alone = 140539 
WTRc_limit_alone = 22024 
RTWc_limit_alone = 134655 

Commands details: 
total_CMD = 1414246 
n_nop = 1136548 
Read = 132549 
Write = 0 
L2_Alloc = 0 
L2_WB = 1045 
n_act = 95923 
n_pre = 95907 
n_ref = 0 
n_req = 132876 
total_req = 133594 

Dual Bus Interface Util: 
issued_total_row = 191830 
issued_total_col = 133594 
Row_Bus_Util =  0.135641 
CoL_Bus_Util = 0.094463 
Either_Row_CoL_Bus_Util = 0.196358 
Issued_on_Two_Bus_Simul_Util = 0.033747 
issued_two_Eff = 0.171863 
queue_avg = 31.919819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1138919 n_act=94986 n_pre=94970 n_ref_event=0 n_req=130922 n_rd=130610 n_rd_L2_A=0 n_write=0 n_wr_bk=1014 bw_util=0.3723
n_activity=1293550 dram_eff=0.407
bk0: 8169a 600377i bk1: 8050a 611118i bk2: 8493a 577117i bk3: 8812a 563658i bk4: 8063a 601472i bk5: 8376a 595363i bk6: 7788a 633286i bk7: 7837a 633693i bk8: 8448a 590967i bk9: 8454a 585690i bk10: 8067a 617092i bk11: 8375a 592425i bk12: 8145a 597051i bk13: 8344a 571588i bk14: 7806a 629938i bk15: 7383a 651312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274560
Row_Buffer_Locality_read = 0.274849
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 10.343034
Bank_Level_Parallism_Col = 2.324434
Bank_Level_Parallism_Ready = 1.083566
write_to_read_ratio_blp_rw_average = 0.061515
GrpLevelPara = 2.006318 

BW Util details:
bwutil = 0.372280 
total_CMD = 1414246 
util_bw = 526496 
Wasted_Col = 703941 
Wasted_Row = 38280 
Idle = 145529 

BW Util Bottlenecks: 
RCDc_limit = 1319123 
RCDWRc_limit = 1803 
WTRc_limit = 23871 
RTWc_limit = 132417 
CCDLc_limit = 146475 
rwq = 0 
CCDLc_limit_alone = 135975 
WTRc_limit_alone = 22711 
RTWc_limit_alone = 123077 

Commands details: 
total_CMD = 1414246 
n_nop = 1138919 
Read = 130610 
Write = 0 
L2_Alloc = 0 
L2_WB = 1014 
n_act = 94986 
n_pre = 94970 
n_ref = 0 
n_req = 130922 
total_req = 131624 

Dual Bus Interface Util: 
issued_total_row = 189956 
issued_total_col = 131624 
Row_Bus_Util =  0.134316 
CoL_Bus_Util = 0.093070 
Either_Row_CoL_Bus_Util = 0.194681 
Issued_on_Two_Bus_Simul_Util = 0.032705 
issued_two_Eff = 0.167993 
queue_avg = 30.395775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3958
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1133672 n_act=96169 n_pre=96153 n_ref_event=0 n_req=132778 n_rd=132462 n_rd_L2_A=0 n_write=0 n_wr_bk=1035 bw_util=0.3776
n_activity=1295605 dram_eff=0.4122
bk0: 8790a 579489i bk1: 7820a 615731i bk2: 9224a 548257i bk3: 8480a 584883i bk4: 8847a 556289i bk5: 7885a 594318i bk6: 8050a 619721i bk7: 7526a 647632i bk8: 8846a 556785i bk9: 8147a 608268i bk10: 8659a 581729i bk11: 8067a 614100i bk12: 8813a 560838i bk13: 7840a 617714i bk14: 8055a 591293i bk15: 7413a 656037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275791
Row_Buffer_Locality_read = 0.275936
Row_Buffer_Locality_write = 0.215190
Bank_Level_Parallism = 10.401718
Bank_Level_Parallism_Col = 2.393269
Bank_Level_Parallism_Ready = 1.082981
write_to_read_ratio_blp_rw_average = 0.078137
GrpLevelPara = 2.050389 

BW Util details:
bwutil = 0.377578 
total_CMD = 1414246 
util_bw = 533988 
Wasted_Col = 704980 
Wasted_Row = 34049 
Idle = 141229 

BW Util Bottlenecks: 
RCDc_limit = 1329558 
RCDWRc_limit = 1718 
WTRc_limit = 23255 
RTWc_limit = 174185 
CCDLc_limit = 150724 
rwq = 0 
CCDLc_limit_alone = 137460 
WTRc_limit_alone = 22101 
RTWc_limit_alone = 162075 

Commands details: 
total_CMD = 1414246 
n_nop = 1133672 
Read = 132462 
Write = 0 
L2_Alloc = 0 
L2_WB = 1035 
n_act = 96169 
n_pre = 96153 
n_ref = 0 
n_req = 132778 
total_req = 133497 

Dual Bus Interface Util: 
issued_total_row = 192322 
issued_total_col = 133497 
Row_Bus_Util =  0.135989 
CoL_Bus_Util = 0.094394 
Either_Row_CoL_Bus_Util = 0.198391 
Issued_on_Two_Bus_Simul_Util = 0.031992 
issued_two_Eff = 0.161259 
queue_avg = 32.123100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1132257 n_act=96466 n_pre=96450 n_ref_event=0 n_req=136099 n_rd=135785 n_rd_L2_A=0 n_write=0 n_wr_bk=1027 bw_util=0.387
n_activity=1294792 dram_eff=0.4227
bk0: 8800a 532300i bk1: 7904a 587899i bk2: 9402a 522077i bk3: 8523a 554799i bk4: 9382a 525343i bk5: 8189a 571286i bk6: 8517a 548448i bk7: 7554a 618692i bk8: 9270a 498243i bk9: 8269a 552807i bk10: 9028a 528328i bk11: 8088a 593035i bk12: 9133a 526541i bk13: 8086a 549439i bk14: 8148a 559221i bk15: 7492a 618508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291281
Row_Buffer_Locality_read = 0.291380
Row_Buffer_Locality_write = 0.248408
Bank_Level_Parallism = 10.923067
Bank_Level_Parallism_Col = 2.428570
Bank_Level_Parallism_Ready = 1.086470
write_to_read_ratio_blp_rw_average = 0.077511
GrpLevelPara = 2.079989 

BW Util details:
bwutil = 0.386954 
total_CMD = 1414246 
util_bw = 547248 
Wasted_Col = 691266 
Wasted_Row = 33566 
Idle = 142166 

BW Util Bottlenecks: 
RCDc_limit = 1306168 
RCDWRc_limit = 1591 
WTRc_limit = 21693 
RTWc_limit = 174428 
CCDLc_limit = 157114 
rwq = 0 
CCDLc_limit_alone = 144045 
WTRc_limit_alone = 20669 
RTWc_limit_alone = 162383 

Commands details: 
total_CMD = 1414246 
n_nop = 1132257 
Read = 135785 
Write = 0 
L2_Alloc = 0 
L2_WB = 1027 
n_act = 96466 
n_pre = 96450 
n_ref = 0 
n_req = 136099 
total_req = 136812 

Dual Bus Interface Util: 
issued_total_row = 192916 
issued_total_col = 136812 
Row_Bus_Util =  0.136409 
CoL_Bus_Util = 0.096738 
Either_Row_CoL_Bus_Util = 0.199392 
Issued_on_Two_Bus_Simul_Util = 0.033756 
issued_two_Eff = 0.169294 
queue_avg = 36.618099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6181
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1135876 n_act=95918 n_pre=95902 n_ref_event=0 n_req=134107 n_rd=133810 n_rd_L2_A=0 n_write=0 n_wr_bk=1028 bw_util=0.3814
n_activity=1293381 dram_eff=0.417
bk0: 8255a 580078i bk1: 8427a 560349i bk2: 8992a 544870i bk3: 8877a 541543i bk4: 8274a 585481i bk5: 8663a 556898i bk6: 7760a 605897i bk7: 8030a 597624i bk8: 8593a 564461i bk9: 8836a 537334i bk10: 8517a 574056i bk11: 8591a 575948i bk12: 8060a 577384i bk13: 8508a 560147i bk14: 7521a 627745i bk15: 7906a 598331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284840
Row_Buffer_Locality_read = 0.284986
Row_Buffer_Locality_write = 0.218855
Bank_Level_Parallism = 10.703523
Bank_Level_Parallism_Col = 2.345950
Bank_Level_Parallism_Ready = 1.083268
write_to_read_ratio_blp_rw_average = 0.057570
GrpLevelPara = 2.022041 

BW Util details:
bwutil = 0.381371 
total_CMD = 1414246 
util_bw = 539352 
Wasted_Col = 694732 
Wasted_Row = 35675 
Idle = 144487 

BW Util Bottlenecks: 
RCDc_limit = 1309412 
RCDWRc_limit = 1651 
WTRc_limit = 21393 
RTWc_limit = 130601 
CCDLc_limit = 152265 
rwq = 0 
CCDLc_limit_alone = 142342 
WTRc_limit_alone = 20291 
RTWc_limit_alone = 121780 

Commands details: 
total_CMD = 1414246 
n_nop = 1135876 
Read = 133810 
Write = 0 
L2_Alloc = 0 
L2_WB = 1028 
n_act = 95918 
n_pre = 95902 
n_ref = 0 
n_req = 134107 
total_req = 134838 

Dual Bus Interface Util: 
issued_total_row = 191820 
issued_total_col = 134838 
Row_Bus_Util =  0.135634 
CoL_Bus_Util = 0.095343 
Either_Row_CoL_Bus_Util = 0.196833 
Issued_on_Two_Bus_Simul_Util = 0.034144 
issued_two_Eff = 0.173467 
queue_avg = 32.803940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8039
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1414246 n_nop=1138412 n_act=94647 n_pre=94631 n_ref_event=0 n_req=130882 n_rd=130575 n_rd_L2_A=0 n_write=0 n_wr_bk=1001 bw_util=0.3721
n_activity=1290563 dram_eff=0.4078
bk0: 7864a 597670i bk1: 8209a 590965i bk2: 8626a 581188i bk3: 8816a 567133i bk4: 7941a 617311i bk5: 8740a 561822i bk6: 7537a 631273i bk7: 7940a 612709i bk8: 8156a 600486i bk9: 8746a 569163i bk10: 8110a 614386i bk11: 8402a 596858i bk12: 7871a 628657i bk13: 8276a 595230i bk14: 7417a 653203i bk15: 7924a 610235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276929
Row_Buffer_Locality_read = 0.276983
Row_Buffer_Locality_write = 0.254072
Bank_Level_Parallism = 10.390321
Bank_Level_Parallism_Col = 2.373884
Bank_Level_Parallism_Ready = 1.087772
write_to_read_ratio_blp_rw_average = 0.073064
GrpLevelPara = 2.041419 

BW Util details:
bwutil = 0.372145 
total_CMD = 1414246 
util_bw = 526304 
Wasted_Col = 699560 
Wasted_Row = 39401 
Idle = 148981 

BW Util Bottlenecks: 
RCDc_limit = 1311534 
RCDWRc_limit = 1597 
WTRc_limit = 21432 
RTWc_limit = 161544 
CCDLc_limit = 147737 
rwq = 0 
CCDLc_limit_alone = 135508 
WTRc_limit_alone = 20274 
RTWc_limit_alone = 150473 

Commands details: 
total_CMD = 1414246 
n_nop = 1138412 
Read = 130575 
Write = 0 
L2_Alloc = 0 
L2_WB = 1001 
n_act = 94647 
n_pre = 94631 
n_ref = 0 
n_req = 130882 
total_req = 131576 

Dual Bus Interface Util: 
issued_total_row = 189278 
issued_total_col = 131576 
Row_Bus_Util =  0.133837 
CoL_Bus_Util = 0.093036 
Either_Row_CoL_Bus_Util = 0.195040 
Issued_on_Two_Bus_Simul_Util = 0.031833 
issued_two_Eff = 0.163214 
queue_avg = 31.352877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198236, Miss = 65176, Miss_rate = 0.329, Pending_hits = 133, Reservation_fails = 4
L2_cache_bank[1]: Access = 194560, Miss = 65434, Miss_rate = 0.336, Pending_hits = 102, Reservation_fails = 3291
L2_cache_bank[2]: Access = 196336, Miss = 65862, Miss_rate = 0.335, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[3]: Access = 196039, Miss = 64876, Miss_rate = 0.331, Pending_hits = 115, Reservation_fails = 696
L2_cache_bank[4]: Access = 195314, Miss = 64449, Miss_rate = 0.330, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 195416, Miss = 65711, Miss_rate = 0.336, Pending_hits = 92, Reservation_fails = 424
L2_cache_bank[6]: Access = 195547, Miss = 62966, Miss_rate = 0.322, Pending_hits = 133, Reservation_fails = 49
L2_cache_bank[7]: Access = 194468, Miss = 64977, Miss_rate = 0.334, Pending_hits = 90, Reservation_fails = 110
L2_cache_bank[8]: Access = 197198, Miss = 65276, Miss_rate = 0.331, Pending_hits = 108, Reservation_fails = 14102
L2_cache_bank[9]: Access = 193339, Miss = 63102, Miss_rate = 0.326, Pending_hits = 108, Reservation_fails = 2767
L2_cache_bank[10]: Access = 196454, Miss = 65383, Miss_rate = 0.333, Pending_hits = 112, Reservation_fails = 5843
L2_cache_bank[11]: Access = 195561, Miss = 64636, Miss_rate = 0.331, Pending_hits = 98, Reservation_fails = 204
L2_cache_bank[12]: Access = 195301, Miss = 64687, Miss_rate = 0.331, Pending_hits = 75, Reservation_fails = 2857
L2_cache_bank[13]: Access = 195789, Miss = 67945, Miss_rate = 0.347, Pending_hits = 79, Reservation_fails = 687
L2_cache_bank[14]: Access = 195679, Miss = 65013, Miss_rate = 0.332, Pending_hits = 78, Reservation_fails = 1354
L2_cache_bank[15]: Access = 194936, Miss = 65682, Miss_rate = 0.337, Pending_hits = 104, Reservation_fails = 122
L2_cache_bank[16]: Access = 198053, Miss = 69332, Miss_rate = 0.350, Pending_hits = 224, Reservation_fails = 59766
L2_cache_bank[17]: Access = 193235, Miss = 63222, Miss_rate = 0.327, Pending_hits = 134, Reservation_fails = 16966
L2_cache_bank[18]: Access = 198103, Miss = 71741, Miss_rate = 0.362, Pending_hits = 152, Reservation_fails = 19771
L2_cache_bank[19]: Access = 197640, Miss = 64145, Miss_rate = 0.325, Pending_hits = 94, Reservation_fails = 20045
L2_cache_bank[20]: Access = 202478, Miss = 66022, Miss_rate = 0.326, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[21]: Access = 197368, Miss = 67875, Miss_rate = 0.344, Pending_hits = 88, Reservation_fails = 124
L2_cache_bank[22]: Access = 196201, Miss = 63567, Miss_rate = 0.324, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[23]: Access = 194483, Miss = 67088, Miss_rate = 0.345, Pending_hits = 154, Reservation_fails = 442
L2_total_cache_accesses = 4707734
L2_total_cache_misses = 1574167
L2_total_cache_miss_rate = 0.3344
L2_total_cache_pending_hits = 2606
L2_total_cache_reservation_fails = 149624
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3085547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1139055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 149624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 434101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2580
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4661282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46452
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 87
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 147611
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1926
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=4707734
icnt_total_pkts_simt_to_mem=4707734
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4707734
Req_Network_cycles = 551479
Req_Network_injected_packets_per_cycle =       8.5366 
Req_Network_conflicts_per_cycle =      10.2378
Req_Network_conflicts_per_cycle_util =      11.0911
Req_Bank_Level_Parallism =       9.2480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      34.7750
Req_Network_out_buffer_full_per_cycle =       0.2377
Req_Network_out_buffer_avg_util =      17.6585

Reply_Network_injected_packets_num = 4707734
Reply_Network_cycles = 551479
Reply_Network_injected_packets_per_cycle =        8.5366
Reply_Network_conflicts_per_cycle =        5.3153
Reply_Network_conflicts_per_cycle_util =       5.7728
Reply_Bank_Level_Parallism =       9.2715
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.8585
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2846
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 23 sec (4403 sec)
gpgpu_simulation_rate = 17586 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 10920000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e80c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e800..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 506280
gpu_sim_insn = 52292442
gpu_ipc =     103.2876
gpu_tot_sim_cycle = 1057759
gpu_tot_sim_insn = 129724259
gpu_tot_ipc =     122.6407
gpu_tot_issued_cta = 1029
gpu_occupancy = 82.4921% 
gpu_tot_occupancy = 82.6314% 
max_total_param_size = 0
gpu_stall_dramfull = 2187864
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.7336
partiton_level_parallism_total  =       8.6309
partiton_level_parallism_util =       9.7250
partiton_level_parallism_util_total  =      10.3776
L2_BW  =     381.4840 GB/Sec
L2_BW_total  =     376.9966 GB/Sec
gpu_total_sim_rate=15474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 426382, Miss = 278806, Miss_rate = 0.654, Pending_hits = 5107, Reservation_fails = 847146
	L1D_cache_core[1]: Access = 454857, Miss = 325101, Miss_rate = 0.715, Pending_hits = 6315, Reservation_fails = 879258
	L1D_cache_core[2]: Access = 424801, Miss = 279110, Miss_rate = 0.657, Pending_hits = 4443, Reservation_fails = 744153
	L1D_cache_core[3]: Access = 479637, Miss = 344267, Miss_rate = 0.718, Pending_hits = 5652, Reservation_fails = 929276
	L1D_cache_core[4]: Access = 415357, Miss = 285860, Miss_rate = 0.688, Pending_hits = 5179, Reservation_fails = 817820
	L1D_cache_core[5]: Access = 404720, Miss = 272792, Miss_rate = 0.674, Pending_hits = 4807, Reservation_fails = 776963
	L1D_cache_core[6]: Access = 444156, Miss = 312796, Miss_rate = 0.704, Pending_hits = 5133, Reservation_fails = 857656
	L1D_cache_core[7]: Access = 397538, Miss = 265502, Miss_rate = 0.668, Pending_hits = 4532, Reservation_fails = 775908
	L1D_cache_core[8]: Access = 451140, Miss = 312711, Miss_rate = 0.693, Pending_hits = 5404, Reservation_fails = 818943
	L1D_cache_core[9]: Access = 440625, Miss = 290961, Miss_rate = 0.660, Pending_hits = 5314, Reservation_fails = 954522
	L1D_cache_core[10]: Access = 471092, Miss = 342895, Miss_rate = 0.728, Pending_hits = 6095, Reservation_fails = 852333
	L1D_cache_core[11]: Access = 435682, Miss = 306670, Miss_rate = 0.704, Pending_hits = 5214, Reservation_fails = 883878
	L1D_cache_core[12]: Access = 464349, Miss = 326721, Miss_rate = 0.704, Pending_hits = 5003, Reservation_fails = 872570
	L1D_cache_core[13]: Access = 443838, Miss = 297706, Miss_rate = 0.671, Pending_hits = 5042, Reservation_fails = 759745
	L1D_cache_core[14]: Access = 438228, Miss = 286121, Miss_rate = 0.653, Pending_hits = 4428, Reservation_fails = 800217
	L1D_cache_core[15]: Access = 464927, Miss = 339598, Miss_rate = 0.730, Pending_hits = 5640, Reservation_fails = 927857
	L1D_cache_core[16]: Access = 422895, Miss = 272963, Miss_rate = 0.645, Pending_hits = 4357, Reservation_fails = 773731
	L1D_cache_core[17]: Access = 416244, Miss = 291578, Miss_rate = 0.700, Pending_hits = 5280, Reservation_fails = 784032
	L1D_cache_core[18]: Access = 403156, Miss = 279108, Miss_rate = 0.692, Pending_hits = 5253, Reservation_fails = 805804
	L1D_cache_core[19]: Access = 445079, Miss = 308275, Miss_rate = 0.693, Pending_hits = 5004, Reservation_fails = 799073
	L1D_cache_core[20]: Access = 408898, Miss = 273693, Miss_rate = 0.669, Pending_hits = 4596, Reservation_fails = 731877
	L1D_cache_core[21]: Access = 417211, Miss = 265048, Miss_rate = 0.635, Pending_hits = 4649, Reservation_fails = 788662
	L1D_cache_core[22]: Access = 460550, Miss = 303875, Miss_rate = 0.660, Pending_hits = 4743, Reservation_fails = 830248
	L1D_cache_core[23]: Access = 441213, Miss = 303075, Miss_rate = 0.687, Pending_hits = 5449, Reservation_fails = 823918
	L1D_cache_core[24]: Access = 498935, Miss = 366434, Miss_rate = 0.734, Pending_hits = 5843, Reservation_fails = 926339
	L1D_cache_core[25]: Access = 414209, Miss = 275695, Miss_rate = 0.666, Pending_hits = 4724, Reservation_fails = 682071
	L1D_cache_core[26]: Access = 418435, Miss = 282320, Miss_rate = 0.675, Pending_hits = 4859, Reservation_fails = 752890
	L1D_cache_core[27]: Access = 493111, Miss = 359117, Miss_rate = 0.728, Pending_hits = 6003, Reservation_fails = 963188
	L1D_cache_core[28]: Access = 461741, Miss = 342553, Miss_rate = 0.742, Pending_hits = 5745, Reservation_fails = 792641
	L1D_cache_core[29]: Access = 426827, Miss = 291079, Miss_rate = 0.682, Pending_hits = 4890, Reservation_fails = 835785
	L1D_total_cache_accesses = 13185833
	L1D_total_cache_misses = 9082430
	L1D_total_cache_miss_rate = 0.6888
	L1D_total_cache_pending_hits = 154703
	L1D_total_cache_reservation_fails = 24788504
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.312
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3901745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8505477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24787679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 576440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 154703
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13138365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4330017
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20457662
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 825
ctas_completed 1029, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5100, 5674, 5284, 5757, 6333, 6142, 6740, 6720, 4822, 4841, 4725, 5586, 5072, 5803, 6174, 5638, 5102, 5747, 5313, 5808, 5774, 5376, 5361, 6151, 6551, 6625, 7044, 7499, 7230, 7048, 7634, 7218, 
gpgpu_n_tot_thrd_icount = 186803008
gpgpu_n_tot_w_icount = 5837594
gpgpu_n_stall_shd_mem = 8796183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9081917
gpgpu_n_mem_write_global = 47468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28139558
gpgpu_n_store_insn = 383106
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1053696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8391077
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 405106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1560014	W0_Idle:1153023	W0_Scoreboard:107968233	W1:2609	W2:100961	W3:2433	W4:106417	W5:4923	W6:564477	W7:1519	W8:144540	W9:2242	W10:107376	W11:3821	W12:314090	W13:1346	W14:202460	W15:1619	W16:104203	W17:2202	W18:180940	W19:2679	W20:245460	W21:1459	W22:89567	W23:2004	W24:115972	W25:3188	W26:345030	W27:33312	W28:76145	W29:29459	W30:89475	W31:49879	W32:2905787
single_issue_nums: WS0:1462862	WS1:1456290	WS2:1448339	WS3:1470103	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72655336 {8:9081917,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1898720 {40:47468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 363276680 {40:9081917,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379744 {8:47468,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 4616 
max_icnt2sh_latency = 283 
averagemflatency = 638 
avg_icnt2mem_latency = 230 
avg_mrq_latency = 127 
avg_icnt2sh_latency = 18 
mrq_lat_table:797899 	26204 	55154 	116082 	211974 	306828 	439353 	593973 	436491 	49415 	10973 	6759 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1145518 	5267992 	1187785 	1082653 	397715 	47710 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3519178 	2302320 	1546356 	592964 	768663 	306915 	92279 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3585921 	1344603 	1329191 	1240440 	968636 	538638 	121914 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	594 	54 	382 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        63        64        29        25         8        10        12        12 
dram[1]:        64        64        63        64        63        64        64        64        60        64        19        28        21         9        12        12 
dram[2]:        64        64        64        64        62        61        64        64        57        64        24        20        10        11        11        13 
dram[3]:        64        64        63        63        64        61        64        64        64        64        17        28        16        20        14        12 
dram[4]:        64        63        64        64        64        64        64        64        64        64        19        28        21        18        12        10 
dram[5]:        64        64        63        64        62        64        64        64        64        64        26        28        25        24        12        12 
dram[6]:        64        64        64        63        64        64        64        64        64        64        23        32        26        19        11        16 
dram[7]:        64        64        61        63        64        64        64        64        64        64        30        21        18        14        15        13 
dram[8]:        64        64        64        63        64        61        58        59        64        64        30        45        12        10        12        14 
dram[9]:        64        64        64        64        60        62        62        62        64        64        34        29        12        12        14        14 
dram[10]:        64        64        63        63        64        64        64        64        64        64        30        27        15        12        16        15 
dram[11]:        64        64        64        64        64        64        64        64        64        64        21        27        12         9        13        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      6588      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      6954      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      7834 
average row accesses per activate:
dram[0]:  1.344212  1.423272  1.402088  1.451384  1.392994  1.391696  1.351829  1.334887  1.372119  1.387984  1.387778  1.395305  1.375600  1.356401  1.329236  1.341459 
dram[1]:  1.359913  1.389677  1.443624  1.436609  1.381176  1.414052  1.330178  1.336884  1.360207  1.397006  1.365199  1.404674  1.359539  1.363255  1.360314  1.335347 
dram[2]:  1.374166  1.392197  1.456672  1.463674  1.411968  1.387514  1.336224  1.336179  1.371533  1.385744  1.367838  1.378642  1.387220  1.356861  1.339977  1.350343 
dram[3]:  1.357876  1.371651  1.385455  1.461657  1.398369  1.391308  1.339947  1.324045  1.351702  1.379218  1.364317  1.350077  1.362709  1.352500  1.324062  1.317909 
dram[4]:  1.412144  1.373757  1.417859  1.435081  1.400694  1.385780  1.369461  1.322595  1.388306  1.349864  1.373876  1.355563  1.373990  1.371131  1.324709  1.316506 
dram[5]:  1.398735  1.398044  1.430471  1.395694  1.400570  1.362477  1.352967  1.352413  1.401404  1.385755  1.377481  1.352157  1.342691  1.365796  1.320985  1.338118 
dram[6]:  1.377036  1.425878  1.452875  1.448176  1.399090  1.388629  1.347572  1.359898  1.368308  1.416219  1.374347  1.375540  1.368953  1.363652  1.330805  1.324603 
dram[7]:  1.393097  1.378626  1.420057  1.432451  1.365023  1.394092  1.362329  1.354292  1.403844  1.389672  1.355507  1.362567  1.366664  1.367285  1.383065  1.317972 
dram[8]:  1.418141  1.359151  1.465482  1.450522  1.410995  1.372352  1.348665  1.332586  1.391409  1.379310  1.385823  1.359117  1.386802  1.353563  1.333620  1.337890 
dram[9]:  1.381847  1.357780  1.491044  1.428559  1.467581  1.396368  1.391034  1.343078  1.435431  1.392814  1.418133  1.371957  1.427848  1.360667  1.327804  1.328966 
dram[10]:  1.385173  1.390711  1.453564  1.430120  1.408118  1.421900  1.346408  1.362262  1.413252  1.425135  1.406515  1.420289  1.382027  1.384415  1.331505  1.340893 
dram[11]:  1.358776  1.390227  1.439680  1.447032  1.353930  1.417893  1.335008  1.337860  1.364188  1.422427  1.366362  1.397732  1.344304  1.363307  1.334325  1.350057 
average row locality = 3051237/2211285 = 1.379848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15326     16192     16480     16735     15983     16018     15035     14847     15915     15903     15992     16250     16016     15896     15132     15235 
dram[1]:     15631     15625     16974     16680     16149     16001     15139     14765     15972     15926     16093     16254     16254     15875     15740     15024 
dram[2]:     15405     15769     16647     17047     16338     16055     14905     14986     15789     16024     15530     15962     16264     16145     15053     15342 
dram[3]:     15178     15275     15827     17097     15911     16386     14676     14931     15368     15986     15632     15828     15717     16011     14703     14947 
dram[4]:     15964     15166     16510     16279     16103     15712     15352     14415     16114     15368     15704     15478     15943     15777     15252     14781 
dram[5]:     15890     15825     16639     16304     16175     15564     15216     14869     16334     16055     16068     15390     15421     15646     14792     15095 
dram[6]:     15595     16602     16885     16991     15948     16302     14943     15466     15911     16835     16017     16216     16069     16056     15078     15010 
dram[7]:     15706     15594     16472     16896     15713     15996     15216     15229     16326     16135     15598     15956     15965     16112     15701     14549 
dram[8]:     16552     15339     17365     16637     16669     15505     15265     14823     16743     15920     16392     15605     16789     15581     15506     14967 
dram[9]:     16518     15352     17689     16516     17177     16110     15841     14707     17180     15933     16893     15634     17171     15871     15442     15004 
dram[10]:     15829     16162     17195     17117     15952     16650     14858     15452     16344     16787     16248     16503     15675     16420     14793     15479 
dram[11]:     15236     15889     16720     16932     15436     16637     14571     15130     15698     16626     15648     16114     15363     16160     14795     15489 
total dram reads = 3044684
bank skew: 17689/14415 = 1.23
chip skew: 259038/249473 = 1.04
number of total write accesses:
dram[0]:       131       133       126       134       141       133       141       140       142       138       130       136       114       121        29        28 
dram[1]:       132       148       134       146       131       132       134       137       136       125       114       126       119       123        27        26 
dram[2]:       137       136       141       133       136       128       139       138       125       121       123       120       112       114        24        24 
dram[3]:       131       117       133       132       132       133       138       127       124       131       112       107       130       103        24        24 
dram[4]:       127       128       124       126       124       132       139       134       127       134       115       118       129       120        22        20 
dram[5]:       134       138       120       119       129       125       125       137       124       128       117       117       106       132        25        26 
dram[6]:       138       131       136       131       126       129       137       140       131       125       121       130       116       130        35        37 
dram[7]:       124       130       133       131       135       147       136       133       123       132       113       119       120       118        34        30 
dram[8]:       134       118       132       138       138       132       139       133       126       135       111       116       127       109        32        27 
dram[9]:       116       121       139       141       142       135       153       136       133       125       120       121       115       130        26        27 
dram[10]:       123       131       124       125       138       134       145       137       132       144       116       120       142       113        38        35 
dram[11]:       128       139       124       121       127       126       138       136       137       147       117       124       108        97        42        36 
total dram writes = 22299
bank skew: 153/20 = 7.65
chip skew: 1917/1798 = 1.07
average mf latency per bank:
dram[0]:       1743      1704      1716      1720      1697      1669      1646      1633      1654      1647      1639      1590      1640      1602      1649      1636
dram[1]:       2154      1974      2121      1883      1990      1826      1914      1761      1963      1764      1915      1731      1917      1751      2017      1812
dram[2]:       1826      1737      1837      1737      1691      1654      1723      1648      1694      1651      1675      1619      1658      1619      1737      1646
dram[3]:       2153      1933      2141      1890      2036      1771      2007      1794      1996      1801      1916      1732      1966      1748      2042      1835
dram[4]:       1840      1683      1850      1671      1790      1617      1771      1615      1755      1617      1723      1560      1725      1586      1747      1606
dram[5]:       1727      1618      1718      1603      1672      1590      1668      1584      1667      1550      1600      1528      1626      1541      1669      1548
dram[6]:       2546      2083      2471      2045      2372      1916      2355      1896      2336      1925      2226      1848      2284      1893      2458      1990
dram[7]:       2309      2301      2288      2202      2079      2071      2034      2081      2065      2079      2010      1967      2040      2031      2185      2173
dram[8]:       2813      2013      2840      2054      2631      1956      2579      1902      2568      1928      2496      1831      2592      1904      2746      1972
dram[9]:       2355      2031      2324      2098      2333      1998      2282      1978      2266      1998      2161      1899      2221      1977      2265      2068
dram[10]:       1668      1717      1642      1698      1667      1686      1612      1652      1587      1686      1543      1625      1790      1641      1613      1666
dram[11]:       1826      2112      1801      2092      1788      1963      1773      1930      1745      1995      1698      1937      1750      1945      1793      2065
maximum mf latency per bank:
dram[0]:       5796      5124      4872      4634      5716      4131      5850      4044      3945      3813      4525      4083      4500      3677      3878      4123
dram[1]:       4731      5278      6393      4324      4721      5841      4470      4069      4441      3861      4712      3924      4990      3994      4731      4053
dram[2]:       5843      4966      5012      4873      3653      4607      3879      3760      4103      3602      3983      3557      4074      3855      4909      3731
dram[3]:       6509      6382      6665      4941      6033      4398      5084      5521      6132      4106      4684      4239      5397      4029      4504      4104
dram[4]:       5285      4870      4115      4493      5018      4248      5526      3978      4267      4231      4016      4157      4031      4068      4307      4322
dram[5]:       6470      4049      4757      4092      4229      4337      4327      6181      4133      3982      4259      3805      4026      4671      4027      4075
dram[6]:       7531      4921      6960      5123      8458      5013      5831      4549      6129      4458      5843      4465      6699      4130      5854      4144
dram[7]:       7186      5209      7309      4770      5840      6759      4379      4654      4442      4874      4551      4608      4625      4791      6531      5834
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4248      6549      4055      6351      3900      6645      6385      7651      4190
dram[9]:       5150      6070      6967      6252      5377      5582      5078      5341      5149      5441      5060      6655      5128      5560      8499      5554
dram[10]:       4679      4518      4858      4218      4617      4265      3823      5390      4091      4225      3971      4344      5293      3968      5716      4197
dram[11]:       5367      5982      4674      6318      4034      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2177687 n_act=184049 n_pre=184033 n_ref_event=0 n_req=253533 n_rd=252955 n_rd_L2_A=0 n_write=0 n_wr_bk=1917 bw_util=0.3758
n_activity=2496621 dram_eff=0.4083
bk0: 15326a 1134660i bk1: 16192a 1121819i bk2: 16480a 1097407i bk3: 16735a 1090012i bk4: 15983a 1106902i bk5: 16018a 1116946i bk6: 15035a 1189168i bk7: 14847a 1195802i bk8: 15915a 1126230i bk9: 15903a 1122245i bk10: 15992a 1120986i bk11: 16250a 1116369i bk12: 16016a 1108214i bk13: 15896a 1132337i bk14: 15132a 1161417i bk15: 15235a 1169481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274106
Row_Buffer_Locality_read = 0.274049
Row_Buffer_Locality_write = 0.299308
Bank_Level_Parallism = 10.431384
Bank_Level_Parallism_Col = 2.295383
Bank_Level_Parallism_Ready = 1.083650
write_to_read_ratio_blp_rw_average = 0.048184
GrpLevelPara = 1.991252 

BW Util details:
bwutil = 0.375837 
total_CMD = 2712583 
util_bw = 1019488 
Wasted_Col = 1359065 
Wasted_Row = 72721 
Idle = 261309 

BW Util Bottlenecks: 
RCDc_limit = 2553056 
RCDWRc_limit = 2657 
WTRc_limit = 36736 
RTWc_limit = 209116 
CCDLc_limit = 279984 
rwq = 0 
CCDLc_limit_alone = 263179 
WTRc_limit_alone = 34672 
RTWc_limit_alone = 194375 

Commands details: 
total_CMD = 2712583 
n_nop = 2177687 
Read = 252955 
Write = 0 
L2_Alloc = 0 
L2_WB = 1917 
n_act = 184049 
n_pre = 184033 
n_ref = 0 
n_req = 253533 
total_req = 254872 

Dual Bus Interface Util: 
issued_total_row = 368082 
issued_total_col = 254872 
Row_Bus_Util =  0.135694 
CoL_Bus_Util = 0.093959 
Either_Row_CoL_Bus_Util = 0.197191 
Issued_on_Two_Bus_Simul_Util = 0.032463 
issued_two_Eff = 0.164626 
queue_avg = 30.810314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2178793 n_act=184881 n_pre=184865 n_ref_event=0 n_req=254664 n_rd=254102 n_rd_L2_A=0 n_write=0 n_wr_bk=1890 bw_util=0.3775
n_activity=2504988 dram_eff=0.4088
bk0: 15631a 1120320i bk1: 15625a 1125997i bk2: 16974a 1076501i bk3: 16680a 1098544i bk4: 16149a 1103955i bk5: 16001a 1143418i bk6: 15139a 1196982i bk7: 14765a 1209184i bk8: 15972a 1112015i bk9: 15926a 1127930i bk10: 16093a 1104701i bk11: 16254a 1133356i bk12: 16254a 1081730i bk13: 15875a 1134065i bk14: 15740a 1132894i bk15: 15024a 1173064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274059
Row_Buffer_Locality_read = 0.273961
Row_Buffer_Locality_write = 0.318505
Bank_Level_Parallism = 10.413908
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.377488 
total_CMD = 2712583 
util_bw = 1023968 
Wasted_Col = 1361818 
Wasted_Row = 73274 
Idle = 253523 

BW Util Bottlenecks: 
RCDc_limit = 2559674 
RCDWRc_limit = 2367 
WTRc_limit = 35044 
RTWc_limit = 164451 
CCDLc_limit = 280361 
rwq = 0 
CCDLc_limit_alone = 266823 
WTRc_limit_alone = 32968 
RTWc_limit_alone = 152989 

Commands details: 
total_CMD = 2712583 
n_nop = 2178793 
Read = 254102 
Write = 0 
L2_Alloc = 0 
L2_WB = 1890 
n_act = 184881 
n_pre = 184865 
n_ref = 0 
n_req = 254664 
total_req = 255992 

Dual Bus Interface Util: 
issued_total_row = 369746 
issued_total_col = 255992 
Row_Bus_Util =  0.136308 
CoL_Bus_Util = 0.094372 
Either_Row_CoL_Bus_Util = 0.196783 
Issued_on_Two_Bus_Simul_Util = 0.033897 
issued_two_Eff = 0.172255 
queue_avg = 29.486475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2180896 n_act=183757 n_pre=183741 n_ref_event=0 n_req=253811 n_rd=253261 n_rd_L2_A=0 n_write=0 n_wr_bk=1851 bw_util=0.3762
n_activity=2499073 dram_eff=0.4083
bk0: 15405a 1146697i bk1: 15769a 1145848i bk2: 16647a 1083941i bk3: 17047a 1089683i bk4: 16338a 1112128i bk5: 16055a 1122073i bk6: 14905a 1191181i bk7: 14986a 1198372i bk8: 15789a 1150620i bk9: 16024a 1129743i bk10: 15530a 1157146i bk11: 15962a 1142311i bk12: 16264a 1115294i bk13: 16145a 1108931i bk14: 15053a 1192251i bk15: 15342a 1175503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276048
Row_Buffer_Locality_read = 0.276035
Row_Buffer_Locality_write = 0.281818
Bank_Level_Parallism = 10.353237
Bank_Level_Parallism_Col = 2.271231
Bank_Level_Parallism_Ready = 1.085630
write_to_read_ratio_blp_rw_average = 0.042044
GrpLevelPara = 1.974624 

BW Util details:
bwutil = 0.376191 
total_CMD = 2712583 
util_bw = 1020448 
Wasted_Col = 1359161 
Wasted_Row = 75401 
Idle = 257573 

BW Util Bottlenecks: 
RCDc_limit = 2545331 
RCDWRc_limit = 2445 
WTRc_limit = 34955 
RTWc_limit = 180363 
CCDLc_limit = 280538 
rwq = 0 
CCDLc_limit_alone = 266877 
WTRc_limit_alone = 33153 
RTWc_limit_alone = 168504 

Commands details: 
total_CMD = 2712583 
n_nop = 2180896 
Read = 253261 
Write = 0 
L2_Alloc = 0 
L2_WB = 1851 
n_act = 183757 
n_pre = 183741 
n_ref = 0 
n_req = 253811 
total_req = 255112 

Dual Bus Interface Util: 
issued_total_row = 367498 
issued_total_col = 255112 
Row_Bus_Util =  0.135479 
CoL_Bus_Util = 0.094048 
Either_Row_CoL_Bus_Util = 0.196008 
Issued_on_Two_Bus_Simul_Util = 0.033519 
issued_two_Eff = 0.171009 
queue_avg = 29.996054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.9961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2182040 n_act=183168 n_pre=183152 n_ref_event=0 n_req=249992 n_rd=249473 n_rd_L2_A=0 n_write=0 n_wr_bk=1798 bw_util=0.3705
n_activity=2498400 dram_eff=0.4023
bk0: 15178a 1189645i bk1: 15275a 1194128i bk2: 15827a 1151659i bk3: 17097a 1107141i bk4: 15911a 1154956i bk5: 16386a 1136571i bk6: 14676a 1221524i bk7: 14931a 1213249i bk8: 15368a 1187312i bk9: 15986a 1156602i bk10: 15632a 1189522i bk11: 15828a 1155268i bk12: 15717a 1157991i bk13: 16011a 1146797i bk14: 14703a 1226602i bk15: 14947a 1193646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.267345
Row_Buffer_Locality_read = 0.267303
Row_Buffer_Locality_write = 0.287091
Bank_Level_Parallism = 10.149764
Bank_Level_Parallism_Col = 2.237806
Bank_Level_Parallism_Ready = 1.085317
write_to_read_ratio_blp_rw_average = 0.036905
GrpLevelPara = 1.954808 

BW Util details:
bwutil = 0.370527 
total_CMD = 2712583 
util_bw = 1005084 
Wasted_Col = 1370576 
Wasted_Row = 76569 
Idle = 260354 

BW Util Bottlenecks: 
RCDc_limit = 2566949 
RCDWRc_limit = 2437 
WTRc_limit = 34813 
RTWc_limit = 151901 
CCDLc_limit = 268758 
rwq = 0 
CCDLc_limit_alone = 256438 
WTRc_limit_alone = 32828 
RTWc_limit_alone = 141566 

Commands details: 
total_CMD = 2712583 
n_nop = 2182040 
Read = 249473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1798 
n_act = 183168 
n_pre = 183152 
n_ref = 0 
n_req = 249992 
total_req = 251271 

Dual Bus Interface Util: 
issued_total_row = 366320 
issued_total_col = 251271 
Row_Bus_Util =  0.135045 
CoL_Bus_Util = 0.092632 
Either_Row_CoL_Bus_Util = 0.195586 
Issued_on_Two_Bus_Simul_Util = 0.032090 
issued_two_Eff = 0.164073 
queue_avg = 28.456114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4561
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2184342 n_act=182349 n_pre=182333 n_ref_event=0 n_req=250430 n_rd=249918 n_rd_L2_A=0 n_write=0 n_wr_bk=1819 bw_util=0.3712
n_activity=2490017 dram_eff=0.4044
bk0: 15964a 1159819i bk1: 15166a 1199055i bk2: 16510a 1128402i bk3: 16279a 1148981i bk4: 16103a 1147060i bk5: 15712a 1159355i bk6: 15352a 1208365i bk7: 14415a 1254329i bk8: 16114a 1130732i bk9: 15368a 1175664i bk10: 15704a 1184537i bk11: 15478a 1197012i bk12: 15943a 1153767i bk13: 15777a 1172816i bk14: 15252a 1178181i bk15: 14781a 1210599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271896
Row_Buffer_Locality_read = 0.271841
Row_Buffer_Locality_write = 0.298828
Bank_Level_Parallism = 10.177405
Bank_Level_Parallism_Col = 2.246425
Bank_Level_Parallism_Ready = 1.083230
write_to_read_ratio_blp_rw_average = 0.036340
GrpLevelPara = 1.958414 

BW Util details:
bwutil = 0.371214 
total_CMD = 2712583 
util_bw = 1006948 
Wasted_Col = 1359784 
Wasted_Row = 76648 
Idle = 269203 

BW Util Bottlenecks: 
RCDc_limit = 2543961 
RCDWRc_limit = 2262 
WTRc_limit = 30594 
RTWc_limit = 157715 
CCDLc_limit = 270826 
rwq = 0 
CCDLc_limit_alone = 257964 
WTRc_limit_alone = 28789 
RTWc_limit_alone = 146658 

Commands details: 
total_CMD = 2712583 
n_nop = 2184342 
Read = 249918 
Write = 0 
L2_Alloc = 0 
L2_WB = 1819 
n_act = 182349 
n_pre = 182333 
n_ref = 0 
n_req = 250430 
total_req = 251737 

Dual Bus Interface Util: 
issued_total_row = 364682 
issued_total_col = 251737 
Row_Bus_Util =  0.134441 
CoL_Bus_Util = 0.092803 
Either_Row_CoL_Bus_Util = 0.194737 
Issued_on_Two_Bus_Simul_Util = 0.032507 
issued_two_Eff = 0.166928 
queue_avg = 28.746357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2180308 n_act=183296 n_pre=183280 n_ref_event=0 n_req=251797 n_rd=251283 n_rd_L2_A=0 n_write=0 n_wr_bk=1802 bw_util=0.3732
n_activity=2499992 dram_eff=0.4049
bk0: 15890a 1145167i bk1: 15825a 1135588i bk2: 16639a 1099537i bk3: 16304a 1125768i bk4: 16175a 1134916i bk5: 15564a 1170984i bk6: 15216a 1212411i bk7: 14869a 1215990i bk8: 16334a 1125202i bk9: 16055a 1146847i bk10: 16068a 1152687i bk11: 15390a 1199075i bk12: 15421a 1191000i bk13: 15646a 1150056i bk14: 14792a 1208959i bk15: 15095a 1194478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272088
Row_Buffer_Locality_read = 0.272044
Row_Buffer_Locality_write = 0.293774
Bank_Level_Parallism = 10.219940
Bank_Level_Parallism_Col = 2.234005
Bank_Level_Parallism_Ready = 1.082087
write_to_read_ratio_blp_rw_average = 0.033926
GrpLevelPara = 1.953447 

BW Util details:
bwutil = 0.373201 
total_CMD = 2712583 
util_bw = 1012340 
Wasted_Col = 1364992 
Wasted_Row = 75677 
Idle = 259574 

BW Util Bottlenecks: 
RCDc_limit = 2556934 
RCDWRc_limit = 2423 
WTRc_limit = 31762 
RTWc_limit = 143359 
CCDLc_limit = 271949 
rwq = 0 
CCDLc_limit_alone = 260004 
WTRc_limit_alone = 30013 
RTWc_limit_alone = 133163 

Commands details: 
total_CMD = 2712583 
n_nop = 2180308 
Read = 251283 
Write = 0 
L2_Alloc = 0 
L2_WB = 1802 
n_act = 183296 
n_pre = 183280 
n_ref = 0 
n_req = 251797 
total_req = 253085 

Dual Bus Interface Util: 
issued_total_row = 366576 
issued_total_col = 253085 
Row_Bus_Util =  0.135139 
CoL_Bus_Util = 0.093300 
Either_Row_CoL_Bus_Util = 0.196224 
Issued_on_Two_Bus_Simul_Util = 0.032215 
issued_two_Eff = 0.164175 
queue_avg = 28.233616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2175121 n_act=185479 n_pre=185463 n_ref_event=0 n_req=256497 n_rd=255924 n_rd_L2_A=0 n_write=0 n_wr_bk=1893 bw_util=0.3802
n_activity=2501968 dram_eff=0.4122
bk0: 15595a 1121104i bk1: 16602a 1074440i bk2: 16885a 1055075i bk3: 16991a 1038870i bk4: 15948a 1108872i bk5: 16302a 1080079i bk6: 14943a 1181142i bk7: 15466a 1172364i bk8: 15911a 1089417i bk9: 16835a 1065564i bk10: 16017a 1103213i bk11: 16216a 1092061i bk12: 16069a 1099257i bk13: 16056a 1097793i bk14: 15078a 1150150i bk15: 15010a 1153967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276916
Row_Buffer_Locality_read = 0.276828
Row_Buffer_Locality_write = 0.315881
Bank_Level_Parallism = 10.574590
Bank_Level_Parallism_Col = 2.294559
Bank_Level_Parallism_Ready = 1.085943
write_to_read_ratio_blp_rw_average = 0.046236
GrpLevelPara = 1.994578 

BW Util details:
bwutil = 0.380179 
total_CMD = 2712583 
util_bw = 1031268 
Wasted_Col = 1359786 
Wasted_Row = 67633 
Idle = 253896 

BW Util Bottlenecks: 
RCDc_limit = 2559547 
RCDWRc_limit = 2536 
WTRc_limit = 36592 
RTWc_limit = 196409 
CCDLc_limit = 284517 
rwq = 0 
CCDLc_limit_alone = 268753 
WTRc_limit_alone = 34385 
RTWc_limit_alone = 182852 

Commands details: 
total_CMD = 2712583 
n_nop = 2175121 
Read = 255924 
Write = 0 
L2_Alloc = 0 
L2_WB = 1893 
n_act = 185479 
n_pre = 185463 
n_ref = 0 
n_req = 256497 
total_req = 257817 

Dual Bus Interface Util: 
issued_total_row = 370942 
issued_total_col = 257817 
Row_Bus_Util =  0.136749 
CoL_Bus_Util = 0.095045 
Either_Row_CoL_Bus_Util = 0.198137 
Issued_on_Two_Bus_Simul_Util = 0.033657 
issued_two_Eff = 0.169867 
queue_avg = 31.877768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2179093 n_act=184103 n_pre=184087 n_ref_event=0 n_req=253715 n_rd=253164 n_rd_L2_A=0 n_write=0 n_wr_bk=1858 bw_util=0.3761
n_activity=2500242 dram_eff=0.408
bk0: 15706a 1136682i bk1: 15594a 1144419i bk2: 16472a 1090340i bk3: 16896a 1079320i bk4: 15713a 1136920i bk5: 15996a 1137760i bk6: 15216a 1192126i bk7: 15229a 1194751i bk8: 16326a 1116110i bk9: 16135a 1124451i bk10: 15598a 1165029i bk11: 15956a 1130873i bk12: 15965a 1120254i bk13: 16112a 1101553i bk14: 15701a 1150289i bk15: 14549a 1209892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274410
Row_Buffer_Locality_read = 0.274439
Row_Buffer_Locality_write = 0.261343
Bank_Level_Parallism = 10.369979
Bank_Level_Parallism_Col = 2.282955
Bank_Level_Parallism_Ready = 1.085174
write_to_read_ratio_blp_rw_average = 0.046363
GrpLevelPara = 1.980653 

BW Util details:
bwutil = 0.376058 
total_CMD = 2712583 
util_bw = 1020088 
Wasted_Col = 1362098 
Wasted_Row = 72038 
Idle = 258359 

BW Util Bottlenecks: 
RCDc_limit = 2554956 
RCDWRc_limit = 2524 
WTRc_limit = 35824 
RTWc_limit = 193947 
CCDLc_limit = 279010 
rwq = 0 
CCDLc_limit_alone = 263280 
WTRc_limit_alone = 33760 
RTWc_limit_alone = 180281 

Commands details: 
total_CMD = 2712583 
n_nop = 2179093 
Read = 253164 
Write = 0 
L2_Alloc = 0 
L2_WB = 1858 
n_act = 184103 
n_pre = 184087 
n_ref = 0 
n_req = 253715 
total_req = 255022 

Dual Bus Interface Util: 
issued_total_row = 368190 
issued_total_col = 255022 
Row_Bus_Util =  0.135734 
CoL_Bus_Util = 0.094014 
Either_Row_CoL_Bus_Util = 0.196672 
Issued_on_Two_Bus_Simul_Util = 0.033076 
issued_two_Eff = 0.168179 
queue_avg = 30.830580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8306
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2171466 n_act=185553 n_pre=185537 n_ref_event=0 n_req=256207 n_rd=255658 n_rd_L2_A=0 n_write=0 n_wr_bk=1847 bw_util=0.3797
n_activity=2504231 dram_eff=0.4113
bk0: 16552a 1094834i bk1: 15339a 1161717i bk2: 17365a 1048981i bk3: 16637a 1104819i bk4: 16669a 1074452i bk5: 15505a 1131762i bk6: 15265a 1187976i bk7: 14823a 1214816i bk8: 16743a 1078246i bk9: 15920a 1148609i bk10: 16392a 1114978i bk11: 15605a 1172810i bk12: 16789a 1075009i bk13: 15581a 1153224i bk14: 15506a 1121020i bk15: 14967a 1207384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275808
Row_Buffer_Locality_read = 0.275779
Row_Buffer_Locality_write = 0.289617
Bank_Level_Parallism = 10.401686
Bank_Level_Parallism_Col = 2.304374
Bank_Level_Parallism_Ready = 1.082799
write_to_read_ratio_blp_rw_average = 0.050992
GrpLevelPara = 1.997654 

BW Util details:
bwutil = 0.379719 
total_CMD = 2712583 
util_bw = 1030020 
Wasted_Col = 1363484 
Wasted_Row = 66836 
Idle = 252243 

BW Util Bottlenecks: 
RCDc_limit = 2567823 
RCDWRc_limit = 2448 
WTRc_limit = 35324 
RTWc_limit = 218037 
CCDLc_limit = 282038 
rwq = 0 
CCDLc_limit_alone = 264979 
WTRc_limit_alone = 33408 
RTWc_limit_alone = 202894 

Commands details: 
total_CMD = 2712583 
n_nop = 2171466 
Read = 255658 
Write = 0 
L2_Alloc = 0 
L2_WB = 1847 
n_act = 185553 
n_pre = 185537 
n_ref = 0 
n_req = 256207 
total_req = 257505 

Dual Bus Interface Util: 
issued_total_row = 371090 
issued_total_col = 257505 
Row_Bus_Util =  0.136803 
CoL_Bus_Util = 0.094930 
Either_Row_CoL_Bus_Util = 0.199484 
Issued_on_Two_Bus_Simul_Util = 0.032249 
issued_two_Eff = 0.161662 
queue_avg = 31.271416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2714
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2173063 n_act=185991 n_pre=185975 n_ref_event=0 n_req=259587 n_rd=259038 n_rd_L2_A=0 n_write=0 n_wr_bk=1880 bw_util=0.3848
n_activity=2503220 dram_eff=0.4169
bk0: 16518a 1029725i bk1: 15352a 1114917i bk2: 17689a 1012120i bk3: 16516a 1049325i bk4: 17177a 1023955i bk5: 16110a 1069370i bk6: 15841a 1100974i bk7: 14707a 1171844i bk8: 17180a 1005441i bk9: 15933a 1060443i bk10: 16893a 1045533i bk11: 15634a 1124906i bk12: 17171a 1020403i bk13: 15871a 1060010i bk14: 15442a 1081462i bk15: 15004a 1132704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.283550
Row_Buffer_Locality_read = 0.283460
Row_Buffer_Locality_write = 0.326047
Bank_Level_Parallism = 10.812835
Bank_Level_Parallism_Col = 2.338779
Bank_Level_Parallism_Ready = 1.087234
write_to_read_ratio_blp_rw_average = 0.054269
GrpLevelPara = 2.020288 

BW Util details:
bwutil = 0.384752 
total_CMD = 2712583 
util_bw = 1043672 
Wasted_Col = 1348287 
Wasted_Row = 66952 
Idle = 253672 

BW Util Bottlenecks: 
RCDc_limit = 2542602 
RCDWRc_limit = 2299 
WTRc_limit = 34910 
RTWc_limit = 232129 
CCDLc_limit = 292071 
rwq = 0 
CCDLc_limit_alone = 273875 
WTRc_limit_alone = 32862 
RTWc_limit_alone = 215981 

Commands details: 
total_CMD = 2712583 
n_nop = 2173063 
Read = 259038 
Write = 0 
L2_Alloc = 0 
L2_WB = 1880 
n_act = 185991 
n_pre = 185975 
n_ref = 0 
n_req = 259587 
total_req = 260918 

Dual Bus Interface Util: 
issued_total_row = 371966 
issued_total_col = 260918 
Row_Bus_Util =  0.137126 
CoL_Bus_Util = 0.096188 
Either_Row_CoL_Bus_Util = 0.198895 
Issued_on_Two_Bus_Simul_Util = 0.034419 
issued_two_Eff = 0.173050 
queue_avg = 34.507290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2175761 n_act=185040 n_pre=185024 n_ref_event=0 n_req=258015 n_rd=257464 n_rd_L2_A=0 n_write=0 n_wr_bk=1897 bw_util=0.3825
n_activity=2500199 dram_eff=0.4149
bk0: 15829a 1110577i bk1: 16162a 1063369i bk2: 17195a 1046503i bk3: 17117a 1032665i bk4: 15952a 1097776i bk5: 16650a 1078932i bk6: 14858a 1178018i bk7: 15452a 1138125i bk8: 16344a 1092581i bk9: 16787a 1041090i bk10: 16248a 1106640i bk11: 16503a 1102441i bk12: 15675a 1083297i bk13: 16420a 1071849i bk14: 14793a 1177306i bk15: 15479a 1125000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.282871
Row_Buffer_Locality_read = 0.282843
Row_Buffer_Locality_write = 0.295826
Bank_Level_Parallism = 10.647772
Bank_Level_Parallism_Col = 2.298663
Bank_Level_Parallism_Ready = 1.086286
write_to_read_ratio_blp_rw_average = 0.044223
GrpLevelPara = 1.992487 

BW Util details:
bwutil = 0.382456 
total_CMD = 2712583 
util_bw = 1037444 
Wasted_Col = 1345839 
Wasted_Row = 71949 
Idle = 257351 

BW Util Bottlenecks: 
RCDc_limit = 2533733 
RCDWRc_limit = 2490 
WTRc_limit = 34330 
RTWc_limit = 188814 
CCDLc_limit = 288577 
rwq = 0 
CCDLc_limit_alone = 273891 
WTRc_limit_alone = 32436 
RTWc_limit_alone = 176022 

Commands details: 
total_CMD = 2712583 
n_nop = 2175761 
Read = 257464 
Write = 0 
L2_Alloc = 0 
L2_WB = 1897 
n_act = 185040 
n_pre = 185024 
n_ref = 0 
n_req = 258015 
total_req = 259361 

Dual Bus Interface Util: 
issued_total_row = 370064 
issued_total_col = 259361 
Row_Bus_Util =  0.136425 
CoL_Bus_Util = 0.095614 
Either_Row_CoL_Bus_Util = 0.197901 
Issued_on_Two_Bus_Simul_Util = 0.034138 
issued_two_Eff = 0.172502 
queue_avg = 32.909115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9091
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2712583 n_nop=2180908 n_act=183740 n_pre=183724 n_ref_event=0 n_req=252989 n_rd=252444 n_rd_L2_A=0 n_write=0 n_wr_bk=1847 bw_util=0.375
n_activity=2498874 dram_eff=0.407
bk0: 15236a 1142165i bk1: 15889a 1120704i bk2: 16720a 1108307i bk3: 16932a 1082865i bk4: 15436a 1165503i bk5: 16637a 1092935i bk6: 14571a 1211781i bk7: 15130a 1181897i bk8: 15698a 1146243i bk9: 16626a 1096530i bk10: 15648a 1167811i bk11: 16114a 1143717i bk12: 15363a 1176231i bk13: 16160a 1127490i bk14: 14795a 1203655i bk15: 15489a 1148822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273763
Row_Buffer_Locality_read = 0.273629
Row_Buffer_Locality_write = 0.335780
Bank_Level_Parallism = 10.342454
Bank_Level_Parallism_Col = 2.293394
Bank_Level_Parallism_Ready = 1.087737
write_to_read_ratio_blp_rw_average = 0.049218
GrpLevelPara = 1.986790 

BW Util details:
bwutil = 0.374980 
total_CMD = 2712583 
util_bw = 1017164 
Wasted_Col = 1361339 
Wasted_Row = 73866 
Idle = 260214 

BW Util Bottlenecks: 
RCDc_limit = 2551993 
RCDWRc_limit = 2302 
WTRc_limit = 33307 
RTWc_limit = 207727 
CCDLc_limit = 279884 
rwq = 0 
CCDLc_limit_alone = 263757 
WTRc_limit_alone = 31342 
RTWc_limit_alone = 193565 

Commands details: 
total_CMD = 2712583 
n_nop = 2180908 
Read = 252444 
Write = 0 
L2_Alloc = 0 
L2_WB = 1847 
n_act = 183740 
n_pre = 183724 
n_ref = 0 
n_req = 252989 
total_req = 254291 

Dual Bus Interface Util: 
issued_total_row = 367464 
issued_total_col = 254291 
Row_Bus_Util =  0.135466 
CoL_Bus_Util = 0.093745 
Either_Row_CoL_Bus_Util = 0.196003 
Issued_on_Two_Bus_Simul_Util = 0.033208 
issued_two_Eff = 0.169427 
queue_avg = 30.428629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 383134, Miss = 125941, Miss_rate = 0.329, Pending_hits = 263, Reservation_fails = 4
L2_cache_bank[1]: Access = 376700, Miss = 127125, Miss_rate = 0.337, Pending_hits = 208, Reservation_fails = 3314
L2_cache_bank[2]: Access = 380357, Miss = 127989, Miss_rate = 0.336, Pending_hits = 232, Reservation_fails = 586
L2_cache_bank[3]: Access = 380565, Miss = 126198, Miss_rate = 0.332, Pending_hits = 262, Reservation_fails = 1670
L2_cache_bank[4]: Access = 380486, Miss = 125979, Miss_rate = 0.331, Pending_hits = 275, Reservation_fails = 423
L2_cache_bank[5]: Access = 379958, Miss = 127369, Miss_rate = 0.335, Pending_hits = 204, Reservation_fails = 424
L2_cache_bank[6]: Access = 379305, Miss = 123066, Miss_rate = 0.324, Pending_hits = 256, Reservation_fails = 813
L2_cache_bank[7]: Access = 378283, Miss = 126495, Miss_rate = 0.334, Pending_hits = 196, Reservation_fails = 421
L2_cache_bank[8]: Access = 381578, Miss = 126976, Miss_rate = 0.333, Pending_hits = 231, Reservation_fails = 15719
L2_cache_bank[9]: Access = 376418, Miss = 123008, Miss_rate = 0.327, Pending_hits = 217, Reservation_fails = 2767
L2_cache_bank[10]: Access = 381116, Miss = 126550, Miss_rate = 0.332, Pending_hits = 207, Reservation_fails = 6596
L2_cache_bank[11]: Access = 379083, Miss = 124782, Miss_rate = 0.329, Pending_hits = 190, Reservation_fails = 217
L2_cache_bank[12]: Access = 381022, Miss = 126483, Miss_rate = 0.332, Pending_hits = 235, Reservation_fails = 2857
L2_cache_bank[13]: Access = 380333, Miss = 129524, Miss_rate = 0.341, Pending_hits = 201, Reservation_fails = 687
L2_cache_bank[14]: Access = 380942, Miss = 126731, Miss_rate = 0.333, Pending_hits = 214, Reservation_fails = 2576
L2_cache_bank[15]: Access = 379157, Miss = 126518, Miss_rate = 0.334, Pending_hits = 285, Reservation_fails = 397
L2_cache_bank[16]: Access = 383825, Miss = 131329, Miss_rate = 0.342, Pending_hits = 333, Reservation_fails = 59766
L2_cache_bank[17]: Access = 376637, Miss = 124421, Miss_rate = 0.330, Pending_hits = 229, Reservation_fails = 17123
L2_cache_bank[18]: Access = 382726, Miss = 133972, Miss_rate = 0.350, Pending_hits = 280, Reservation_fails = 20961
L2_cache_bank[19]: Access = 382574, Miss = 125167, Miss_rate = 0.327, Pending_hits = 190, Reservation_fails = 20742
L2_cache_bank[20]: Access = 386444, Miss = 126965, Miss_rate = 0.329, Pending_hits = 147, Reservation_fails = 666
L2_cache_bank[21]: Access = 381840, Miss = 130608, Miss_rate = 0.342, Pending_hits = 145, Reservation_fails = 1716
L2_cache_bank[22]: Access = 379256, Miss = 123512, Miss_rate = 0.326, Pending_hits = 145, Reservation_fails = 313
L2_cache_bank[23]: Access = 377646, Miss = 129012, Miss_rate = 0.342, Pending_hits = 243, Reservation_fails = 1023
L2_total_cache_accesses = 9129385
L2_total_cache_misses = 3045720
L2_total_cache_miss_rate = 0.3336
L2_total_cache_pending_hits = 5388
L2_total_cache_reservation_fails = 161781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6031871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2183848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 860837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5362
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9081917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47468
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 114
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 157193
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4474
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=9129385
icnt_total_pkts_simt_to_mem=9129385
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9129385
Req_Network_cycles = 1057759
Req_Network_injected_packets_per_cycle =       8.6309 
Req_Network_conflicts_per_cycle =       8.6009
Req_Network_conflicts_per_cycle_util =       9.2392
Req_Bank_Level_Parallism =       9.2715
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.5544
Req_Network_out_buffer_full_per_cycle =       0.1946
Req_Network_out_buffer_avg_util =      21.6952

Reply_Network_injected_packets_num = 9129385
Reply_Network_cycles = 1057759
Reply_Network_injected_packets_per_cycle =        8.6309
Reply_Network_conflicts_per_cycle =        5.7154
Reply_Network_conflicts_per_cycle_util =       6.1492
Reply_Bank_Level_Parallism =       9.2860
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.8479
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2877
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 43 sec (8383 sec)
gpgpu_simulation_rate = 15474 (inst/sec)
gpgpu_simulation_rate = 126 (cycle/sec)
gpgpu_silicon_slowdown = 10833333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e83c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e830..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 9814
gpu_sim_insn = 2479970
gpu_ipc =     252.6972
gpu_tot_sim_cycle = 1067573
gpu_tot_sim_insn = 132204229
gpu_tot_ipc =     123.8362
gpu_tot_issued_cta = 1372
gpu_occupancy = 86.2427% 
gpu_tot_occupancy = 82.6480% 
max_total_param_size = 0
gpu_stall_dramfull = 2187864
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8338
partiton_level_parallism_total  =       8.5868
partiton_level_parallism_util =       9.2263
partiton_level_parallism_util_total  =      10.3723
L2_BW  =     167.4608 GB/Sec
L2_BW_total  =     375.0704 GB/Sec
gpu_total_sim_rate=15671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428385, Miss = 279318, Miss_rate = 0.652, Pending_hits = 5422, Reservation_fails = 847647
	L1D_cache_core[1]: Access = 456898, Miss = 325589, Miss_rate = 0.713, Pending_hits = 6565, Reservation_fails = 879595
	L1D_cache_core[2]: Access = 426640, Miss = 279587, Miss_rate = 0.655, Pending_hits = 4705, Reservation_fails = 744700
	L1D_cache_core[3]: Access = 481613, Miss = 344718, Miss_rate = 0.716, Pending_hits = 5895, Reservation_fails = 929803
	L1D_cache_core[4]: Access = 417423, Miss = 286315, Miss_rate = 0.686, Pending_hits = 5510, Reservation_fails = 818265
	L1D_cache_core[5]: Access = 406569, Miss = 273254, Miss_rate = 0.672, Pending_hits = 5089, Reservation_fails = 777435
	L1D_cache_core[6]: Access = 445993, Miss = 313255, Miss_rate = 0.702, Pending_hits = 5359, Reservation_fails = 858076
	L1D_cache_core[7]: Access = 399505, Miss = 265994, Miss_rate = 0.666, Pending_hits = 4844, Reservation_fails = 776386
	L1D_cache_core[8]: Access = 453357, Miss = 313225, Miss_rate = 0.691, Pending_hits = 5753, Reservation_fails = 819432
	L1D_cache_core[9]: Access = 442607, Miss = 291443, Miss_rate = 0.658, Pending_hits = 5616, Reservation_fails = 955019
	L1D_cache_core[10]: Access = 472944, Miss = 343380, Miss_rate = 0.726, Pending_hits = 6427, Reservation_fails = 852922
	L1D_cache_core[11]: Access = 437776, Miss = 307177, Miss_rate = 0.702, Pending_hits = 5506, Reservation_fails = 884307
	L1D_cache_core[12]: Access = 466457, Miss = 327193, Miss_rate = 0.701, Pending_hits = 5396, Reservation_fails = 873054
	L1D_cache_core[13]: Access = 446007, Miss = 298210, Miss_rate = 0.669, Pending_hits = 5358, Reservation_fails = 760310
	L1D_cache_core[14]: Access = 440180, Miss = 286615, Miss_rate = 0.651, Pending_hits = 4684, Reservation_fails = 800604
	L1D_cache_core[15]: Access = 466959, Miss = 340077, Miss_rate = 0.728, Pending_hits = 5938, Reservation_fails = 928293
	L1D_cache_core[16]: Access = 424809, Miss = 273425, Miss_rate = 0.644, Pending_hits = 4618, Reservation_fails = 774311
	L1D_cache_core[17]: Access = 418172, Miss = 292091, Miss_rate = 0.698, Pending_hits = 5550, Reservation_fails = 784513
	L1D_cache_core[18]: Access = 405240, Miss = 279606, Miss_rate = 0.690, Pending_hits = 5526, Reservation_fails = 806106
	L1D_cache_core[19]: Access = 447316, Miss = 308792, Miss_rate = 0.690, Pending_hits = 5313, Reservation_fails = 799450
	L1D_cache_core[20]: Access = 411223, Miss = 274189, Miss_rate = 0.667, Pending_hits = 4869, Reservation_fails = 732576
	L1D_cache_core[21]: Access = 419370, Miss = 265544, Miss_rate = 0.633, Pending_hits = 4967, Reservation_fails = 789101
	L1D_cache_core[22]: Access = 462509, Miss = 304375, Miss_rate = 0.658, Pending_hits = 4991, Reservation_fails = 830740
	L1D_cache_core[23]: Access = 443169, Miss = 303611, Miss_rate = 0.685, Pending_hits = 5736, Reservation_fails = 824251
	L1D_cache_core[24]: Access = 501027, Miss = 366987, Miss_rate = 0.732, Pending_hits = 6123, Reservation_fails = 926695
	L1D_cache_core[25]: Access = 415988, Miss = 276159, Miss_rate = 0.664, Pending_hits = 4930, Reservation_fails = 682610
	L1D_cache_core[26]: Access = 420446, Miss = 282843, Miss_rate = 0.673, Pending_hits = 5162, Reservation_fails = 753465
	L1D_cache_core[27]: Access = 494851, Miss = 359588, Miss_rate = 0.727, Pending_hits = 6251, Reservation_fails = 963695
	L1D_cache_core[28]: Access = 463507, Miss = 343046, Miss_rate = 0.740, Pending_hits = 5994, Reservation_fails = 792989
	L1D_cache_core[29]: Access = 428834, Miss = 291594, Miss_rate = 0.680, Pending_hits = 5138, Reservation_fails = 836224
	L1D_total_cache_accesses = 13245774
	L1D_total_cache_misses = 9097200
	L1D_total_cache_miss_rate = 0.6868
	L1D_total_cache_pending_hits = 163235
	L1D_total_cache_reservation_fails = 24802574
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.311
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3915529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8510586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24798850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 586101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 163235
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13175451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70323

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4341188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20457662
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3724
ctas_completed 1372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5203, 5777, 5380, 5846, 6436, 6245, 6836, 6823, 4918, 4944, 4821, 5689, 5161, 5892, 6277, 5734, 5212, 5843, 5416, 5911, 5884, 5486, 5478, 6261, 6640, 6721, 7140, 7588, 7340, 7158, 7737, 7314, 
gpgpu_n_tot_thrd_icount = 189819168
gpgpu_n_tot_w_icount = 5931849
gpgpu_n_stall_shd_mem = 8801770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9096687
gpgpu_n_mem_write_global = 70323
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28480722
gpgpu_n_store_insn = 548662
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1229312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8396346
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 405424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1571507	W0_Idle:1178935	W0_Scoreboard:108375465	W1:2637	W2:101381	W3:2468	W4:106865	W5:5098	W6:566731	W7:1540	W8:145373	W9:2263	W10:107971	W11:3898	W12:315560	W13:1388	W14:203713	W15:1647	W16:104987	W17:2293	W18:182326	W19:2756	W20:247574	W21:1494	W22:90239	W23:2032	W24:116847	W25:3265	W26:348089	W27:33340	W28:76839	W29:29487	W30:90133	W31:50096	W32:2981519
single_issue_nums: WS0:1486326	WS1:1479943	WS2:1472013	WS3:1493567	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72773496 {8:9096687,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2812920 {40:70323,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 363867480 {40:9096687,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 562584 {8:70323,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 4616 
max_icnt2sh_latency = 283 
averagemflatency = 637 
avg_icnt2mem_latency = 229 
avg_mrq_latency = 127 
avg_icnt2sh_latency = 18 
mrq_lat_table:801725 	26737 	55618 	116485 	212633 	307264 	440304 	594909 	436543 	49415 	10973 	6759 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161224 	5287430 	1190266 	1082653 	397715 	47710 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3544522 	2311793 	1549049 	593079 	768663 	306915 	92279 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3606387 	1350597 	1334103 	1244561 	970695 	538711 	121914 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	597 	55 	382 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        63        64        29        25         9        10        12        12 
dram[1]:        64        64        63        64        63        64        64        64        60        64        19        28        21         9        12        12 
dram[2]:        64        64        64        64        62        61        64        64        57        64        24        20        10        11        11        13 
dram[3]:        64        64        63        63        64        61        64        64        64        64        17        28        16        20        14        12 
dram[4]:        64        63        64        64        64        64        64        64        64        64        19        28        21        18        12        10 
dram[5]:        64        64        63        64        62        64        64        64        64        64        26        28        25        24        12        12 
dram[6]:        64        64        64        63        64        64        64        64        64        64        23        32        26        19        11        16 
dram[7]:        64        64        61        63        64        64        64        64        64        64        30        21        18        14        15        13 
dram[8]:        64        64        64        63        64        61        58        59        64        64        30        45        12        10        12        14 
dram[9]:        64        64        64        64        60        62        62        62        64        64        34        29        12        12        14        14 
dram[10]:        64        64        63        63        64        64        64        64        64        64        30        27        15        12        16        15 
dram[11]:        64        64        64        64        64        64        64        64        64        64        21        27        12         9        13        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      6588      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      6954      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      7834 
average row accesses per activate:
dram[0]:  1.349519  1.428759  1.407401  1.456794  1.397740  1.397123  1.357444  1.339876  1.376129  1.392565  1.390428  1.397584  1.375653  1.356966  1.330173  1.342397 
dram[1]:  1.365348  1.395052  1.448931  1.441896  1.386433  1.419392  1.335232  1.342269  1.364084  1.402048  1.367285  1.407484  1.359760  1.363566  1.361147  1.336117 
dram[2]:  1.379203  1.397710  1.461780  1.469031  1.417191  1.392654  1.341468  1.341216  1.376354  1.390198  1.371145  1.380677  1.387613  1.356832  1.340480  1.351192 
dram[3]:  1.363466  1.377173  1.390834  1.466650  1.403858  1.396273  1.344649  1.329058  1.356410  1.383748  1.365244  1.352941  1.363542  1.353060  1.325022  1.318967 
dram[4]:  1.417314  1.379416  1.423222  1.440584  1.406128  1.391289  1.374500  1.328239  1.392400  1.353426  1.375327  1.358154  1.375247  1.371966  1.325636  1.317279 
dram[5]:  1.403794  1.403560  1.435752  1.400871  1.405459  1.366987  1.358169  1.357551  1.405565  1.390028  1.380443  1.354231  1.343965  1.367331  1.321939  1.339181 
dram[6]:  1.382286  1.431154  1.458244  1.453409  1.404131  1.393950  1.352306  1.364688  1.372137  1.419626  1.375771  1.376947  1.369857  1.364552  1.331952  1.325897 
dram[7]:  1.398283  1.384059  1.425267  1.437743  1.370017  1.399531  1.367119  1.358961  1.408272  1.393934  1.357211  1.364326  1.367999  1.368354  1.384263  1.319211 
dram[8]:  1.423491  1.364512  1.470747  1.455873  1.416280  1.377350  1.354009  1.337487  1.395357  1.383858  1.388069  1.361780  1.387264  1.354140  1.334623  1.339319 
dram[9]:  1.386825  1.363219  1.495964  1.433871  1.472568  1.401349  1.395815  1.348147  1.439397  1.396878  1.420863  1.374551  1.428062  1.360893  1.329065  1.330088 
dram[10]:  1.390378  1.395828  1.458671  1.435254  1.413013  1.427062  1.351798  1.367593  1.416925  1.429249  1.409244  1.422657  1.382697  1.384635  1.332944  1.342162 
dram[11]:  1.363992  1.395341  1.444970  1.452281  1.359324  1.423129  1.340183  1.342769  1.368576  1.426487  1.369205  1.400381  1.344885  1.363782  1.335376  1.351333 
average row locality = 3059497/2211472 = 1.383466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15388     16256     16544     16799     16039     16082     15099     14904     15963     15957     16024     16278     16018     15904     15144     15247 
dram[1]:     15695     15687     17038     16743     16212     16063     15198     14826     16019     15985     16119     16288     16258     15880     15751     15034 
dram[2]:     15463     15833     16707     17111     16400     16116     14965     15044     15846     16077     15569     15987     16270     16146     15060     15353 
dram[3]:     15242     15338     15890     17157     15975     16446     14729     14989     15423     16040     15644     15863     15728     16019     14715     14959 
dram[4]:     16024     15230     16574     16343     16167     15776     15410     14478     16163     15410     15722     15508     15959     15788     15264     14791 
dram[5]:     15949     15889     16702     16366     16233     15617     15276     14927     16384     16106     16104     15415     15437     15665     14804     15107 
dram[6]:     15656     16665     16949     17054     16007     16366     14997     15522     15957     16877     16035     16234     16081     16068     15091     15026 
dram[7]:     15766     15657     16534     16960     15772     16060     15271     15283     16379     16186     15619     15978     15982     16126     15716     14564 
dram[8]:     16616     15401     17429     16700     16733     15563     15327     14879     16792     15974     16420     15637     16796     15589     15519     14983 
dram[9]:     16579     15415     17749     16579     17237     16169     15897     14764     17229     15981     16927     15665     17175     15875     15458     15018 
dram[10]:     15890     16223     17257     17180     16009     16712     14919     15514     16388     16837     16281     16532     15684     16424     14809     15495 
dram[11]:     15296     15949     16783     16995     15499     16700     14629     15187     15750     16675     15682     16146     15371     16167     14808     15505 
total dram reads = 3052943
bank skew: 17749/14478 = 1.23
chip skew: 259717/250157 = 1.04
number of total write accesses:
dram[0]:       131       133       126       134       141       133       141       140       142       138       130       136       114       121        29        28 
dram[1]:       132       148       134       146       131       132       134       137       136       125       114       126       119       123        27        26 
dram[2]:       137       136       141       133       136       128       139       138       125       121       123       120       112       114        24        24 
dram[3]:       131       117       133       132       132       133       138       127       124       131       112       107       130       103        24        24 
dram[4]:       127       128       124       126       124       132       139       134       127       134       115       121       129       120        22        20 
dram[5]:       134       138       120       119       129       125       125       137       124       128       117       117       106       132        25        26 
dram[6]:       138       131       136       131       126       129       137       140       131       125       121       130       116       130        35        37 
dram[7]:       124       130       133       131       135       147       136       133       123       132       113       119       120       118        34        30 
dram[8]:       134       118       132       138       138       132       139       133       126       135       111       116       127       109        32        27 
dram[9]:       116       121       139       141       142       135       153       136       133       125       120       121       115       130        26        27 
dram[10]:       123       131       124       125       138       134       145       137       132       144       116       120       142       113        38        35 
dram[11]:       128       139       124       121       127       126       138       136       137       147       117       124       108        97        42        36 
total dram writes = 22302
bank skew: 153/20 = 7.65
chip skew: 1917/1798 = 1.07
average mf latency per bank:
dram[0]:       1740      1702      1715      1719      1696      1667      1642      1630      1652      1644      1638      1591      1642      1604      1649      1636
dram[1]:       2152      1974      2118      1882      1987      1824      1910      1758      1961      1761      1915      1731      1920      1753      2016      1813
dram[2]:       1825      1735      1837      1736      1688      1652      1722      1647      1692      1650      1674      1619      1660      1622      1737      1645
dram[3]:       2149      1930      2139      1889      2033      1769      2004      1791      1993      1798      1918      1732      1968      1751      2041      1834
dram[4]:       1837      1681      1849      1671      1787      1615      1769      1612      1753      1616      1724      1560      1726      1587      1747      1605
dram[5]:       1725      1617      1717      1603      1671      1590      1665      1582      1665      1548      1600      1529      1628      1542      1669      1547
dram[6]:       2541      2081      2467      2044      2368      1913      2351      1893      2333      1924      2228      1850      2285      1894      2457      1990
dram[7]:       2306      2296      2285      2199      2076      2067      2030      2077      2062      2075      2012      1967      2041      2032      2186      2173
dram[8]:       2806      2010      2836      2053      2624      1953      2573      1899      2564      1925      2495      1831      2593      1906      2745      1970
dram[9]:       2351      2027      2322      2096      2329      1996      2278      1974      2263      1996      2160      1899      2224      1979      2264      2067
dram[10]:       1667      1715      1641      1698      1666      1683      1609      1649      1586      1684      1543      1625      1792      1643      1612      1665
dram[11]:       1825      2109      1800      2090      1785      1959      1770      1926      1743      1993      1699      1937      1751      1946      1793      2064
maximum mf latency per bank:
dram[0]:       5796      5124      4872      4634      5716      4131      5850      4044      3945      3813      4525      4083      4500      3677      3878      4123
dram[1]:       4731      5278      6393      4324      4721      5841      4470      4069      4441      3861      4712      3924      4990      3994      4731      4053
dram[2]:       5843      4966      5012      4873      3653      4607      3879      3760      4103      3602      3983      3557      4074      3855      4909      3731
dram[3]:       6509      6382      6665      4941      6033      4398      5084      5521      6132      4106      4684      4239      5397      4029      4504      4104
dram[4]:       5285      4870      4115      4493      5018      4248      5526      3978      4267      4231      4016      4157      4031      4068      4307      4322
dram[5]:       6470      4049      4757      4092      4229      4337      4327      6181      4133      3982      4259      3805      4026      4671      4027      4075
dram[6]:       7531      4921      6960      5123      8458      5013      5831      4549      6129      4458      5843      4465      6699      4130      5854      4144
dram[7]:       7186      5209      7309      4770      5840      6759      4379      4654      4442      4874      4551      4608      4625      4791      6531      5834
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4248      6549      4055      6351      3900      6645      6385      7651      4190
dram[9]:       5150      6070      6967      6252      5377      5582      5078      5341      5149      5441      5060      6655      5128      5560      8499      5554
dram[10]:       4679      4518      4858      4218      4617      4265      3823      5390      4091      4225      3971      4344      5293      3968      5716      4197
dram[11]:       5367      5982      4674      6318      4034      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2202131 n_act=184065 n_pre=184049 n_ref_event=0 n_req=254224 n_rd=253646 n_rd_L2_A=0 n_write=0 n_wr_bk=1917 bw_util=0.3734
n_activity=2501007 dram_eff=0.4087
bk0: 15388a 1159293i bk1: 16256a 1146194i bk2: 16544a 1121472i bk3: 16799a 1113931i bk4: 16039a 1131024i bk5: 16082a 1140942i bk6: 15099a 1213977i bk7: 14904a 1220641i bk8: 15963a 1151206i bk9: 15957a 1147181i bk10: 16024a 1146023i bk11: 16278a 1141432i bk12: 16018a 1133328i bk13: 15904a 1157411i bk14: 15144a 1186457i bk15: 15247a 1194482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276016
Row_Buffer_Locality_read = 0.275963
Row_Buffer_Locality_write = 0.299308
Bank_Level_Parallism = 10.422548
Bank_Level_Parallism_Col = 2.296020
Bank_Level_Parallism_Ready = 1.086259
write_to_read_ratio_blp_rw_average = 0.048128
GrpLevelPara = 1.991721 

BW Util details:
bwutil = 0.373391 
total_CMD = 2737749 
util_bw = 1022252 
Wasted_Col = 1359483 
Wasted_Row = 72818 
Idle = 283196 

BW Util Bottlenecks: 
RCDc_limit = 2553218 
RCDWRc_limit = 2657 
WTRc_limit = 36736 
RTWc_limit = 209116 
CCDLc_limit = 280278 
rwq = 0 
CCDLc_limit_alone = 263473 
WTRc_limit_alone = 34672 
RTWc_limit_alone = 194375 

Commands details: 
total_CMD = 2737749 
n_nop = 2202131 
Read = 253646 
Write = 0 
L2_Alloc = 0 
L2_WB = 1917 
n_act = 184065 
n_pre = 184049 
n_ref = 0 
n_req = 254224 
total_req = 255563 

Dual Bus Interface Util: 
issued_total_row = 368114 
issued_total_col = 255563 
Row_Bus_Util =  0.134459 
CoL_Bus_Util = 0.093348 
Either_Row_CoL_Bus_Util = 0.195642 
Issued_on_Two_Bus_Simul_Util = 0.032165 
issued_two_Eff = 0.164406 
queue_avg = 30.552837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2203233 n_act=184897 n_pre=184881 n_ref_event=0 n_req=255358 n_rd=254796 n_rd_L2_A=0 n_write=0 n_wr_bk=1890 bw_util=0.375
n_activity=2509537 dram_eff=0.4091
bk0: 15695a 1144931i bk1: 15687a 1150471i bk2: 17038a 1100575i bk3: 16743a 1122494i bk4: 16212a 1127953i bk5: 16063a 1167401i bk6: 15198a 1221856i bk7: 14826a 1234038i bk8: 16019a 1136988i bk9: 15985a 1152868i bk10: 16119a 1129714i bk11: 16288a 1158325i bk12: 16258a 1106820i bk13: 15880a 1159160i bk14: 15751a 1157880i bk15: 15034a 1198113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275969
Row_Buffer_Locality_read = 0.275876
Row_Buffer_Locality_write = 0.318505
Bank_Level_Parallism = 10.404490
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.086628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.375032 
total_CMD = 2737749 
util_bw = 1026744 
Wasted_Col = 1362292 
Wasted_Row = 73446 
Idle = 275267 

BW Util Bottlenecks: 
RCDc_limit = 2559849 
RCDWRc_limit = 2367 
WTRc_limit = 35044 
RTWc_limit = 164451 
CCDLc_limit = 280694 
rwq = 0 
CCDLc_limit_alone = 267156 
WTRc_limit_alone = 32968 
RTWc_limit_alone = 152989 

Commands details: 
total_CMD = 2737749 
n_nop = 2203233 
Read = 254796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1890 
n_act = 184897 
n_pre = 184881 
n_ref = 0 
n_req = 255358 
total_req = 256686 

Dual Bus Interface Util: 
issued_total_row = 369778 
issued_total_col = 256686 
Row_Bus_Util =  0.135066 
CoL_Bus_Util = 0.093758 
Either_Row_CoL_Bus_Util = 0.195239 
Issued_on_Two_Bus_Simul_Util = 0.033585 
issued_two_Eff = 0.172021 
queue_avg = 29.239504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2205344 n_act=183773 n_pre=183757 n_ref_event=0 n_req=254497 n_rd=253947 n_rd_L2_A=0 n_write=0 n_wr_bk=1851 bw_util=0.3737
n_activity=2503533 dram_eff=0.4087
bk0: 15463a 1171307i bk1: 15833a 1170264i bk2: 16707a 1108152i bk3: 17111a 1113767i bk4: 16400a 1136197i bk5: 16116a 1146192i bk6: 14965a 1216031i bk7: 15044a 1223219i bk8: 15846a 1175548i bk9: 16077a 1154674i bk10: 15569a 1182129i bk11: 15987a 1167336i bk12: 16270a 1140394i bk13: 16146a 1134050i bk14: 15060a 1217320i bk15: 15353a 1200547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277936
Row_Buffer_Locality_read = 0.277928
Row_Buffer_Locality_write = 0.281818
Bank_Level_Parallism = 10.343762
Bank_Level_Parallism_Col = 2.271664
Bank_Level_Parallism_Ready = 1.087807
write_to_read_ratio_blp_rw_average = 0.041993
GrpLevelPara = 1.975014 

BW Util details:
bwutil = 0.373735 
total_CMD = 2737749 
util_bw = 1023192 
Wasted_Col = 1359648 
Wasted_Row = 75547 
Idle = 279362 

BW Util Bottlenecks: 
RCDc_limit = 2545529 
RCDWRc_limit = 2445 
WTRc_limit = 34955 
RTWc_limit = 180363 
CCDLc_limit = 280863 
rwq = 0 
CCDLc_limit_alone = 267202 
WTRc_limit_alone = 33153 
RTWc_limit_alone = 168504 

Commands details: 
total_CMD = 2737749 
n_nop = 2205344 
Read = 253947 
Write = 0 
L2_Alloc = 0 
L2_WB = 1851 
n_act = 183773 
n_pre = 183757 
n_ref = 0 
n_req = 254497 
total_req = 255798 

Dual Bus Interface Util: 
issued_total_row = 367530 
issued_total_col = 255798 
Row_Bus_Util =  0.134245 
CoL_Bus_Util = 0.093434 
Either_Row_CoL_Bus_Util = 0.194468 
Issued_on_Two_Bus_Simul_Util = 0.033211 
issued_two_Eff = 0.170778 
queue_avg = 29.745470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2206492 n_act=183183 n_pre=183167 n_ref_event=0 n_req=250676 n_rd=250157 n_rd_L2_A=0 n_write=0 n_wr_bk=1798 bw_util=0.3681
n_activity=2502919 dram_eff=0.4027
bk0: 15242a 1214103i bk1: 15338a 1218570i bk2: 15890a 1175768i bk3: 17157a 1131192i bk4: 15975a 1178887i bk5: 16446a 1160538i bk6: 14729a 1246409i bk7: 14989a 1238115i bk8: 15423a 1212267i bk9: 16040a 1181608i bk10: 15644a 1214610i bk11: 15863a 1180287i bk12: 15728a 1183088i bk13: 16019a 1171891i bk14: 14715a 1251639i bk15: 14959a 1218729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269284
Row_Buffer_Locality_read = 0.269247
Row_Buffer_Locality_write = 0.287091
Bank_Level_Parallism = 10.141528
Bank_Level_Parallism_Col = 2.238636
Bank_Level_Parallism_Ready = 1.087929
write_to_read_ratio_blp_rw_average = 0.036864
GrpLevelPara = 1.955431 

BW Util details:
bwutil = 0.368120 
total_CMD = 2737749 
util_bw = 1007820 
Wasted_Col = 1370947 
Wasted_Row = 76727 
Idle = 282255 

BW Util Bottlenecks: 
RCDc_limit = 2567123 
RCDWRc_limit = 2437 
WTRc_limit = 34813 
RTWc_limit = 151901 
CCDLc_limit = 268986 
rwq = 0 
CCDLc_limit_alone = 256666 
WTRc_limit_alone = 32828 
RTWc_limit_alone = 141566 

Commands details: 
total_CMD = 2737749 
n_nop = 2206492 
Read = 250157 
Write = 0 
L2_Alloc = 0 
L2_WB = 1798 
n_act = 183183 
n_pre = 183167 
n_ref = 0 
n_req = 250676 
total_req = 251955 

Dual Bus Interface Util: 
issued_total_row = 366350 
issued_total_col = 251955 
Row_Bus_Util =  0.133814 
CoL_Bus_Util = 0.092030 
Either_Row_CoL_Bus_Util = 0.194049 
Issued_on_Two_Bus_Simul_Util = 0.031795 
issued_two_Eff = 0.163853 
queue_avg = 28.220255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2208786 n_act=182365 n_pre=182349 n_ref_event=0 n_req=251120 n_rd=250607 n_rd_L2_A=0 n_write=0 n_wr_bk=1822 bw_util=0.3688
n_activity=2494667 dram_eff=0.4047
bk0: 16024a 1184442i bk1: 15230a 1223554i bk2: 16574a 1152501i bk3: 16343a 1172984i bk4: 16167a 1170921i bk5: 15776a 1183233i bk6: 15410a 1233149i bk7: 14478a 1279116i bk8: 16163a 1155729i bk9: 15410a 1200668i bk10: 15722a 1209623i bk11: 15508a 1220866i bk12: 15959a 1178860i bk13: 15788a 1197920i bk14: 15264a 1203213i bk15: 14791a 1235614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273833
Row_Buffer_Locality_read = 0.273783
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 10.169430
Bank_Level_Parallism_Col = 2.247703
Bank_Level_Parallism_Ready = 1.085919
write_to_read_ratio_blp_rw_average = 0.036409
GrpLevelPara = 1.958968 

BW Util details:
bwutil = 0.368812 
total_CMD = 2737749 
util_bw = 1009716 
Wasted_Col = 1360206 
Wasted_Row = 76773 
Idle = 291054 

BW Util Bottlenecks: 
RCDc_limit = 2544180 
RCDWRc_limit = 2266 
WTRc_limit = 30594 
RTWc_limit = 157756 
CCDLc_limit = 271091 
rwq = 0 
CCDLc_limit_alone = 258215 
WTRc_limit_alone = 28789 
RTWc_limit_alone = 146685 

Commands details: 
total_CMD = 2737749 
n_nop = 2208786 
Read = 250607 
Write = 0 
L2_Alloc = 0 
L2_WB = 1822 
n_act = 182365 
n_pre = 182349 
n_ref = 0 
n_req = 251120 
total_req = 252429 

Dual Bus Interface Util: 
issued_total_row = 364714 
issued_total_col = 252429 
Row_Bus_Util =  0.133217 
CoL_Bus_Util = 0.092203 
Either_Row_CoL_Bus_Util = 0.193211 
Issued_on_Two_Bus_Simul_Util = 0.032209 
issued_two_Eff = 0.166704 
queue_avg = 28.504766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2204746 n_act=183311 n_pre=183295 n_ref_event=0 n_req=252495 n_rd=251981 n_rd_L2_A=0 n_write=0 n_wr_bk=1802 bw_util=0.3708
n_activity=2504700 dram_eff=0.4053
bk0: 15949a 1169749i bk1: 15889a 1160060i bk2: 16702a 1123598i bk3: 16366a 1149747i bk4: 16233a 1158857i bk5: 15617a 1195026i bk6: 15276a 1237230i bk7: 14927a 1240855i bk8: 16384a 1150149i bk9: 16106a 1171822i bk10: 16104a 1177688i bk11: 15415a 1224136i bk12: 15437a 1216083i bk13: 15665a 1175139i bk14: 14804a 1234015i bk15: 15107a 1219581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274041
Row_Buffer_Locality_read = 0.274001
Row_Buffer_Locality_write = 0.293774
Bank_Level_Parallism = 10.210752
Bank_Level_Parallism_Col = 2.234657
Bank_Level_Parallism_Ready = 1.084769
write_to_read_ratio_blp_rw_average = 0.033885
GrpLevelPara = 1.953860 

BW Util details:
bwutil = 0.370791 
total_CMD = 2737749 
util_bw = 1015132 
Wasted_Col = 1365487 
Wasted_Row = 75826 
Idle = 281304 

BW Util Bottlenecks: 
RCDc_limit = 2557149 
RCDWRc_limit = 2423 
WTRc_limit = 31762 
RTWc_limit = 143359 
CCDLc_limit = 272262 
rwq = 0 
CCDLc_limit_alone = 260317 
WTRc_limit_alone = 30013 
RTWc_limit_alone = 133163 

Commands details: 
total_CMD = 2737749 
n_nop = 2204746 
Read = 251981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1802 
n_act = 183311 
n_pre = 183295 
n_ref = 0 
n_req = 252495 
total_req = 253783 

Dual Bus Interface Util: 
issued_total_row = 366606 
issued_total_col = 253783 
Row_Bus_Util =  0.133908 
CoL_Bus_Util = 0.092698 
Either_Row_CoL_Bus_Util = 0.194687 
Issued_on_Two_Bus_Simul_Util = 0.031919 
issued_two_Eff = 0.163950 
queue_avg = 27.995539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9955
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2199596 n_act=185494 n_pre=185478 n_ref_event=0 n_req=257158 n_rd=256585 n_rd_L2_A=0 n_write=0 n_wr_bk=1893 bw_util=0.3777
n_activity=2506488 dram_eff=0.4125
bk0: 15656a 1145702i bk1: 16665a 1098798i bk2: 16949a 1079246i bk3: 17054a 1062956i bk4: 16007a 1133023i bk5: 16366a 1104190i bk6: 14997a 1206035i bk7: 15522a 1197205i bk8: 15957a 1114402i bk9: 16877a 1090540i bk10: 16035a 1128283i bk11: 16234a 1117129i bk12: 16081a 1124351i bk13: 16068a 1122860i bk14: 15091a 1175223i bk15: 15026a 1178947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278716
Row_Buffer_Locality_read = 0.278633
Row_Buffer_Locality_write = 0.315881
Bank_Level_Parallism = 10.565839
Bank_Level_Parallism_Col = 2.295116
Bank_Level_Parallism_Ready = 1.088200
write_to_read_ratio_blp_rw_average = 0.046185
GrpLevelPara = 1.994968 

BW Util details:
bwutil = 0.377650 
total_CMD = 2737749 
util_bw = 1033912 
Wasted_Col = 1360208 
Wasted_Row = 67753 
Idle = 275876 

BW Util Bottlenecks: 
RCDc_limit = 2559722 
RCDWRc_limit = 2536 
WTRc_limit = 36592 
RTWc_limit = 196409 
CCDLc_limit = 284797 
rwq = 0 
CCDLc_limit_alone = 269033 
WTRc_limit_alone = 34385 
RTWc_limit_alone = 182852 

Commands details: 
total_CMD = 2737749 
n_nop = 2199596 
Read = 256585 
Write = 0 
L2_Alloc = 0 
L2_WB = 1893 
n_act = 185494 
n_pre = 185478 
n_ref = 0 
n_req = 257158 
total_req = 258478 

Dual Bus Interface Util: 
issued_total_row = 370972 
issued_total_col = 258478 
Row_Bus_Util =  0.135503 
CoL_Bus_Util = 0.094413 
Either_Row_CoL_Bus_Util = 0.196568 
Issued_on_Two_Bus_Simul_Util = 0.033347 
issued_two_Eff = 0.169649 
queue_avg = 31.609079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6091
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2203539 n_act=184119 n_pre=184103 n_ref_event=0 n_req=254404 n_rd=253853 n_rd_L2_A=0 n_write=0 n_wr_bk=1858 bw_util=0.3736
n_activity=2504986 dram_eff=0.4083
bk0: 15766a 1161171i bk1: 15657a 1168868i bk2: 16534a 1114520i bk3: 16960a 1103376i bk4: 15772a 1161167i bk5: 16060a 1161929i bk6: 15271a 1217012i bk7: 15283a 1219656i bk8: 16379a 1141093i bk9: 16186a 1149428i bk10: 15619a 1190100i bk11: 15978a 1155952i bk12: 15982a 1145308i bk13: 16126a 1126650i bk14: 15716a 1175305i bk15: 14564a 1234907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276312
Row_Buffer_Locality_read = 0.276345
Row_Buffer_Locality_write = 0.261343
Bank_Level_Parallism = 10.360805
Bank_Level_Parallism_Col = 2.283360
Bank_Level_Parallism_Ready = 1.087329
write_to_read_ratio_blp_rw_average = 0.046309
GrpLevelPara = 1.980971 

BW Util details:
bwutil = 0.373608 
total_CMD = 2737749 
util_bw = 1022844 
Wasted_Col = 1362573 
Wasted_Row = 72185 
Idle = 280147 

BW Util Bottlenecks: 
RCDc_limit = 2555152 
RCDWRc_limit = 2524 
WTRc_limit = 35824 
RTWc_limit = 193947 
CCDLc_limit = 279328 
rwq = 0 
CCDLc_limit_alone = 263598 
WTRc_limit_alone = 33760 
RTWc_limit_alone = 180281 

Commands details: 
total_CMD = 2737749 
n_nop = 2203539 
Read = 253853 
Write = 0 
L2_Alloc = 0 
L2_WB = 1858 
n_act = 184119 
n_pre = 184103 
n_ref = 0 
n_req = 254404 
total_req = 255711 

Dual Bus Interface Util: 
issued_total_row = 368222 
issued_total_col = 255711 
Row_Bus_Util =  0.134498 
CoL_Bus_Util = 0.093402 
Either_Row_CoL_Bus_Util = 0.195127 
Issued_on_Two_Bus_Simul_Util = 0.032773 
issued_two_Eff = 0.167955 
queue_avg = 30.572340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5723
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2195903 n_act=185568 n_pre=185552 n_ref_event=0 n_req=256907 n_rd=256358 n_rd_L2_A=0 n_write=0 n_wr_bk=1847 bw_util=0.3773
n_activity=2508777 dram_eff=0.4117
bk0: 16616a 1119432i bk1: 15401a 1186102i bk2: 17429a 1073105i bk3: 16700a 1128817i bk4: 16733a 1098464i bk5: 15563a 1155770i bk6: 15327a 1212805i bk7: 14879a 1239663i bk8: 16792a 1103216i bk9: 15974a 1173525i bk10: 16420a 1140037i bk11: 15637a 1197836i bk12: 16796a 1100099i bk13: 15589a 1178315i bk14: 15519a 1146029i bk15: 14983a 1232443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277723
Row_Buffer_Locality_read = 0.277698
Row_Buffer_Locality_write = 0.289617
Bank_Level_Parallism = 10.392512
Bank_Level_Parallism_Col = 2.304946
Bank_Level_Parallism_Ready = 1.085332
write_to_read_ratio_blp_rw_average = 0.050931
GrpLevelPara = 1.997978 

BW Util details:
bwutil = 0.377252 
total_CMD = 2737749 
util_bw = 1032820 
Wasted_Col = 1363958 
Wasted_Row = 66962 
Idle = 274009 

BW Util Bottlenecks: 
RCDc_limit = 2568011 
RCDWRc_limit = 2448 
WTRc_limit = 35324 
RTWc_limit = 218037 
CCDLc_limit = 282360 
rwq = 0 
CCDLc_limit_alone = 265301 
WTRc_limit_alone = 33408 
RTWc_limit_alone = 202894 

Commands details: 
total_CMD = 2737749 
n_nop = 2195903 
Read = 256358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1847 
n_act = 185568 
n_pre = 185552 
n_ref = 0 
n_req = 256907 
total_req = 258205 

Dual Bus Interface Util: 
issued_total_row = 371120 
issued_total_col = 258205 
Row_Bus_Util =  0.135557 
CoL_Bus_Util = 0.094313 
Either_Row_CoL_Bus_Util = 0.197917 
Issued_on_Two_Bus_Simul_Util = 0.031953 
issued_two_Eff = 0.161446 
queue_avg = 31.006592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0066
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2197518 n_act=186007 n_pre=185991 n_ref_event=0 n_req=260266 n_rd=259717 n_rd_L2_A=0 n_write=0 n_wr_bk=1880 bw_util=0.3822
n_activity=2507749 dram_eff=0.4173
bk0: 16579a 1054225i bk1: 15415a 1139280i bk2: 17749a 1036187i bk3: 16579a 1073268i bk4: 17237a 1048069i bk5: 16169a 1093683i bk6: 15897a 1125871i bk7: 14764a 1196741i bk8: 17229a 1030423i bk9: 15981a 1085420i bk10: 16927a 1070588i bk11: 15665a 1149925i bk12: 17175a 1045493i bk13: 15875a 1085110i bk14: 15458a 1106444i bk15: 15018a 1157675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285358
Row_Buffer_Locality_read = 0.285272
Row_Buffer_Locality_write = 0.326047
Bank_Level_Parallism = 10.803463
Bank_Level_Parallism_Col = 2.339301
Bank_Level_Parallism_Ready = 1.089690
write_to_read_ratio_blp_rw_average = 0.054207
GrpLevelPara = 2.020515 

BW Util details:
bwutil = 0.382207 
total_CMD = 2737749 
util_bw = 1046388 
Wasted_Col = 1348774 
Wasted_Row = 67087 
Idle = 275500 

BW Util Bottlenecks: 
RCDc_limit = 2542806 
RCDWRc_limit = 2299 
WTRc_limit = 34910 
RTWc_limit = 232129 
CCDLc_limit = 292416 
rwq = 0 
CCDLc_limit_alone = 274220 
WTRc_limit_alone = 32862 
RTWc_limit_alone = 215981 

Commands details: 
total_CMD = 2737749 
n_nop = 2197518 
Read = 259717 
Write = 0 
L2_Alloc = 0 
L2_WB = 1880 
n_act = 186007 
n_pre = 185991 
n_ref = 0 
n_req = 260266 
total_req = 261597 

Dual Bus Interface Util: 
issued_total_row = 371998 
issued_total_col = 261597 
Row_Bus_Util =  0.135877 
CoL_Bus_Util = 0.095552 
Either_Row_CoL_Bus_Util = 0.197327 
Issued_on_Two_Bus_Simul_Util = 0.034102 
issued_two_Eff = 0.172822 
queue_avg = 34.212730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2127
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2200208 n_act=185055 n_pre=185039 n_ref_event=0 n_req=258705 n_rd=258154 n_rd_L2_A=0 n_write=0 n_wr_bk=1897 bw_util=0.3799
n_activity=2504725 dram_eff=0.4153
bk0: 15890a 1135142i bk1: 16223a 1087811i bk2: 17257a 1070688i bk3: 17180a 1056719i bk4: 16009a 1121967i bk5: 16712a 1103086i bk6: 14919a 1202819i bk7: 15514a 1162918i bk8: 16388a 1117558i bk9: 16837a 1066063i bk10: 16281a 1131673i bk11: 16532a 1127482i bk12: 15684a 1108385i bk13: 16424a 1096947i bk14: 14809a 1202348i bk15: 15495a 1150016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284726
Row_Buffer_Locality_read = 0.284702
Row_Buffer_Locality_write = 0.295826
Bank_Level_Parallism = 10.638273
Bank_Level_Parallism_Col = 2.299109
Bank_Level_Parallism_Ready = 1.088557
write_to_read_ratio_blp_rw_average = 0.044170
GrpLevelPara = 1.992924 

BW Util details:
bwutil = 0.379949 
total_CMD = 2737749 
util_bw = 1040204 
Wasted_Col = 1346286 
Wasted_Row = 72065 
Idle = 279194 

BW Util Bottlenecks: 
RCDc_limit = 2533891 
RCDWRc_limit = 2490 
WTRc_limit = 34330 
RTWc_limit = 188814 
CCDLc_limit = 288900 
rwq = 0 
CCDLc_limit_alone = 274214 
WTRc_limit_alone = 32436 
RTWc_limit_alone = 176022 

Commands details: 
total_CMD = 2737749 
n_nop = 2200208 
Read = 258154 
Write = 0 
L2_Alloc = 0 
L2_WB = 1897 
n_act = 185055 
n_pre = 185039 
n_ref = 0 
n_req = 258705 
total_req = 260051 

Dual Bus Interface Util: 
issued_total_row = 370094 
issued_total_col = 260051 
Row_Bus_Util =  0.135182 
CoL_Bus_Util = 0.094987 
Either_Row_CoL_Bus_Util = 0.196344 
Issued_on_Two_Bus_Simul_Util = 0.033825 
issued_two_Eff = 0.172273 
queue_avg = 32.631557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2737749 n_nop=2205344 n_act=183756 n_pre=183740 n_ref_event=0 n_req=253687 n_rd=253142 n_rd_L2_A=0 n_write=0 n_wr_bk=1847 bw_util=0.3726
n_activity=2503316 dram_eff=0.4074
bk0: 15296a 1166705i bk1: 15949a 1145245i bk2: 16783a 1132423i bk3: 16995a 1106908i bk4: 15499a 1189715i bk5: 16700a 1117101i bk6: 14629a 1236599i bk7: 15187a 1206724i bk8: 15750a 1171167i bk9: 16675a 1121484i bk10: 15682a 1192870i bk11: 16146a 1168777i bk12: 15371a 1201312i bk13: 16167a 1152578i bk14: 14808a 1228693i bk15: 15505a 1173806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275698
Row_Buffer_Locality_read = 0.275569
Row_Buffer_Locality_write = 0.335780
Bank_Level_Parallism = 10.333475
Bank_Level_Parallism_Col = 2.293857
Bank_Level_Parallism_Ready = 1.090085
write_to_read_ratio_blp_rw_average = 0.049160
GrpLevelPara = 1.987269 

BW Util details:
bwutil = 0.372553 
total_CMD = 2737749 
util_bw = 1019956 
Wasted_Col = 1361759 
Wasted_Row = 73961 
Idle = 282073 

BW Util Bottlenecks: 
RCDc_limit = 2552160 
RCDWRc_limit = 2302 
WTRc_limit = 33307 
RTWc_limit = 207727 
CCDLc_limit = 280165 
rwq = 0 
CCDLc_limit_alone = 264038 
WTRc_limit_alone = 31342 
RTWc_limit_alone = 193565 

Commands details: 
total_CMD = 2737749 
n_nop = 2205344 
Read = 253142 
Write = 0 
L2_Alloc = 0 
L2_WB = 1847 
n_act = 183756 
n_pre = 183740 
n_ref = 0 
n_req = 253687 
total_req = 254989 

Dual Bus Interface Util: 
issued_total_row = 367496 
issued_total_col = 254989 
Row_Bus_Util =  0.134233 
CoL_Bus_Util = 0.093138 
Either_Row_CoL_Bus_Util = 0.194468 
Issued_on_Two_Bus_Simul_Util = 0.032903 
issued_two_Eff = 0.169195 
queue_avg = 30.174000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384597, Miss = 126281, Miss_rate = 0.328, Pending_hits = 263, Reservation_fails = 4
L2_cache_bank[1]: Access = 378193, Miss = 127476, Miss_rate = 0.337, Pending_hits = 208, Reservation_fails = 3314
L2_cache_bank[2]: Access = 381948, Miss = 128327, Miss_rate = 0.336, Pending_hits = 239, Reservation_fails = 586
L2_cache_bank[3]: Access = 382318, Miss = 126554, Miss_rate = 0.331, Pending_hits = 271, Reservation_fails = 1725
L2_cache_bank[4]: Access = 382231, Miss = 126328, Miss_rate = 0.331, Pending_hits = 275, Reservation_fails = 423
L2_cache_bank[5]: Access = 381589, Miss = 127706, Miss_rate = 0.335, Pending_hits = 204, Reservation_fails = 424
L2_cache_bank[6]: Access = 380915, Miss = 123400, Miss_rate = 0.324, Pending_hits = 258, Reservation_fails = 813
L2_cache_bank[7]: Access = 379819, Miss = 126845, Miss_rate = 0.334, Pending_hits = 199, Reservation_fails = 421
L2_cache_bank[8]: Access = 383088, Miss = 127317, Miss_rate = 0.332, Pending_hits = 231, Reservation_fails = 15719
L2_cache_bank[9]: Access = 377895, Miss = 123356, Miss_rate = 0.326, Pending_hits = 217, Reservation_fails = 2767
L2_cache_bank[10]: Access = 382639, Miss = 126904, Miss_rate = 0.332, Pending_hits = 207, Reservation_fails = 6596
L2_cache_bank[11]: Access = 380654, Miss = 125126, Miss_rate = 0.329, Pending_hits = 190, Reservation_fails = 217
L2_cache_bank[12]: Access = 382634, Miss = 126810, Miss_rate = 0.331, Pending_hits = 235, Reservation_fails = 2857
L2_cache_bank[13]: Access = 382083, Miss = 129858, Miss_rate = 0.340, Pending_hits = 201, Reservation_fails = 687
L2_cache_bank[14]: Access = 382680, Miss = 127073, Miss_rate = 0.332, Pending_hits = 214, Reservation_fails = 2576
L2_cache_bank[15]: Access = 380671, Miss = 126865, Miss_rate = 0.333, Pending_hits = 286, Reservation_fails = 397
L2_cache_bank[16]: Access = 385464, Miss = 131680, Miss_rate = 0.342, Pending_hits = 333, Reservation_fails = 59766
L2_cache_bank[17]: Access = 378130, Miss = 124770, Miss_rate = 0.330, Pending_hits = 229, Reservation_fails = 17123
L2_cache_bank[18]: Access = 384271, Miss = 134312, Miss_rate = 0.350, Pending_hits = 280, Reservation_fails = 20961
L2_cache_bank[19]: Access = 384016, Miss = 125506, Miss_rate = 0.327, Pending_hits = 190, Reservation_fails = 20742
L2_cache_bank[20]: Access = 387903, Miss = 127308, Miss_rate = 0.328, Pending_hits = 147, Reservation_fails = 666
L2_cache_bank[21]: Access = 383323, Miss = 130955, Miss_rate = 0.342, Pending_hits = 147, Reservation_fails = 1716
L2_cache_bank[22]: Access = 380800, Miss = 123863, Miss_rate = 0.325, Pending_hits = 145, Reservation_fails = 313
L2_cache_bank[23]: Access = 379149, Miss = 129359, Miss_rate = 0.341, Pending_hits = 243, Reservation_fails = 1023
L2_total_cache_accesses = 9167010
L2_total_cache_misses = 3053979
L2_total_cache_miss_rate = 0.3331
L2_total_cache_pending_hits = 5412
L2_total_cache_reservation_fails = 161836
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6038358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2185755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 867189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5386
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9096687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70323
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 114
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 157193
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4529
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=9167010
icnt_total_pkts_simt_to_mem=9167010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9167010
Req_Network_cycles = 1067573
Req_Network_injected_packets_per_cycle =       8.5868 
Req_Network_conflicts_per_cycle =       8.5419
Req_Network_conflicts_per_cycle_util =       9.2228
Req_Bank_Level_Parallism =       9.2713
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.3412
Req_Network_out_buffer_full_per_cycle =       0.1928
Req_Network_out_buffer_avg_util =      21.4972

Reply_Network_injected_packets_num = 9167010
Reply_Network_cycles = 1067573
Reply_Network_injected_packets_per_cycle =        8.5868
Reply_Network_conflicts_per_cycle =        5.6878
Reply_Network_conflicts_per_cycle_util =       6.1503
Reply_Bank_Level_Parallism =       9.2851
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.8034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2862
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 36 sec (8436 sec)
gpgpu_simulation_rate = 15671 (inst/sec)
gpgpu_simulation_rate = 126 (cycle/sec)
gpgpu_silicon_slowdown = 10833333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e80c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e800..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 532700
gpu_sim_insn = 43034046
gpu_ipc =      80.7848
gpu_tot_sim_cycle = 1600273
gpu_tot_sim_insn = 175238275
gpu_tot_ipc =     109.5052
gpu_tot_issued_cta = 1715
gpu_occupancy = 83.8646% 
gpu_tot_occupancy = 83.0536% 
max_total_param_size = 0
gpu_stall_dramfull = 3313210
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1354
partiton_level_parallism_total  =       8.4365
partiton_level_parallism_util =      10.1332
partiton_level_parallism_util_total  =      10.2943
L2_BW  =     355.3551 GB/Sec
L2_BW_total  =     368.5075 GB/Sec
gpu_total_sim_rate=14002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 627130, Miss = 391269, Miss_rate = 0.624, Pending_hits = 7404, Reservation_fails = 1247420
	L1D_cache_core[1]: Access = 645709, Miss = 444426, Miss_rate = 0.688, Pending_hits = 8442, Reservation_fails = 1335550
	L1D_cache_core[2]: Access = 656344, Miss = 447236, Miss_rate = 0.681, Pending_hits = 7381, Reservation_fails = 1199338
	L1D_cache_core[3]: Access = 696842, Miss = 501983, Miss_rate = 0.720, Pending_hits = 8534, Reservation_fails = 1421175
	L1D_cache_core[4]: Access = 620467, Miss = 419052, Miss_rate = 0.675, Pending_hits = 7977, Reservation_fails = 1257444
	L1D_cache_core[5]: Access = 633002, Miss = 447687, Miss_rate = 0.707, Pending_hits = 8179, Reservation_fails = 1295971
	L1D_cache_core[6]: Access = 626455, Miss = 461387, Miss_rate = 0.737, Pending_hits = 7459, Reservation_fails = 1338295
	L1D_cache_core[7]: Access = 570886, Miss = 385730, Miss_rate = 0.676, Pending_hits = 6415, Reservation_fails = 1179008
	L1D_cache_core[8]: Access = 652731, Miss = 449612, Miss_rate = 0.689, Pending_hits = 8124, Reservation_fails = 1303949
	L1D_cache_core[9]: Access = 636414, Miss = 415707, Miss_rate = 0.653, Pending_hits = 7893, Reservation_fails = 1391087
	L1D_cache_core[10]: Access = 688643, Miss = 493429, Miss_rate = 0.717, Pending_hits = 8875, Reservation_fails = 1302036
	L1D_cache_core[11]: Access = 633429, Miss = 438431, Miss_rate = 0.692, Pending_hits = 7528, Reservation_fails = 1300562
	L1D_cache_core[12]: Access = 691275, Miss = 487817, Miss_rate = 0.706, Pending_hits = 8281, Reservation_fails = 1373833
	L1D_cache_core[13]: Access = 660660, Miss = 444099, Miss_rate = 0.672, Pending_hits = 7780, Reservation_fails = 1198673
	L1D_cache_core[14]: Access = 667103, Miss = 457796, Miss_rate = 0.686, Pending_hits = 7848, Reservation_fails = 1329193
	L1D_cache_core[15]: Access = 663995, Miss = 492472, Miss_rate = 0.742, Pending_hits = 8321, Reservation_fails = 1418776
	L1D_cache_core[16]: Access = 593266, Miss = 397431, Miss_rate = 0.670, Pending_hits = 6621, Reservation_fails = 1227860
	L1D_cache_core[17]: Access = 610083, Miss = 442581, Miss_rate = 0.725, Pending_hits = 7922, Reservation_fails = 1257811
	L1D_cache_core[18]: Access = 625240, Miss = 448434, Miss_rate = 0.717, Pending_hits = 8393, Reservation_fails = 1270885
	L1D_cache_core[19]: Access = 676984, Miss = 481291, Miss_rate = 0.711, Pending_hits = 8072, Reservation_fails = 1283270
	L1D_cache_core[20]: Access = 605610, Miss = 413843, Miss_rate = 0.683, Pending_hits = 7260, Reservation_fails = 1176714
	L1D_cache_core[21]: Access = 616568, Miss = 404283, Miss_rate = 0.656, Pending_hits = 7356, Reservation_fails = 1218583
	L1D_cache_core[22]: Access = 677503, Miss = 462331, Miss_rate = 0.682, Pending_hits = 8014, Reservation_fails = 1299753
	L1D_cache_core[23]: Access = 639712, Miss = 430488, Miss_rate = 0.673, Pending_hits = 7789, Reservation_fails = 1267226
	L1D_cache_core[24]: Access = 685510, Miss = 492081, Miss_rate = 0.718, Pending_hits = 7934, Reservation_fails = 1360081
	L1D_cache_core[25]: Access = 623561, Miss = 413731, Miss_rate = 0.663, Pending_hits = 6870, Reservation_fails = 1061820
	L1D_cache_core[26]: Access = 619201, Miss = 402404, Miss_rate = 0.650, Pending_hits = 7093, Reservation_fails = 1166702
	L1D_cache_core[27]: Access = 687054, Miss = 492392, Miss_rate = 0.717, Pending_hits = 8468, Reservation_fails = 1402287
	L1D_cache_core[28]: Access = 709706, Miss = 533763, Miss_rate = 0.752, Pending_hits = 9224, Reservation_fails = 1295115
	L1D_cache_core[29]: Access = 617146, Miss = 437737, Miss_rate = 0.709, Pending_hits = 7223, Reservation_fails = 1265237
	L1D_total_cache_accesses = 19358229
	L1D_total_cache_misses = 13430923
	L1D_total_cache_miss_rate = 0.6938
	L1D_total_cache_pending_hits = 234680
	L1D_total_cache_reservation_fails = 38445654
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.306
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5622801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 234680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12539046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38441930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 891354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 234680
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19287881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70348

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6160166
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32281764
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3724
ctas_completed 1715, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6529, 7619, 6414, 7024, 7834, 7571, 8514, 8197, 7208, 6758, 7391, 8179, 7987, 8950, 9123, 8504, 7390, 7893, 7642, 7713, 8886, 7752, 6868, 8219, 8866, 8191, 9162, 9538, 9278, 9196, 9783, 9772, 
gpgpu_n_tot_thrd_icount = 252710880
gpgpu_n_tot_w_icount = 7897215
gpgpu_n_stall_shd_mem = 14071819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13430400
gpgpu_n_mem_write_global = 70348
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39449584
gpgpu_n_store_insn = 548846
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1668352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13466142
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 605677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2316125	W0_Idle:1747315	W0_Scoreboard:163631329	W1:3229	W2:152387	W3:3908	W4:159931	W5:5490	W6:861409	W7:2044	W8:194925	W9:2943	W10:146419	W11:4210	W12:426512	W13:1796	W14:256463	W15:1751	W16:131833	W17:2541	W18:229778	W19:2812	W20:307600	W21:1542	W22:112223	W23:2064	W24:144845	W25:3265	W26:438555	W27:33340	W28:90236	W29:29487	W30:104913	W31:50096	W32:3988668
single_issue_nums: WS0:1977232	WS1:1973681	WS2:1959161	WS3:1987141	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 107443200 {8:13430400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2813920 {40:70348,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 537216000 {40:13430400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 562784 {8:70348,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 654 
avg_icnt2mem_latency = 238 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 19 
mrq_lat_table:1162602 	38671 	80949 	169458 	311424 	457054 	668947 	929558 	707846 	77387 	12179 	8083 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1687719 	7602030 	1792656 	1749128 	587628 	81575 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5211538 	3327543 	2215030 	874854 	1275154 	449393 	146224 	1012 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5435484 	1911524 	1845340 	1753744 	1455665 	871485 	222762 	4744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	877 	92 	586 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        63        64        32        28        10        10        12        12 
dram[1]:        64        64        64        64        63        64        64        64        63        64        26        34        21        10        12        12 
dram[2]:        64        64        64        64        62        61        64        64        60        64        39        25        10        11        11        13 
dram[3]:        64        64        63        63        64        63        64        64        64        64        17        35        16        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        19        31        21        18        12        10 
dram[5]:        64        64        63        64        62        64        64        64        64        64        36        28        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        23        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        30        22        18        14        15        15 
dram[8]:        64        64        64        63        64        61        63        63        64        64        30        45        12        12        13        17 
dram[9]:        64        64        64        64        60        62        62        62        64        64        34        31        12        12        16        14 
dram[10]:        64        64        64        63        64        64        64        64        64        64        33        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        34        32        12         9        13        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      7834 
average row accesses per activate:
dram[0]:  1.351292  1.433178  1.417028  1.460539  1.391884  1.392087  1.348418  1.339363  1.374359  1.395542  1.390538  1.407544  1.364009  1.356311  1.331059  1.350972 
dram[1]:  1.375216  1.385378  1.448603  1.441622  1.378538  1.406237  1.329998  1.332400  1.369519  1.400754  1.373174  1.413417  1.357877  1.362699  1.359366  1.335052 
dram[2]:  1.379389  1.389818  1.450578  1.466561  1.408075  1.380278  1.339850  1.335043  1.380306  1.389159  1.377284  1.375919  1.387754  1.357115  1.345314  1.355270 
dram[3]:  1.366127  1.376468  1.391684  1.468851  1.401639  1.392262  1.335386  1.322276  1.364460  1.386212  1.370998  1.361496  1.364136  1.356638  1.334084  1.320588 
dram[4]:  1.409249  1.379015  1.415071  1.435645  1.391094  1.382892  1.366745  1.322330  1.389900  1.356325  1.375485  1.366171  1.368343  1.374692  1.331678  1.320771 
dram[5]:  1.396301  1.401806  1.430610  1.403314  1.394926  1.361878  1.351111  1.339895  1.401141  1.388365  1.386425  1.357590  1.342444  1.364321  1.325288  1.335479 
dram[6]:  1.382429  1.429654  1.471610  1.441183  1.401086  1.383354  1.348832  1.360089  1.374773  1.421876  1.382842  1.381932  1.369824  1.363385  1.339528  1.322642 
dram[7]:  1.398881  1.391666  1.429235  1.457069  1.362464  1.394220  1.359050  1.360949  1.414290  1.404770  1.369838  1.376316  1.370913  1.371880  1.385062  1.322797 
dram[8]:  1.417244  1.364076  1.454971  1.462380  1.403334  1.374062  1.337712  1.340806  1.394677  1.399886  1.382025  1.368304  1.387047  1.360502  1.338767  1.354909 
dram[9]:  1.385712  1.359726  1.490517  1.426961  1.442970  1.392632  1.386465  1.339455  1.430695  1.392182  1.412747  1.374529  1.416253  1.362043  1.326409  1.333804 
dram[10]:  1.398154  1.410771  1.464858  1.458992  1.405535  1.428258  1.343094  1.368095  1.417719  1.441227  1.421692  1.431722  1.376582  1.391548  1.335532  1.350094 
dram[11]:  1.363374  1.400448  1.446562  1.456699  1.358470  1.416031  1.333052  1.336948  1.367349  1.422527  1.372755  1.406777  1.342238  1.362637  1.334423  1.358555 
average row locality = 4624335/3343689 = 1.383004
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23323     24835     25077     25683     24055     24153     22613     22522     24075     24174     24251     24801     23882     23931     22818     23273 
dram[1]:     23813     23701     25872     25424     24252     23978     22811     22306     24243     24115     24494     24704     24384     23873     23749     22773 
dram[2]:     23513     24051     25298     25889     24569     24107     22488     22591     23949     24195     23691     24097     24468     24102     22859     23200 
dram[3]:     23234     23277     24174     25952     24059     24668     22271     22469     23429     24198     23894     24126     23787     24133     22505     22717 
dram[4]:     24203     23303     25000     24856     24131     23778     23126     21899     24310     23386     23698     23763     23890     23956     23053     22596 
dram[5]:     24104     24013     25317     24849     24360     23327     23002     22406     24754     24244     24403     23386     23287     23494     22504     22812 
dram[6]:     23874     25228     25861     25720     24196     24412     22686     23221     24175     25402     24418     24545     24265     24076     23123     22790 
dram[7]:     23943     24055     25161     26030     23721     24344     22952     23236     24793     24566     23869     24406     24096     24411     23814     22293 
dram[8]:     24917     23615     26066     25596     24863     23570     22755     22611     25101     24428     24619     23858     25042     23674     23229     22993 
dram[9]:     24936     23341     26741     24999     25491     24252     23806     22191     25740     24093     25333     23687     25655     23886     23294     22668 
dram[10]:     24194     24991     26187     26439     24018     25341     22465     23570     24767     25728     24662     25335     23742     25015     22461     23694 
dram[11]:     23091     24341     25381     25905     23279     24999     22052     22878     23645     25226     23725     24570     23114     24383     22429     23560 
total dram reads = 4615047
bank skew: 26741/21899 = 1.22
chip skew: 392609/378893 = 1.04
number of total write accesses:
dram[0]:       195       197       190       195       204       197       205       204       206       202       194       200       174       181        41        40 
dram[1]:       195       212       198       210       194       196       198       201       200       189       178       190       179       183        39        38 
dram[2]:       201       200       205       197       200       190       203       202       189       185       187       184       170       174        36        36 
dram[3]:       195       181       195       196       195       197       202       191       188       195       176       170       186       159        36        36 
dram[4]:       191       192       188       190       188       193       203       198       191       198       179       185       185       175        34        32 
dram[5]:       198       202       184       182       191       189       189       201       188       192       181       181       162       187        37        38 
dram[6]:       202       195       198       195       190       193       201       204       195       189       185       194       172       184        49        53 
dram[7]:       188       194       197       195       199       211       200       197       187       196       176       183       176       171        50        46 
dram[8]:       198       182       196       202       202       196       203       197       190       199       175       180       180       164        45        43 
dram[9]:       179       183       203       204       206       199       217       200       197       189       184       185       171       186        42        43 
dram[10]:       187       195       188       189       202       198       209       201       196       208       180       184       200       165        53        51 
dram[11]:       193       203       187       183       190       189       202       200       201       211       181       188       160       149        58        52 
total dram writes = 33164
bank skew: 217/32 = 6.78
chip skew: 2825/2698 = 1.05
average mf latency per bank:
dram[0]:       1716      1761      1705      1775      1665      1736      1627      1725      1624      1703      1603      1649      1623      1666      1631      1690
dram[1]:       2070      1933      2024      1856      1915      1811      1855      1754      1888      1742      1833      1703      1852      1737      1941      1783
dram[2]:       1808      1714      1817      1721      1690      1645      1740      1640      1694      1639      1670      1602      1656      1618      1721      1637
dram[3]:       2201      1942      2199      1910      2082      1778      2044      1801      2032      1803      1945      1722      2003      1752      2073      1828
dram[4]:       1929      1739      1934      1729      1856      1664      1836      1666      1816      1653      1778      1583      1800      1629      1821      1647
dram[5]:       1729      1641      1717      1629      1659      1601      1663      1580      1647      1550      1586      1520      1618      1550      1654      1550
dram[6]:       2555      2053      2491      2048      2368      1909      2369      1899      2341      1910      2222      1825      2298      1882      2462      1992
dram[7]:       2232      2596      2221      2499      2031      2308      1990      2334      2011      2317      1949      2185      1997      2287      2110      2441
dram[8]:       2477      1963      2502      1979      2336      1892      2296      1850      2285      1866      2212      1775      2311      1855      2425      1908
dram[9]:       2449      2041      2406      2097      2353      1997      2317      1968      2296      1989      2203      1886      2268      1978      2323      2067
dram[10]:       1704      1876      1676      1861      1684      1869      1645      1862      1610      1858      1573      1768      1747      1804      1635      1826
dram[11]:       1805      2001      1770      1986      1749      1874      1726      1848      1706      1888      1653      1836      1709      1851      1743      1951
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      4565      4083      4500      4059      4013      4358
dram[1]:       5344      5278      6393      4324      4721      5841      4470      4177      4719      3888      4712      3924      4990      4135      4731      4053
dram[2]:       5843      4966      5012      4873      3954      4607      4858      4563      4231      4078      3983      3793      4074      3896      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4796      4239      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5018      4620      5526      5533      4293      4375      4390      4157      7550      5080      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4259      3805      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5123      8458      5013      6186      6662      6335      4458      5940      4465      6699      4167      6298      4199
dram[7]:       7186      6535      7309      6164      5840      6759      4379      6062      4442      6025      4551      6218      4625      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4234
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4344      5293      4068      5716      4197
dram[11]:       5367      5982      4674      6318      4034      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3298405 n_act=278103 n_pre=278087 n_ref_event=0 n_req=384272 n_rd=383466 n_rd_L2_A=0 n_write=0 n_wr_bk=2825 bw_util=0.3765
n_activity=3762056 dram_eff=0.4107
bk0: 23323a 1680043i bk1: 24835a 1658718i bk2: 25077a 1622565i bk3: 25683a 1611403i bk4: 24055a 1663204i bk5: 24153a 1677263i bk6: 22613a 1789940i bk7: 22522a 1785016i bk8: 24075a 1672247i bk9: 24174a 1668725i bk10: 24251a 1668257i bk11: 24801a 1655175i bk12: 23882a 1674603i bk13: 23931a 1691191i bk14: 22818a 1730661i bk15: 23273a 1721646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276315
Row_Buffer_Locality_read = 0.276168
Row_Buffer_Locality_write = 0.346154
Bank_Level_Parallism = 10.585134
Bank_Level_Parallism_Col = 2.261009
Bank_Level_Parallism_Ready = 1.085604
write_to_read_ratio_blp_rw_average = 0.035314
GrpLevelPara = 1.969906 

BW Util details:
bwutil = 0.376517 
total_CMD = 4103839 
util_bw = 1545164 
Wasted_Col = 2042483 
Wasted_Row = 107646 
Idle = 408546 

BW Util Bottlenecks: 
RCDc_limit = 3843745 
RCDWRc_limit = 3290 
WTRc_limit = 46702 
RTWc_limit = 229138 
CCDLc_limit = 422074 
rwq = 0 
CCDLc_limit_alone = 403274 
WTRc_limit_alone = 43939 
RTWc_limit_alone = 213101 

Commands details: 
total_CMD = 4103839 
n_nop = 3298405 
Read = 383466 
Write = 0 
L2_Alloc = 0 
L2_WB = 2825 
n_act = 278103 
n_pre = 278087 
n_ref = 0 
n_req = 384272 
total_req = 386291 

Dual Bus Interface Util: 
issued_total_row = 556190 
issued_total_col = 386291 
Row_Bus_Util =  0.135529 
CoL_Bus_Util = 0.094129 
Either_Row_CoL_Bus_Util = 0.196264 
Issued_on_Two_Bus_Simul_Util = 0.033395 
issued_two_Eff = 0.170153 
queue_avg = 31.148767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3298796 n_act=279275 n_pre=279259 n_ref_event=0 n_req=385282 n_rd=384492 n_rd_L2_A=0 n_write=0 n_wr_bk=2800 bw_util=0.3775
n_activity=3773180 dram_eff=0.4106
bk0: 23813a 1663652i bk1: 23701a 1678752i bk2: 25872a 1590039i bk3: 25424a 1624386i bk4: 24252a 1665880i bk5: 23978a 1722459i bk6: 22811a 1791916i bk7: 22306a 1813295i bk8: 24243a 1649037i bk9: 24115a 1682850i bk10: 24494a 1646179i bk11: 24704a 1671353i bk12: 24384a 1631232i bk13: 23873a 1692995i bk14: 23749a 1689717i bk15: 22773a 1751381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275167
Row_Buffer_Locality_read = 0.274994
Row_Buffer_Locality_write = 0.359494
Bank_Level_Parallism = 10.554524
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.084392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.377492 
total_CMD = 4103839 
util_bw = 1549168 
Wasted_Col = 2050885 
Wasted_Row = 106745 
Idle = 397041 

BW Util Bottlenecks: 
RCDc_limit = 3860927 
RCDWRc_limit = 2950 
WTRc_limit = 47030 
RTWc_limit = 194918 
CCDLc_limit = 421793 
rwq = 0 
CCDLc_limit_alone = 405398 
WTRc_limit_alone = 44023 
RTWc_limit_alone = 181530 

Commands details: 
total_CMD = 4103839 
n_nop = 3298796 
Read = 384492 
Write = 0 
L2_Alloc = 0 
L2_WB = 2800 
n_act = 279275 
n_pre = 279259 
n_ref = 0 
n_req = 385282 
total_req = 387292 

Dual Bus Interface Util: 
issued_total_row = 558534 
issued_total_col = 387292 
Row_Bus_Util =  0.136100 
CoL_Bus_Util = 0.094373 
Either_Row_CoL_Bus_Util = 0.196168 
Issued_on_Two_Bus_Simul_Util = 0.034305 
issued_two_Eff = 0.174876 
queue_avg = 29.918522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.9185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3301932 n_act=277619 n_pre=277603 n_ref_event=0 n_req=383846 n_rd=383067 n_rd_L2_A=0 n_write=0 n_wr_bk=2759 bw_util=0.3761
n_activity=3763275 dram_eff=0.4101
bk0: 23513a 1692608i bk1: 24051a 1683128i bk2: 25298a 1613535i bk3: 25889a 1610795i bk4: 24569a 1670473i bk5: 24107a 1667620i bk6: 22488a 1776470i bk7: 22591a 1791023i bk8: 23949a 1706396i bk9: 24195a 1677516i bk10: 23691a 1718078i bk11: 24097a 1698425i bk12: 24468a 1669620i bk13: 24102a 1664306i bk14: 22859a 1758076i bk15: 23200a 1745326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276770
Row_Buffer_Locality_read = 0.276651
Row_Buffer_Locality_write = 0.335045
Bank_Level_Parallism = 10.527853
Bank_Level_Parallism_Col = 2.247407
Bank_Level_Parallism_Ready = 1.086045
write_to_read_ratio_blp_rw_average = 0.032453
GrpLevelPara = 1.961154 

BW Util details:
bwutil = 0.376063 
total_CMD = 4103839 
util_bw = 1543304 
Wasted_Col = 2045060 
Wasted_Row = 110469 
Idle = 405006 

BW Util Bottlenecks: 
RCDc_limit = 3839409 
RCDWRc_limit = 3057 
WTRc_limit = 46520 
RTWc_limit = 209445 
CCDLc_limit = 420618 
rwq = 0 
CCDLc_limit_alone = 404036 
WTRc_limit_alone = 43731 
RTWc_limit_alone = 195652 

Commands details: 
total_CMD = 4103839 
n_nop = 3301932 
Read = 383067 
Write = 0 
L2_Alloc = 0 
L2_WB = 2759 
n_act = 277619 
n_pre = 277603 
n_ref = 0 
n_req = 383846 
total_req = 385826 

Dual Bus Interface Util: 
issued_total_row = 555222 
issued_total_col = 385826 
Row_Bus_Util =  0.135293 
CoL_Bus_Util = 0.094016 
Either_Row_CoL_Bus_Util = 0.195404 
Issued_on_Two_Bus_Simul_Util = 0.033905 
issued_two_Eff = 0.173513 
queue_avg = 30.292133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3302382 n_act=277135 n_pre=277119 n_ref_event=0 n_req=379638 n_rd=378893 n_rd_L2_A=0 n_write=0 n_wr_bk=2698 bw_util=0.3719
n_activity=3765453 dram_eff=0.4054
bk0: 23234a 1752674i bk1: 23277a 1753236i bk2: 24174a 1687074i bk3: 25952a 1631682i bk4: 24059a 1720840i bk5: 24668a 1687177i bk6: 22271a 1813498i bk7: 22469a 1806034i bk8: 23429a 1745070i bk9: 24198a 1715129i bk10: 23894a 1742577i bk11: 24126a 1705400i bk12: 23787a 1716695i bk13: 24133a 1697604i bk14: 22505a 1805629i bk15: 22717a 1763051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270028
Row_Buffer_Locality_read = 0.269886
Row_Buffer_Locality_write = 0.342282
Bank_Level_Parallism = 10.365717
Bank_Level_Parallism_Col = 2.227497
Bank_Level_Parallism_Ready = 1.084897
write_to_read_ratio_blp_rw_average = 0.031065
GrpLevelPara = 1.949850 

BW Util details:
bwutil = 0.371936 
total_CMD = 4103839 
util_bw = 1526364 
Wasted_Col = 2060764 
Wasted_Row = 111046 
Idle = 405665 

BW Util Bottlenecks: 
RCDc_limit = 3869168 
RCDWRc_limit = 3018 
WTRc_limit = 45306 
RTWc_limit = 192668 
CCDLc_limit = 409192 
rwq = 0 
CCDLc_limit_alone = 393379 
WTRc_limit_alone = 42677 
RTWc_limit_alone = 179484 

Commands details: 
total_CMD = 4103839 
n_nop = 3302382 
Read = 378893 
Write = 0 
L2_Alloc = 0 
L2_WB = 2698 
n_act = 277135 
n_pre = 277119 
n_ref = 0 
n_req = 379638 
total_req = 381591 

Dual Bus Interface Util: 
issued_total_row = 554254 
issued_total_col = 381591 
Row_Bus_Util =  0.135057 
CoL_Bus_Util = 0.092984 
Either_Row_CoL_Bus_Util = 0.195294 
Issued_on_Two_Bus_Simul_Util = 0.032747 
issued_two_Eff = 0.167680 
queue_avg = 29.488680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3305304 n_act=276282 n_pre=276266 n_ref_event=0 n_req=379687 n_rd=378948 n_rd_L2_A=0 n_write=0 n_wr_bk=2722 bw_util=0.372
n_activity=3754696 dram_eff=0.4066
bk0: 24203a 1705302i bk1: 23303a 1752417i bk2: 25000a 1664730i bk3: 24856a 1687704i bk4: 24131a 1703297i bk5: 23778a 1709274i bk6: 23126a 1794791i bk7: 21899a 1837634i bk8: 24310a 1684708i bk9: 23386a 1727504i bk10: 23698a 1748436i bk11: 23763a 1735779i bk12: 23890a 1705918i bk13: 23956a 1723448i bk14: 23053a 1748214i bk15: 22596a 1774360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272369
Row_Buffer_Locality_read = 0.272227
Row_Buffer_Locality_write = 0.345061
Bank_Level_Parallism = 10.407847
Bank_Level_Parallism_Col = 2.228934
Bank_Level_Parallism_Ready = 1.084707
write_to_read_ratio_blp_rw_average = 0.028915
GrpLevelPara = 1.950596 

BW Util details:
bwutil = 0.372013 
total_CMD = 4103839 
util_bw = 1526680 
Wasted_Col = 2049363 
Wasted_Row = 111405 
Idle = 416391 

BW Util Bottlenecks: 
RCDc_limit = 3846580 
RCDWRc_limit = 2946 
WTRc_limit = 42568 
RTWc_limit = 187366 
CCDLc_limit = 408657 
rwq = 0 
CCDLc_limit_alone = 392893 
WTRc_limit_alone = 39863 
RTWc_limit_alone = 174307 

Commands details: 
total_CMD = 4103839 
n_nop = 3305304 
Read = 378948 
Write = 0 
L2_Alloc = 0 
L2_WB = 2722 
n_act = 276282 
n_pre = 276266 
n_ref = 0 
n_req = 379687 
total_req = 381670 

Dual Bus Interface Util: 
issued_total_row = 552548 
issued_total_col = 381670 
Row_Bus_Util =  0.134642 
CoL_Bus_Util = 0.093003 
Either_Row_CoL_Bus_Util = 0.194582 
Issued_on_Two_Bus_Simul_Util = 0.033062 
issued_two_Eff = 0.169915 
queue_avg = 29.632715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3301020 n_act=277268 n_pre=277252 n_ref_event=0 n_req=381002 n_rd=380262 n_rd_L2_A=0 n_write=0 n_wr_bk=2702 bw_util=0.3733
n_activity=3766200 dram_eff=0.4067
bk0: 24104a 1696160i bk1: 24013a 1674516i bk2: 25317a 1620611i bk3: 24849a 1649680i bk4: 24360a 1692659i bk5: 23327a 1756141i bk6: 23002a 1796310i bk7: 22406a 1810163i bk8: 24754a 1661912i bk9: 24244a 1693990i bk10: 24403a 1704649i bk11: 23386a 1764403i bk12: 23287a 1762196i bk13: 23494a 1723125i bk14: 22504a 1779560i bk15: 22812a 1764764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272293
Row_Buffer_Locality_read = 0.272154
Row_Buffer_Locality_write = 0.343243
Bank_Level_Parallism = 10.419187
Bank_Level_Parallism_Col = 2.221071
Bank_Level_Parallism_Ready = 1.083393
write_to_read_ratio_blp_rw_average = 0.027518
GrpLevelPara = 1.946352 

BW Util details:
bwutil = 0.373274 
total_CMD = 4103839 
util_bw = 1531856 
Wasted_Col = 2055823 
Wasted_Row = 110524 
Idle = 405636 

BW Util Bottlenecks: 
RCDc_limit = 3861986 
RCDWRc_limit = 3042 
WTRc_limit = 42927 
RTWc_limit = 175430 
CCDLc_limit = 410108 
rwq = 0 
CCDLc_limit_alone = 395267 
WTRc_limit_alone = 40365 
RTWc_limit_alone = 163151 

Commands details: 
total_CMD = 4103839 
n_nop = 3301020 
Read = 380262 
Write = 0 
L2_Alloc = 0 
L2_WB = 2702 
n_act = 277268 
n_pre = 277252 
n_ref = 0 
n_req = 381002 
total_req = 382964 

Dual Bus Interface Util: 
issued_total_row = 554520 
issued_total_col = 382964 
Row_Bus_Util =  0.135122 
CoL_Bus_Util = 0.093318 
Either_Row_CoL_Bus_Util = 0.195626 
Issued_on_Two_Bus_Simul_Util = 0.032814 
issued_two_Eff = 0.167740 
queue_avg = 29.033514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0335
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3292121 n_act=280465 n_pre=280449 n_ref_event=0 n_req=388793 n_rd=387992 n_rd_L2_A=0 n_write=0 n_wr_bk=2799 bw_util=0.3809
n_activity=3768989 dram_eff=0.4147
bk0: 23874a 1649438i bk1: 25228a 1581550i bk2: 25861a 1547161i bk3: 25720a 1536567i bk4: 24196a 1644117i bk5: 24412a 1613823i bk6: 22686a 1747773i bk7: 23221a 1739453i bk8: 24175a 1609123i bk9: 25402a 1577609i bk10: 24418a 1602701i bk11: 24545a 1618678i bk12: 24265a 1622010i bk13: 24076a 1635034i bk14: 23123a 1680166i bk15: 22790a 1684085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278652
Row_Buffer_Locality_read = 0.278493
Row_Buffer_Locality_write = 0.355805
Bank_Level_Parallism = 10.790552
Bank_Level_Parallism_Col = 2.265658
Bank_Level_Parallism_Ready = 1.087364
write_to_read_ratio_blp_rw_average = 0.034578
GrpLevelPara = 1.977983 

BW Util details:
bwutil = 0.380903 
total_CMD = 4103839 
util_bw = 1563164 
Wasted_Col = 2044479 
Wasted_Row = 99417 
Idle = 396779 

BW Util Bottlenecks: 
RCDc_limit = 3859126 
RCDWRc_limit = 3174 
WTRc_limit = 47613 
RTWc_limit = 221983 
CCDLc_limit = 427189 
rwq = 0 
CCDLc_limit_alone = 408961 
WTRc_limit_alone = 44618 
RTWc_limit_alone = 206750 

Commands details: 
total_CMD = 4103839 
n_nop = 3292121 
Read = 387992 
Write = 0 
L2_Alloc = 0 
L2_WB = 2799 
n_act = 280465 
n_pre = 280449 
n_ref = 0 
n_req = 388793 
total_req = 390791 

Dual Bus Interface Util: 
issued_total_row = 560914 
issued_total_col = 390791 
Row_Bus_Util =  0.136680 
CoL_Bus_Util = 0.095226 
Either_Row_CoL_Bus_Util = 0.197795 
Issued_on_Two_Bus_Simul_Util = 0.034111 
issued_two_Eff = 0.172458 
queue_avg = 32.337784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3294187 n_act=278866 n_pre=278850 n_ref_event=0 n_req=386469 n_rd=385690 n_rd_L2_A=0 n_write=0 n_wr_bk=2766 bw_util=0.3786
n_activity=3770456 dram_eff=0.4121
bk0: 23943a 1659576i bk1: 24055a 1657447i bk2: 25161a 1592218i bk3: 26030a 1567277i bk4: 23721a 1667299i bk5: 24344a 1660836i bk6: 22952a 1754252i bk7: 23236a 1746707i bk8: 24793a 1642677i bk9: 24566a 1639309i bk10: 23869a 1687945i bk11: 24406a 1637642i bk12: 24096a 1646910i bk13: 24411a 1625455i bk14: 23814a 1690456i bk15: 22293a 1753373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278452
Row_Buffer_Locality_read = 0.278351
Row_Buffer_Locality_write = 0.328626
Bank_Level_Parallism = 10.652456
Bank_Level_Parallism_Col = 2.256482
Bank_Level_Parallism_Ready = 1.084797
write_to_read_ratio_blp_rw_average = 0.034822
GrpLevelPara = 1.969223 

BW Util details:
bwutil = 0.378627 
total_CMD = 4103839 
util_bw = 1553824 
Wasted_Col = 2046316 
Wasted_Row = 104362 
Idle = 399337 

BW Util Bottlenecks: 
RCDc_limit = 3850365 
RCDWRc_limit = 3054 
WTRc_limit = 47322 
RTWc_limit = 219761 
CCDLc_limit = 420996 
rwq = 0 
CCDLc_limit_alone = 402823 
WTRc_limit_alone = 44371 
RTWc_limit_alone = 204539 

Commands details: 
total_CMD = 4103839 
n_nop = 3294187 
Read = 385690 
Write = 0 
L2_Alloc = 0 
L2_WB = 2766 
n_act = 278866 
n_pre = 278850 
n_ref = 0 
n_req = 386469 
total_req = 388456 

Dual Bus Interface Util: 
issued_total_row = 557716 
issued_total_col = 388456 
Row_Bus_Util =  0.135901 
CoL_Bus_Util = 0.094657 
Either_Row_CoL_Bus_Util = 0.197291 
Issued_on_Two_Bus_Simul_Util = 0.033266 
issued_two_Eff = 0.168616 
queue_avg = 32.172131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1721
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3288427 n_act=280100 n_pre=280084 n_ref_event=0 n_req=387714 n_rd=386937 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.3798
n_activity=3772931 dram_eff=0.4131
bk0: 24917a 1622187i bk1: 23615a 1681403i bk2: 26066a 1555751i bk3: 25596a 1621208i bk4: 24863a 1614115i bk5: 23570a 1688951i bk6: 22755a 1783124i bk7: 22611a 1784325i bk8: 25101a 1603917i bk9: 24428a 1679228i bk10: 24619a 1646311i bk11: 23858a 1709794i bk12: 25042a 1604876i bk13: 23674a 1697835i bk14: 23229a 1683842i bk15: 22993a 1765346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277586
Row_Buffer_Locality_read = 0.277472
Row_Buffer_Locality_write = 0.334620
Bank_Level_Parallism = 10.607330
Bank_Level_Parallism_Col = 2.264352
Bank_Level_Parallism_Ready = 1.085365
write_to_read_ratio_blp_rw_average = 0.036503
GrpLevelPara = 1.975234 

BW Util details:
bwutil = 0.379829 
total_CMD = 4103839 
util_bw = 1558756 
Wasted_Col = 2050823 
Wasted_Row = 99868 
Idle = 394392 

BW Util Bottlenecks: 
RCDc_limit = 3867292 
RCDWRc_limit = 3068 
WTRc_limit = 46504 
RTWc_limit = 233780 
CCDLc_limit = 421480 
rwq = 0 
CCDLc_limit_alone = 402565 
WTRc_limit_alone = 43763 
RTWc_limit_alone = 217606 

Commands details: 
total_CMD = 4103839 
n_nop = 3288427 
Read = 386937 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 280100 
n_pre = 280084 
n_ref = 0 
n_req = 387714 
total_req = 389689 

Dual Bus Interface Util: 
issued_total_row = 560184 
issued_total_col = 389689 
Row_Bus_Util =  0.136502 
CoL_Bus_Util = 0.094957 
Either_Row_CoL_Bus_Util = 0.198695 
Issued_on_Two_Bus_Simul_Util = 0.032765 
issued_two_Eff = 0.164899 
queue_avg = 31.566303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5663
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3290230 n_act=280674 n_pre=280658 n_ref_event=0 n_req=390890 n_rd=390113 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.383
n_activity=3772041 dram_eff=0.4166
bk0: 24936a 1546534i bk1: 23341a 1651501i bk2: 26741a 1506103i bk3: 24999a 1571005i bk4: 25491a 1547969i bk5: 24252a 1607255i bk6: 23806a 1656627i bk7: 22191a 1761061i bk8: 25740a 1523786i bk9: 24093a 1594356i bk10: 25333a 1572833i bk11: 23687a 1686310i bk12: 25655a 1542949i bk13: 23886a 1606718i bk14: 23294a 1622072i bk15: 22668a 1699366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281987
Row_Buffer_Locality_read = 0.281829
Row_Buffer_Locality_write = 0.361647
Bank_Level_Parallism = 10.899376
Bank_Level_Parallism_Col = 2.295719
Bank_Level_Parallism_Ready = 1.087489
write_to_read_ratio_blp_rw_average = 0.041099
GrpLevelPara = 1.995863 

BW Util details:
bwutil = 0.382959 
total_CMD = 4103839 
util_bw = 1571604 
Wasted_Col = 2035181 
Wasted_Row = 100142 
Idle = 396912 

BW Util Bottlenecks: 
RCDc_limit = 3844156 
RCDWRc_limit = 2926 
WTRc_limit = 47698 
RTWc_limit = 263408 
CCDLc_limit = 433398 
rwq = 0 
CCDLc_limit_alone = 412366 
WTRc_limit_alone = 44646 
RTWc_limit_alone = 245428 

Commands details: 
total_CMD = 4103839 
n_nop = 3290230 
Read = 390113 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 280674 
n_pre = 280658 
n_ref = 0 
n_req = 390890 
total_req = 392901 

Dual Bus Interface Util: 
issued_total_row = 561332 
issued_total_col = 392901 
Row_Bus_Util =  0.136782 
CoL_Bus_Util = 0.095740 
Either_Row_CoL_Bus_Util = 0.198256 
Issued_on_Two_Bus_Simul_Util = 0.034266 
issued_two_Eff = 0.172840 
queue_avg = 33.784077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7841
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3290176 n_act=280324 n_pre=280308 n_ref_event=0 n_req=393392 n_rd=392609 n_rd_L2_A=0 n_write=0 n_wr_bk=2806 bw_util=0.3854
n_activity=3768744 dram_eff=0.4197
bk0: 24194a 1620870i bk1: 24991a 1546492i bk2: 26187a 1532312i bk3: 26439a 1492364i bk4: 24018a 1628682i bk5: 25341a 1575314i bk6: 22465a 1743605i bk7: 23570a 1684499i bk8: 24767a 1616067i bk9: 25728a 1525102i bk10: 24662a 1638291i bk11: 25335a 1594124i bk12: 23742a 1601606i bk13: 25015a 1566042i bk14: 22461a 1724676i bk15: 23694a 1631007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287444
Row_Buffer_Locality_read = 0.287342
Row_Buffer_Locality_write = 0.338442
Bank_Level_Parallism = 10.901114
Bank_Level_Parallism_Col = 2.271416
Bank_Level_Parallism_Ready = 1.087259
write_to_read_ratio_blp_rw_average = 0.032527
GrpLevelPara = 1.979324 

BW Util details:
bwutil = 0.385410 
total_CMD = 4103839 
util_bw = 1581660 
Wasted_Col = 2019958 
Wasted_Row = 102676 
Idle = 399545 

BW Util Bottlenecks: 
RCDc_limit = 3814068 
RCDWRc_limit = 3109 
WTRc_limit = 45669 
RTWc_limit = 207850 
CCDLc_limit = 437469 
rwq = 0 
CCDLc_limit_alone = 420776 
WTRc_limit_alone = 42941 
RTWc_limit_alone = 193885 

Commands details: 
total_CMD = 4103839 
n_nop = 3290176 
Read = 392609 
Write = 0 
L2_Alloc = 0 
L2_WB = 2806 
n_act = 280324 
n_pre = 280308 
n_ref = 0 
n_req = 393392 
total_req = 395415 

Dual Bus Interface Util: 
issued_total_row = 560632 
issued_total_col = 395415 
Row_Bus_Util =  0.136612 
CoL_Bus_Util = 0.096352 
Either_Row_CoL_Bus_Util = 0.198269 
Issued_on_Two_Bus_Simul_Util = 0.034695 
issued_two_Eff = 0.174991 
queue_avg = 34.336170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3362
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4103839 n_nop=3300818 n_act=277699 n_pre=277683 n_ref_event=0 n_req=383350 n_rd=382578 n_rd_L2_A=0 n_write=0 n_wr_bk=2747 bw_util=0.3756
n_activity=3766645 dram_eff=0.4092
bk0: 23091a 1698895i bk1: 24341a 1652851i bk2: 25381a 1639707i bk3: 25905a 1593319i bk4: 23279a 1733358i bk5: 24999a 1641182i bk6: 22052a 1806819i bk7: 22878a 1757812i bk8: 23645a 1706513i bk9: 25226a 1624145i bk10: 23725a 1733184i bk11: 24570a 1683999i bk12: 23114a 1748903i bk13: 24383a 1667248i bk14: 22429a 1785487i bk15: 23560a 1696113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275625
Row_Buffer_Locality_read = 0.275447
Row_Buffer_Locality_write = 0.363990
Bank_Level_Parallism = 10.518273
Bank_Level_Parallism_Col = 2.256862
Bank_Level_Parallism_Ready = 1.087386
write_to_read_ratio_blp_rw_average = 0.036398
GrpLevelPara = 1.966506 

BW Util details:
bwutil = 0.375575 
total_CMD = 4103839 
util_bw = 1541300 
Wasted_Col = 2049114 
Wasted_Row = 109439 
Idle = 403986 

BW Util Bottlenecks: 
RCDc_limit = 3847543 
RCDWRc_limit = 3021 
WTRc_limit = 44472 
RTWc_limit = 230145 
CCDLc_limit = 420271 
rwq = 0 
CCDLc_limit_alone = 401786 
WTRc_limit_alone = 41702 
RTWc_limit_alone = 214430 

Commands details: 
total_CMD = 4103839 
n_nop = 3300818 
Read = 382578 
Write = 0 
L2_Alloc = 0 
L2_WB = 2747 
n_act = 277699 
n_pre = 277683 
n_ref = 0 
n_req = 383350 
total_req = 385325 

Dual Bus Interface Util: 
issued_total_row = 555382 
issued_total_col = 385325 
Row_Bus_Util =  0.135332 
CoL_Bus_Util = 0.093894 
Either_Row_CoL_Bus_Util = 0.195676 
Issued_on_Two_Bus_Simul_Util = 0.033551 
issued_two_Eff = 0.171460 
queue_avg = 31.007774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 565178, Miss = 190156, Miss_rate = 0.336, Pending_hits = 390, Reservation_fails = 4
L2_cache_bank[1]: Access = 558980, Miss = 193421, Miss_rate = 0.346, Pending_hits = 331, Reservation_fails = 3835
L2_cache_bank[2]: Access = 561891, Miss = 193655, Miss_rate = 0.345, Pending_hits = 324, Reservation_fails = 759
L2_cache_bank[3]: Access = 562574, Miss = 190922, Miss_rate = 0.339, Pending_hits = 395, Reservation_fails = 2394
L2_cache_bank[4]: Access = 562399, Miss = 190883, Miss_rate = 0.339, Pending_hits = 369, Reservation_fails = 1357
L2_cache_bank[5]: Access = 563539, Miss = 192271, Miss_rate = 0.341, Pending_hits = 300, Reservation_fails = 438
L2_cache_bank[6]: Access = 559305, Miss = 187407, Miss_rate = 0.335, Pending_hits = 351, Reservation_fails = 1203
L2_cache_bank[7]: Access = 560658, Miss = 191574, Miss_rate = 0.342, Pending_hits = 307, Reservation_fails = 684
L2_cache_bank[8]: Access = 563748, Miss = 191445, Miss_rate = 0.340, Pending_hits = 372, Reservation_fails = 19956
L2_cache_bank[9]: Access = 558247, Miss = 187569, Miss_rate = 0.336, Pending_hits = 317, Reservation_fails = 4592
L2_cache_bank[10]: Access = 562779, Miss = 191746, Miss_rate = 0.341, Pending_hits = 311, Reservation_fails = 10838
L2_cache_bank[11]: Access = 559316, Miss = 188565, Miss_rate = 0.337, Pending_hits = 280, Reservation_fails = 287
L2_cache_bank[12]: Access = 562926, Miss = 192635, Miss_rate = 0.342, Pending_hits = 377, Reservation_fails = 2857
L2_cache_bank[13]: Access = 566301, Miss = 195440, Miss_rate = 0.345, Pending_hits = 302, Reservation_fails = 687
L2_cache_bank[14]: Access = 561786, Miss = 192383, Miss_rate = 0.342, Pending_hits = 322, Reservation_fails = 9254
L2_cache_bank[15]: Access = 561967, Miss = 193392, Miss_rate = 0.344, Pending_hits = 476, Reservation_fails = 3763
L2_cache_bank[16]: Access = 565455, Miss = 196640, Miss_rate = 0.348, Pending_hits = 456, Reservation_fails = 60149
L2_cache_bank[17]: Access = 559670, Miss = 190389, Miss_rate = 0.340, Pending_hits = 345, Reservation_fails = 17123
L2_cache_bank[18]: Access = 565734, Miss = 201057, Miss_rate = 0.355, Pending_hits = 421, Reservation_fails = 34587
L2_cache_bank[19]: Access = 565270, Miss = 189157, Miss_rate = 0.335, Pending_hits = 272, Reservation_fails = 23172
L2_cache_bank[20]: Access = 567124, Miss = 192573, Miss_rate = 0.340, Pending_hits = 237, Reservation_fails = 666
L2_cache_bank[21]: Access = 567979, Miss = 200151, Miss_rate = 0.352, Pending_hits = 261, Reservation_fails = 13715
L2_cache_bank[22]: Access = 559284, Miss = 186761, Miss_rate = 0.334, Pending_hits = 228, Reservation_fails = 415
L2_cache_bank[23]: Access = 558638, Miss = 195897, Miss_rate = 0.351, Pending_hits = 349, Reservation_fails = 2501
L2_total_cache_accesses = 13500748
L2_total_cache_misses = 4616089
L2_total_cache_miss_rate = 0.3419
L2_total_cache_pending_hits = 8093
L2_total_cache_reservation_fails = 215236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8807286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3332843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1282205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8067
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13430400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 229
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 204898
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10109
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=13500748
icnt_total_pkts_simt_to_mem=13500748
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13500748
Req_Network_cycles = 1600273
Req_Network_injected_packets_per_cycle =       8.4365 
Req_Network_conflicts_per_cycle =       8.9755
Req_Network_conflicts_per_cycle_util =       9.6761
Req_Bank_Level_Parallism =       9.0950
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.6715
Req_Network_out_buffer_full_per_cycle =       0.2128
Req_Network_out_buffer_avg_util =      21.2013

Reply_Network_injected_packets_num = 13500748
Reply_Network_cycles = 1600273
Reply_Network_injected_packets_per_cycle =        8.4365
Reply_Network_conflicts_per_cycle =        5.6232
Reply_Network_conflicts_per_cycle_util =       6.0719
Reply_Bank_Level_Parallism =       9.1096
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0800
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2812
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 28 min, 35 sec (12515 sec)
gpgpu_simulation_rate = 14002 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 10748031x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e83c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e830..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 8134
gpu_sim_insn = 1718567
gpu_ipc =     211.2819
gpu_tot_sim_cycle = 1608407
gpu_tot_sim_insn = 176956842
gpu_tot_ipc =     110.0199
gpu_tot_issued_cta = 2058
gpu_occupancy = 86.3995% 
gpu_tot_occupancy = 83.0603% 
max_total_param_size = 0
gpu_stall_dramfull = 3313210
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1976
partiton_level_parallism_total  =       8.4050
partiton_level_parallism_util =       7.3228
partiton_level_parallism_util_total  =      10.2888
L2_BW  =      95.9897 GB/Sec
L2_BW_total  =     367.1294 GB/Sec
gpu_total_sim_rate=14099

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 628044, Miss = 391661, Miss_rate = 0.624, Pending_hits = 7427, Reservation_fails = 1247682
	L1D_cache_core[1]: Access = 646590, Miss = 444817, Miss_rate = 0.688, Pending_hits = 8492, Reservation_fails = 1335824
	L1D_cache_core[2]: Access = 657155, Miss = 447595, Miss_rate = 0.681, Pending_hits = 7412, Reservation_fails = 1199663
	L1D_cache_core[3]: Access = 697716, Miss = 502371, Miss_rate = 0.720, Pending_hits = 8556, Reservation_fails = 1421443
	L1D_cache_core[4]: Access = 621346, Miss = 419443, Miss_rate = 0.675, Pending_hits = 8015, Reservation_fails = 1257744
	L1D_cache_core[5]: Access = 633915, Miss = 448078, Miss_rate = 0.707, Pending_hits = 8216, Reservation_fails = 1296198
	L1D_cache_core[6]: Access = 627315, Miss = 461745, Miss_rate = 0.736, Pending_hits = 7501, Reservation_fails = 1338711
	L1D_cache_core[7]: Access = 571699, Miss = 386089, Miss_rate = 0.675, Pending_hits = 6460, Reservation_fails = 1179410
	L1D_cache_core[8]: Access = 653566, Miss = 450003, Miss_rate = 0.689, Pending_hits = 8164, Reservation_fails = 1304274
	L1D_cache_core[9]: Access = 637145, Miss = 416032, Miss_rate = 0.653, Pending_hits = 7932, Reservation_fails = 1391404
	L1D_cache_core[10]: Access = 689277, Miss = 493723, Miss_rate = 0.716, Pending_hits = 8923, Reservation_fails = 1302354
	L1D_cache_core[11]: Access = 634169, Miss = 438789, Miss_rate = 0.692, Pending_hits = 7563, Reservation_fails = 1300909
	L1D_cache_core[12]: Access = 691921, Miss = 488142, Miss_rate = 0.705, Pending_hits = 8312, Reservation_fails = 1374140
	L1D_cache_core[13]: Access = 661488, Miss = 444490, Miss_rate = 0.672, Pending_hits = 7823, Reservation_fails = 1198961
	L1D_cache_core[14]: Access = 667825, Miss = 458155, Miss_rate = 0.686, Pending_hits = 7892, Reservation_fails = 1329507
	L1D_cache_core[15]: Access = 664700, Miss = 492799, Miss_rate = 0.741, Pending_hits = 8356, Reservation_fails = 1419063
	L1D_cache_core[16]: Access = 594077, Miss = 397822, Miss_rate = 0.670, Pending_hits = 6661, Reservation_fails = 1228188
	L1D_cache_core[17]: Access = 610870, Miss = 442940, Miss_rate = 0.725, Pending_hits = 7964, Reservation_fails = 1258162
	L1D_cache_core[18]: Access = 626070, Miss = 448825, Miss_rate = 0.717, Pending_hits = 8432, Reservation_fails = 1271199
	L1D_cache_core[19]: Access = 677798, Miss = 481683, Miss_rate = 0.711, Pending_hits = 8104, Reservation_fails = 1283554
	L1D_cache_core[20]: Access = 606440, Miss = 414235, Miss_rate = 0.683, Pending_hits = 7308, Reservation_fails = 1177111
	L1D_cache_core[21]: Access = 617382, Miss = 404641, Miss_rate = 0.655, Pending_hits = 7394, Reservation_fails = 1218875
	L1D_cache_core[22]: Access = 678383, Miss = 462721, Miss_rate = 0.682, Pending_hits = 8071, Reservation_fails = 1300064
	L1D_cache_core[23]: Access = 640620, Miss = 430879, Miss_rate = 0.673, Pending_hits = 7830, Reservation_fails = 1267591
	L1D_cache_core[24]: Access = 686304, Miss = 492439, Miss_rate = 0.718, Pending_hits = 7977, Reservation_fails = 1360448
	L1D_cache_core[25]: Access = 624417, Miss = 414121, Miss_rate = 0.663, Pending_hits = 6915, Reservation_fails = 1062174
	L1D_cache_core[26]: Access = 620022, Miss = 402794, Miss_rate = 0.650, Pending_hits = 7130, Reservation_fails = 1167021
	L1D_cache_core[27]: Access = 687916, Miss = 492782, Miss_rate = 0.716, Pending_hits = 8501, Reservation_fails = 1402663
	L1D_cache_core[28]: Access = 710583, Miss = 534156, Miss_rate = 0.752, Pending_hits = 9261, Reservation_fails = 1295394
	L1D_cache_core[29]: Access = 617988, Miss = 438127, Miss_rate = 0.709, Pending_hits = 7271, Reservation_fails = 1265643
	L1D_total_cache_accesses = 19382741
	L1D_total_cache_misses = 13442097
	L1D_total_cache_miss_rate = 0.6935
	L1D_total_cache_pending_hits = 235863
	L1D_total_cache_reservation_fails = 38455374
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.306
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5628255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 235863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12541958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38450433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 899616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 235863
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19305692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77049

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6168669
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32281764
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4941
ctas_completed 2058, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6604, 7694, 6482, 7092, 7902, 7639, 8582, 8258, 7283, 6833, 7466, 8254, 8062, 9025, 9191, 8579, 7458, 7961, 7717, 7788, 8961, 7827, 6936, 8294, 8941, 8266, 9237, 9613, 9353, 9271, 9858, 9847, 
gpgpu_n_tot_thrd_icount = 254748832
gpgpu_n_tot_w_icount = 7960901
gpgpu_n_stall_shd_mem = 14071915
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13441574
gpgpu_n_mem_write_global = 77049
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39670227
gpgpu_n_store_insn = 593881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1843968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13466238
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 605677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2326811	W0_Idle:1773582	W0_Scoreboard:163884314	W1:3229	W2:152632	W3:3915	W4:160148	W5:5504	W6:862578	W7:2044	W8:195429	W9:2943	W10:146839	W11:4217	W12:427660	W13:1810	W14:257177	W15:1758	W16:132190	W17:2548	W18:230450	W19:2826	W20:308517	W21:1549	W22:112510	W23:2071	W24:145223	W25:3272	W26:439612	W27:33354	W28:90440	W29:29487	W30:105109	W31:50096	W32:4043764
single_issue_nums: WS0:1993185	WS1:1989613	WS2:1975093	WS3:2003010	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 107532592 {8:13441574,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3081960 {40:77049,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 537662960 {40:13441574,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 616392 {8:77049,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 654 
avg_icnt2mem_latency = 238 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 19 
mrq_lat_table:1165464 	39287 	81603 	170278 	312513 	457468 	669942 	930583 	707875 	77387 	12179 	8083 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1694174 	7610874 	1795232 	1749128 	587628 	81575 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5224438 	3330104 	2217216 	875082 	1275154 	449393 	146224 	1012 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5445834 	1914334 	1847839 	1755526 	1456094 	871490 	222762 	4744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	880 	93 	586 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        63        64        32        28        12        10        12        12 
dram[1]:        64        64        64        64        63        64        64        64        63        64        26        34        21        12        12        12 
dram[2]:        64        64        64        64        62        61        64        64        60        64        39        25        10        11        11        13 
dram[3]:        64        64        63        63        64        63        64        64        64        64        17        35        16        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        19        31        21        18        12        10 
dram[5]:        64        64        63        64        62        64        64        64        64        64        36        28        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        23        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        30        22        18        14        15        15 
dram[8]:        64        64        64        63        64        61        63        63        64        64        30        45        12        12        13        17 
dram[9]:        64        64        64        64        60        62        62        62        64        64        34        31        12        12        16        14 
dram[10]:        64        64        64        63        64        64        64        64        64        64        33        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        34        32        12         9        13        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735      6556 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931      6919      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     12774      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190      7834 
average row accesses per activate:
dram[0]:  1.354913  1.436780  1.420557  1.464087  1.395440  1.395687  1.352144  1.342901  1.377128  1.398629  1.392518  1.409333  1.364103  1.356743  1.331681  1.351590 
dram[1]:  1.378824  1.388912  1.452098  1.445161  1.382089  1.409899  1.333178  1.335775  1.372203  1.404093  1.374496  1.415335  1.358135  1.362849  1.359918  1.335560 
dram[2]:  1.383053  1.393427  1.454098  1.470096  1.411654  1.383684  1.342920  1.338618  1.383505  1.392059  1.379002  1.377664  1.387902  1.357151  1.345824  1.355833 
dram[3]:  1.369801  1.380163  1.395279  1.472213  1.405278  1.395788  1.338894  1.325603  1.367577  1.389219  1.372065  1.363165  1.364744  1.357403  1.334716  1.321209 
dram[4]:  1.412769  1.382712  1.418606  1.439251  1.394696  1.386526  1.370379  1.326045  1.392674  1.359313  1.376796  1.367814  1.369122  1.375472  1.332294  1.321278 
dram[5]:  1.399746  1.405335  1.434138  1.406842  1.398275  1.365352  1.354782  1.343573  1.403886  1.391200  1.388331  1.359539  1.343691  1.365284  1.325917  1.336103 
dram[6]:  1.385873  1.433135  1.475160  1.444401  1.404472  1.386894  1.352073  1.363397  1.377248  1.424645  1.384233  1.383258  1.370817  1.364211  1.340203  1.323436 
dram[7]:  1.402530  1.395279  1.432668  1.460563  1.365882  1.397795  1.362219  1.364024  1.417454  1.407372  1.371764  1.377702  1.371686  1.372589  1.385912  1.323608 
dram[8]:  1.420796  1.367687  1.458454  1.465945  1.406859  1.377588  1.341269  1.344097  1.397095  1.402607  1.383684  1.370515  1.387357  1.360883  1.339439  1.355772 
dram[9]:  1.389074  1.363251  1.493993  1.430467  1.446502  1.396047  1.389696  1.342866  1.433167  1.394696  1.414338  1.376245  1.416726  1.362307  1.327244  1.334549 
dram[10]:  1.401592  1.414127  1.468349  1.462437  1.409014  1.431777  1.346652  1.371606  1.420094  1.444109  1.423681  1.432995  1.377080  1.391915  1.336403  1.350928 
dram[11]:  1.366946  1.404040  1.450063  1.460153  1.362059  1.419512  1.336468  1.340192  1.370155  1.425485  1.374870  1.409039  1.342624  1.363008  1.335295  1.359398 
average row locality = 4632839/3343881 = 1.385468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23387     24899     25141     25747     24118     24217     22677     22583     24125     24229     24287     24834     23885     23940     22830     23285 
dram[1]:     23877     23763     25936     25488     24316     24042     22867     22364     24292     24174     24519     24739     24390     23877     23760     22783 
dram[2]:     23577     24115     25361     25953     24633     24168     22541     22653     24006     24247     23722     24129     24472     24104     22869     23211 
dram[3]:     23298     23341     24238     26013     24123     24732     22331     22527     23484     24252     23914     24157     23799     24148     22517     22729 
dram[4]:     24265     23367     25064     24920     24195     23842     23189     21962     24360     23439     23722     23793     23905     23971     23065     22606 
dram[5]:     24165     24075     25381     24913     24420     23388     23066     22469     24804     24295     24438     23421     23310     23512     22516     22824 
dram[6]:     23935     25291     25925     25779     24256     24476     22742     23279     24220     25453     24444     24570     24284     24092     23136     22805 
dram[7]:     24007     24119     25223     26094     23782     24408     23007     23290     24850     24613     23904     24432     24111     24425     23830     22308 
dram[8]:     24981     23679     26130     25660     24927     23632     22817     22668     25146     24477     24650     23898     25049     23682     23242     23009 
dram[9]:     24998     23403     26805     25062     25555     24313     23863     22249     25786     24138     25363     23718     25665     23892     23310     22682 
dram[10]:     24255     25052     26251     26503     24079     25405     22526     23632     24810     25781     24698     25359     23752     25023     22477     23710 
dram[11]:     23153     24405     25444     25968     23342     25062     22110     22935     23695     25280     23763     24611     23122     24391     22445     23576 
total dram reads = 4623551
bank skew: 26805/21962 = 1.22
chip skew: 393313/379603 = 1.04
number of total write accesses:
dram[0]:       195       197       190       195       204       197       205       204       206       202       194       200       174       181        41        40 
dram[1]:       195       212       198       210       194       196       198       201       200       189       178       190       179       183        39        38 
dram[2]:       201       200       205       197       200       190       203       202       189       185       187       184       170       174        36        36 
dram[3]:       195       181       195       196       195       197       202       191       188       195       176       170       186       159        36        36 
dram[4]:       191       192       188       190       188       193       203       198       191       198       179       185       185       175        34        32 
dram[5]:       198       202       184       182       191       189       189       201       188       192       181       181       162       187        37        38 
dram[6]:       202       195       198       195       190       193       201       204       195       189       185       194       172       184        49        53 
dram[7]:       188       194       197       195       199       211       200       197       187       196       176       183       176       171        50        46 
dram[8]:       198       182       196       202       202       196       203       197       190       199       175       180       180       164        45        43 
dram[9]:       179       183       203       204       206       199       217       200       197       189       184       185       171       186        42        43 
dram[10]:       187       195       188       189       202       198       209       201       196       208       180       184       200       165        53        51 
dram[11]:       193       203       187       183       190       189       202       200       201       211       181       188       160       149        58        52 
total dram writes = 33164
bank skew: 217/32 = 6.78
chip skew: 2825/2698 = 1.05
average mf latency per bank:
dram[0]:       1713      1758      1703      1773      1662      1733      1624      1722      1622      1700      1602      1648      1624      1666      1630      1689
dram[1]:       2066      1930      2021      1854      1912      1808      1852      1751      1886      1739      1833      1702      1852      1737      1940      1783
dram[2]:       1805      1711      1815      1719      1687      1642      1737      1637      1692      1636      1669      1601      1657      1619      1721      1636
dram[3]:       2197      1938      2195      1908      2078      1776      2040      1798      2029      1800      1944      1721      2004      1752      2072      1827
dram[4]:       1926      1736      1932      1727      1853      1661      1832      1662      1813      1651      1777      1582      1800      1629      1821      1647
dram[5]:       1726      1638      1714      1627      1657      1598      1660      1578      1645      1548      1586      1519      1618      1550      1653      1550
dram[6]:       2550      2050      2487      2047      2363      1906      2364      1895      2338      1907      2221      1825      2298      1882      2461      1992
dram[7]:       2228      2591      2218      2496      2028      2304      1987      2330      2007      2314      1947      2184      1997      2287      2109      2440
dram[8]:       2472      1960      2498      1976      2332      1889      2292      1847      2282      1863      2211      1773      2312      1855      2424      1907
dram[9]:       2445      2037      2402      2094      2349      1994      2313      1964      2293      1986      2201      1885      2268      1979      2322      2066
dram[10]:       1701      1873      1674      1859      1681      1866      1642      1859      1608      1855      1572      1768      1747      1804      1634      1825
dram[11]:       1802      1998      1768      1984      1746      1871      1723      1845      1704      1886      1652      1835      1710      1852      1742      1950
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      4565      4083      4500      4059      4013      4358
dram[1]:       5344      5278      6393      4324      4721      5841      4470      4177      4719      3888      4712      3924      4990      4135      4731      4053
dram[2]:       5843      4966      5012      4873      3954      4607      4858      4563      4231      4078      3983      3793      4074      3896      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4796      4239      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5018      4620      5526      5533      4293      4375      4390      4157      7550      5080      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4259      3805      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5123      8458      5013      6186      6662      6335      4458      5940      4465      6699      4167      6298      4199
dram[7]:       7186      6535      7309      6164      5840      6759      4379      6062      4442      6025      4551      6218      4625      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4234
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4344      5293      4068      5716      4197
dram[11]:       5367      5982      4674      6318      4034      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3318513 n_act=278119 n_pre=278103 n_ref_event=0 n_req=384990 n_rd=384184 n_rd_L2_A=0 n_write=0 n_wr_bk=2825 bw_util=0.3753
n_activity=3766245 dram_eff=0.411
bk0: 23387a 1700303i bk1: 24899a 1678886i bk2: 25141a 1642333i bk3: 25747a 1631050i bk4: 24118a 1682753i bk5: 24217a 1696828i bk6: 22677a 1810416i bk7: 22583a 1805489i bk8: 24125a 1692753i bk9: 24229a 1689181i bk10: 24287a 1688940i bk11: 24834a 1675881i bk12: 23885a 1695400i bk13: 23940a 1711980i bk14: 22830a 1751381i bk15: 23285a 1742409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277623
Row_Buffer_Locality_read = 0.277479
Row_Buffer_Locality_write = 0.346154
Bank_Level_Parallism = 10.578490
Bank_Level_Parallism_Col = 2.261524
Bank_Level_Parallism_Ready = 1.087365
write_to_read_ratio_blp_rw_average = 0.035284
GrpLevelPara = 1.970284 

BW Util details:
bwutil = 0.375309 
total_CMD = 4124696 
util_bw = 1548036 
Wasted_Col = 2042895 
Wasted_Row = 107788 
Idle = 425977 

BW Util Bottlenecks: 
RCDc_limit = 3843951 
RCDWRc_limit = 3290 
WTRc_limit = 46702 
RTWc_limit = 229138 
CCDLc_limit = 422333 
rwq = 0 
CCDLc_limit_alone = 403533 
WTRc_limit_alone = 43939 
RTWc_limit_alone = 213101 

Commands details: 
total_CMD = 4124696 
n_nop = 3318513 
Read = 384184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2825 
n_act = 278119 
n_pre = 278103 
n_ref = 0 
n_req = 384990 
total_req = 387009 

Dual Bus Interface Util: 
issued_total_row = 556222 
issued_total_col = 387009 
Row_Bus_Util =  0.134852 
CoL_Bus_Util = 0.093827 
Either_Row_CoL_Bus_Util = 0.195453 
Issued_on_Two_Bus_Simul_Util = 0.033226 
issued_two_Eff = 0.169996 
queue_avg = 31.008257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3318927 n_act=279291 n_pre=279275 n_ref_event=0 n_req=385977 n_rd=385187 n_rd_L2_A=0 n_write=0 n_wr_bk=2800 bw_util=0.3763
n_activity=3777151 dram_eff=0.4109
bk0: 23877a 1683953i bk1: 23763a 1698979i bk2: 25936a 1609851i bk3: 25488a 1644028i bk4: 24316a 1685433i bk5: 24042a 1741975i bk6: 22867a 1812428i bk7: 22364a 1833845i bk8: 24292a 1669583i bk9: 24174a 1703345i bk10: 24519a 1666911i bk11: 24739a 1692028i bk12: 24390a 1652023i bk13: 23877a 1713789i bk14: 23760a 1710462i bk15: 22783a 1772092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276431
Row_Buffer_Locality_read = 0.276261
Row_Buffer_Locality_write = 0.359494
Bank_Level_Parallism = 10.547872
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.086099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.376258 
total_CMD = 4124696 
util_bw = 1551948 
Wasted_Col = 2051371 
Wasted_Row = 106852 
Idle = 414525 

BW Util Bottlenecks: 
RCDc_limit = 3861121 
RCDWRc_limit = 2950 
WTRc_limit = 47030 
RTWc_limit = 194918 
CCDLc_limit = 422120 
rwq = 0 
CCDLc_limit_alone = 405725 
WTRc_limit_alone = 44023 
RTWc_limit_alone = 181530 

Commands details: 
total_CMD = 4124696 
n_nop = 3318927 
Read = 385187 
Write = 0 
L2_Alloc = 0 
L2_WB = 2800 
n_act = 279291 
n_pre = 279275 
n_ref = 0 
n_req = 385977 
total_req = 387987 

Dual Bus Interface Util: 
issued_total_row = 558566 
issued_total_col = 387987 
Row_Bus_Util =  0.135420 
CoL_Bus_Util = 0.094064 
Either_Row_CoL_Bus_Util = 0.195352 
Issued_on_Two_Bus_Simul_Util = 0.034132 
issued_two_Eff = 0.174720 
queue_avg = 29.783346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3322064 n_act=277635 n_pre=277619 n_ref_event=0 n_req=384540 n_rd=383761 n_rd_L2_A=0 n_write=0 n_wr_bk=2759 bw_util=0.3748
n_activity=3767298 dram_eff=0.4104
bk0: 23577a 1712930i bk1: 24115a 1703269i bk2: 25361a 1633502i bk3: 25953a 1630504i bk4: 24633a 1690297i bk5: 24168a 1687434i bk6: 22541a 1796987i bk7: 22653a 1811457i bk8: 24006a 1726911i bk9: 24247a 1698020i bk10: 23722a 1738792i bk11: 24129a 1719138i bk12: 24472a 1690415i bk13: 24104a 1685112i bk14: 22869a 1778818i bk15: 23211a 1766054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278033
Row_Buffer_Locality_read = 0.277918
Row_Buffer_Locality_write = 0.335045
Bank_Level_Parallism = 10.521087
Bank_Level_Parallism_Col = 2.247688
Bank_Level_Parallism_Ready = 1.087436
write_to_read_ratio_blp_rw_average = 0.032425
GrpLevelPara = 1.961478 

BW Util details:
bwutil = 0.374835 
total_CMD = 4124696 
util_bw = 1546080 
Wasted_Col = 2045514 
Wasted_Row = 110616 
Idle = 422486 

BW Util Bottlenecks: 
RCDc_limit = 3839609 
RCDWRc_limit = 3057 
WTRc_limit = 46520 
RTWc_limit = 209445 
CCDLc_limit = 420913 
rwq = 0 
CCDLc_limit_alone = 404331 
WTRc_limit_alone = 43731 
RTWc_limit_alone = 195652 

Commands details: 
total_CMD = 4124696 
n_nop = 3322064 
Read = 383761 
Write = 0 
L2_Alloc = 0 
L2_WB = 2759 
n_act = 277635 
n_pre = 277619 
n_ref = 0 
n_req = 384540 
total_req = 386520 

Dual Bus Interface Util: 
issued_total_row = 555254 
issued_total_col = 386520 
Row_Bus_Util =  0.134617 
CoL_Bus_Util = 0.093709 
Either_Row_CoL_Bus_Util = 0.194592 
Issued_on_Two_Bus_Simul_Util = 0.033734 
issued_two_Eff = 0.173357 
queue_avg = 30.157122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1571
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3322497 n_act=277151 n_pre=277135 n_ref_event=0 n_req=380348 n_rd=379603 n_rd_L2_A=0 n_write=0 n_wr_bk=2698 bw_util=0.3707
n_activity=3769472 dram_eff=0.4057
bk0: 23298a 1772908i bk1: 23341a 1773351i bk2: 24238a 1706970i bk3: 26013a 1651441i bk4: 24123a 1740635i bk5: 24732a 1706921i bk6: 22331a 1833891i bk7: 22527a 1826473i bk8: 23484a 1765597i bk9: 24252a 1735634i bk10: 23914a 1763327i bk11: 24157a 1726127i bk12: 23799a 1737448i bk13: 24148a 1718388i bk14: 22517a 1826366i bk15: 22729a 1783784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271349
Row_Buffer_Locality_read = 0.271210
Row_Buffer_Locality_write = 0.342282
Bank_Level_Parallism = 10.359352
Bank_Level_Parallism_Col = 2.227926
Bank_Level_Parallism_Ready = 1.086441
write_to_read_ratio_blp_rw_average = 0.031039
GrpLevelPara = 1.950286 

BW Util details:
bwutil = 0.370743 
total_CMD = 4124696 
util_bw = 1529204 
Wasted_Col = 2061135 
Wasted_Row = 111180 
Idle = 423177 

BW Util Bottlenecks: 
RCDc_limit = 3869348 
RCDWRc_limit = 3018 
WTRc_limit = 45306 
RTWc_limit = 192668 
CCDLc_limit = 409422 
rwq = 0 
CCDLc_limit_alone = 393609 
WTRc_limit_alone = 42677 
RTWc_limit_alone = 179484 

Commands details: 
total_CMD = 4124696 
n_nop = 3322497 
Read = 379603 
Write = 0 
L2_Alloc = 0 
L2_WB = 2698 
n_act = 277151 
n_pre = 277135 
n_ref = 0 
n_req = 380348 
total_req = 382301 

Dual Bus Interface Util: 
issued_total_row = 554286 
issued_total_col = 382301 
Row_Bus_Util =  0.134382 
CoL_Bus_Util = 0.092686 
Either_Row_CoL_Bus_Util = 0.194487 
Issued_on_Two_Bus_Simul_Util = 0.032581 
issued_two_Eff = 0.167525 
queue_avg = 29.357712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3325413 n_act=276298 n_pre=276282 n_ref_event=0 n_req=380404 n_rd=379665 n_rd_L2_A=0 n_write=0 n_wr_bk=2722 bw_util=0.3708
n_activity=3758737 dram_eff=0.4069
bk0: 24265a 1725547i bk1: 23367a 1772565i bk2: 25064a 1684481i bk3: 24920a 1707310i bk4: 24195a 1722916i bk5: 23842a 1728812i bk6: 23189a 1815200i bk7: 21962a 1858061i bk8: 24360a 1705263i bk9: 23439a 1748020i bk10: 23722a 1769169i bk11: 23793a 1756485i bk12: 23905a 1726669i bk13: 23971a 1744205i bk14: 23065a 1768916i bk15: 22606a 1795123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273698
Row_Buffer_Locality_read = 0.273560
Row_Buffer_Locality_write = 0.345061
Bank_Level_Parallism = 10.401402
Bank_Level_Parallism_Col = 2.229468
Bank_Level_Parallism_Ready = 1.086476
write_to_read_ratio_blp_rw_average = 0.028890
GrpLevelPara = 1.950990 

BW Util details:
bwutil = 0.370827 
total_CMD = 4124696 
util_bw = 1529548 
Wasted_Col = 2049787 
Wasted_Row = 111508 
Idle = 433853 

BW Util Bottlenecks: 
RCDc_limit = 3846764 
RCDWRc_limit = 2946 
WTRc_limit = 42568 
RTWc_limit = 187366 
CCDLc_limit = 408945 
rwq = 0 
CCDLc_limit_alone = 393181 
WTRc_limit_alone = 39863 
RTWc_limit_alone = 174307 

Commands details: 
total_CMD = 4124696 
n_nop = 3325413 
Read = 379665 
Write = 0 
L2_Alloc = 0 
L2_WB = 2722 
n_act = 276298 
n_pre = 276282 
n_ref = 0 
n_req = 380404 
total_req = 382387 

Dual Bus Interface Util: 
issued_total_row = 552580 
issued_total_col = 382387 
Row_Bus_Util =  0.133969 
CoL_Bus_Util = 0.092707 
Either_Row_CoL_Bus_Util = 0.193780 
Issued_on_Two_Bus_Simul_Util = 0.032896 
issued_two_Eff = 0.169757 
queue_avg = 29.500811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3321110 n_act=277284 n_pre=277268 n_ref_event=0 n_req=381737 n_rd=380997 n_rd_L2_A=0 n_write=0 n_wr_bk=2702 bw_util=0.3721
n_activity=3770434 dram_eff=0.4071
bk0: 24165a 1716491i bk1: 24075a 1694769i bk2: 25381a 1640387i bk3: 24913a 1669330i bk4: 24420a 1712300i bk5: 23388a 1775817i bk6: 23066a 1816714i bk7: 22469a 1830547i bk8: 24804a 1682423i bk9: 24295a 1714486i bk10: 24438a 1725346i bk11: 23421a 1785108i bk12: 23310a 1782933i bk13: 23512a 1743867i bk14: 22516a 1800263i bk15: 22824a 1785484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273652
Row_Buffer_Locality_read = 0.273517
Row_Buffer_Locality_write = 0.343243
Bank_Level_Parallism = 10.412339
Bank_Level_Parallism_Col = 2.221524
Bank_Level_Parallism_Ready = 1.085157
write_to_read_ratio_blp_rw_average = 0.027494
GrpLevelPara = 1.946720 

BW Util details:
bwutil = 0.372099 
total_CMD = 4124696 
util_bw = 1534796 
Wasted_Col = 2056295 
Wasted_Row = 110672 
Idle = 422933 

BW Util Bottlenecks: 
RCDc_limit = 3862202 
RCDWRc_limit = 3042 
WTRc_limit = 42927 
RTWc_limit = 175430 
CCDLc_limit = 410407 
rwq = 0 
CCDLc_limit_alone = 395566 
WTRc_limit_alone = 40365 
RTWc_limit_alone = 163151 

Commands details: 
total_CMD = 4124696 
n_nop = 3321110 
Read = 380997 
Write = 0 
L2_Alloc = 0 
L2_WB = 2702 
n_act = 277284 
n_pre = 277268 
n_ref = 0 
n_req = 381737 
total_req = 383699 

Dual Bus Interface Util: 
issued_total_row = 554552 
issued_total_col = 383699 
Row_Bus_Util =  0.134447 
CoL_Bus_Util = 0.093025 
Either_Row_CoL_Bus_Util = 0.194823 
Issued_on_Two_Bus_Simul_Util = 0.032648 
issued_two_Eff = 0.167580 
queue_avg = 28.903151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9032
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3312251 n_act=280481 n_pre=280465 n_ref_event=0 n_req=389488 n_rd=388687 n_rd_L2_A=0 n_write=0 n_wr_bk=2799 bw_util=0.3797
n_activity=3773094 dram_eff=0.415
bk0: 23935a 1669674i bk1: 25291a 1601620i bk2: 25925a 1567050i bk3: 25779a 1556318i bk4: 24256a 1664110i bk5: 24476a 1633697i bk6: 22742a 1768232i bk7: 23279a 1759898i bk8: 24220a 1629745i bk9: 25453a 1598223i bk10: 24444a 1623416i bk11: 24570a 1639403i bk12: 24284a 1642741i bk13: 24092a 1655795i bk14: 23136a 1700874i bk15: 22805a 1704745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279898
Row_Buffer_Locality_read = 0.279742
Row_Buffer_Locality_write = 0.355805
Bank_Level_Parallism = 10.783675
Bank_Level_Parallism_Col = 2.265932
Bank_Level_Parallism_Ready = 1.088740
write_to_read_ratio_blp_rw_average = 0.034549
GrpLevelPara = 1.978211 

BW Util details:
bwutil = 0.379651 
total_CMD = 4124696 
util_bw = 1565944 
Wasted_Col = 2044928 
Wasted_Row = 99554 
Idle = 414270 

BW Util Bottlenecks: 
RCDc_limit = 3859319 
RCDWRc_limit = 3174 
WTRc_limit = 47613 
RTWc_limit = 221983 
CCDLc_limit = 427481 
rwq = 0 
CCDLc_limit_alone = 409253 
WTRc_limit_alone = 44618 
RTWc_limit_alone = 206750 

Commands details: 
total_CMD = 4124696 
n_nop = 3312251 
Read = 388687 
Write = 0 
L2_Alloc = 0 
L2_WB = 2799 
n_act = 280481 
n_pre = 280465 
n_ref = 0 
n_req = 389488 
total_req = 391486 

Dual Bus Interface Util: 
issued_total_row = 560946 
issued_total_col = 391486 
Row_Bus_Util =  0.135997 
CoL_Bus_Util = 0.094913 
Either_Row_CoL_Bus_Util = 0.196971 
Issued_on_Two_Bus_Simul_Util = 0.033939 
issued_two_Eff = 0.172303 
queue_avg = 32.191227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3314300 n_act=278882 n_pre=278866 n_ref_event=0 n_req=387182 n_rd=386403 n_rd_L2_A=0 n_write=0 n_wr_bk=2766 bw_util=0.3774
n_activity=3774619 dram_eff=0.4124
bk0: 24007a 1679691i bk1: 24119a 1677549i bk2: 25223a 1612004i bk3: 26094a 1586959i bk4: 23782a 1687258i bk5: 24408a 1680491i bk6: 23007a 1774770i bk7: 23290a 1767228i bk8: 24850a 1663228i bk9: 24613a 1659932i bk10: 23904a 1708621i bk11: 24432a 1658345i bk12: 24111a 1667671i bk13: 24425a 1646239i bk14: 23830a 1711153i bk15: 22308a 1774066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279739
Row_Buffer_Locality_read = 0.279641
Row_Buffer_Locality_write = 0.328626
Bank_Level_Parallism = 10.645977
Bank_Level_Parallism_Col = 2.256904
Bank_Level_Parallism_Ready = 1.086374
write_to_read_ratio_blp_rw_average = 0.034793
GrpLevelPara = 1.969523 

BW Util details:
bwutil = 0.377404 
total_CMD = 4124696 
util_bw = 1556676 
Wasted_Col = 2046740 
Wasted_Row = 104447 
Idle = 416833 

BW Util Bottlenecks: 
RCDc_limit = 3850518 
RCDWRc_limit = 3054 
WTRc_limit = 47322 
RTWc_limit = 219761 
CCDLc_limit = 421317 
rwq = 0 
CCDLc_limit_alone = 403144 
WTRc_limit_alone = 44371 
RTWc_limit_alone = 204539 

Commands details: 
total_CMD = 4124696 
n_nop = 3314300 
Read = 386403 
Write = 0 
L2_Alloc = 0 
L2_WB = 2766 
n_act = 278882 
n_pre = 278866 
n_ref = 0 
n_req = 387182 
total_req = 389169 

Dual Bus Interface Util: 
issued_total_row = 557748 
issued_total_col = 389169 
Row_Bus_Util =  0.135222 
CoL_Bus_Util = 0.094351 
Either_Row_CoL_Bus_Util = 0.196474 
Issued_on_Two_Bus_Simul_Util = 0.033098 
issued_two_Eff = 0.168462 
queue_avg = 32.027557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0276
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3308542 n_act=280116 n_pre=280100 n_ref_event=0 n_req=388424 n_rd=387647 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.3786
n_activity=3776913 dram_eff=0.4135
bk0: 24981a 1642336i bk1: 23679a 1701596i bk2: 26130a 1575492i bk3: 25660a 1640858i bk4: 24927a 1633717i bk5: 23632a 1708485i bk6: 22817a 1803591i bk7: 22668a 1804783i bk8: 25146a 1624535i bk9: 24477a 1699822i bk10: 24650a 1667005i bk11: 23898a 1730450i bk12: 25049a 1625675i bk13: 23682a 1718610i bk14: 23242a 1704541i bk15: 23009a 1786008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278865
Row_Buffer_Locality_read = 0.278754
Row_Buffer_Locality_write = 0.334620
Bank_Level_Parallism = 10.600737
Bank_Level_Parallism_Col = 2.264855
Bank_Level_Parallism_Ready = 1.087112
write_to_read_ratio_blp_rw_average = 0.036472
GrpLevelPara = 1.975549 

BW Util details:
bwutil = 0.378597 
total_CMD = 4124696 
util_bw = 1561596 
Wasted_Col = 2051254 
Wasted_Row = 99972 
Idle = 411874 

BW Util Bottlenecks: 
RCDc_limit = 3867495 
RCDWRc_limit = 3068 
WTRc_limit = 46504 
RTWc_limit = 233780 
CCDLc_limit = 421756 
rwq = 0 
CCDLc_limit_alone = 402841 
WTRc_limit_alone = 43763 
RTWc_limit_alone = 217606 

Commands details: 
total_CMD = 4124696 
n_nop = 3308542 
Read = 387647 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 280116 
n_pre = 280100 
n_ref = 0 
n_req = 388424 
total_req = 390399 

Dual Bus Interface Util: 
issued_total_row = 560216 
issued_total_col = 390399 
Row_Bus_Util =  0.135820 
CoL_Bus_Util = 0.094649 
Either_Row_CoL_Bus_Util = 0.197870 
Issued_on_Two_Bus_Simul_Util = 0.032599 
issued_two_Eff = 0.164750 
queue_avg = 31.423332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3310367 n_act=280690 n_pre=280674 n_ref_event=0 n_req=391579 n_rd=390802 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.3817
n_activity=3775988 dram_eff=0.4169
bk0: 24998a 1566790i bk1: 23403a 1671670i bk2: 26805a 1525833i bk3: 25062a 1590702i bk4: 25555a 1567464i bk5: 24313a 1626779i bk6: 23863a 1677075i bk7: 22249a 1781510i bk8: 25786a 1544382i bk9: 24138a 1614943i bk10: 25363a 1593547i bk11: 23718a 1706980i bk12: 25665a 1563717i bk13: 23892a 1627514i bk14: 23310a 1642777i bk15: 22682a 1720064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.283210
Row_Buffer_Locality_read = 0.283054
Row_Buffer_Locality_write = 0.361647
Bank_Level_Parallism = 10.892868
Bank_Level_Parallism_Col = 2.296270
Bank_Level_Parallism_Ready = 1.089255
write_to_read_ratio_blp_rw_average = 0.041066
GrpLevelPara = 1.996265 

BW Util details:
bwutil = 0.381691 
total_CMD = 4124696 
util_bw = 1574360 
Wasted_Col = 2035559 
Wasted_Row = 100270 
Idle = 414507 

BW Util Bottlenecks: 
RCDc_limit = 3844361 
RCDWRc_limit = 2926 
WTRc_limit = 47698 
RTWc_limit = 263408 
CCDLc_limit = 433632 
rwq = 0 
CCDLc_limit_alone = 412600 
WTRc_limit_alone = 44646 
RTWc_limit_alone = 245428 

Commands details: 
total_CMD = 4124696 
n_nop = 3310367 
Read = 390802 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 280690 
n_pre = 280674 
n_ref = 0 
n_req = 391579 
total_req = 393590 

Dual Bus Interface Util: 
issued_total_row = 561364 
issued_total_col = 393590 
Row_Bus_Util =  0.136098 
CoL_Bus_Util = 0.095423 
Either_Row_CoL_Bus_Util = 0.197428 
Issued_on_Two_Bus_Simul_Util = 0.034093 
issued_two_Eff = 0.172688 
queue_avg = 33.629517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3310297 n_act=280340 n_pre=280324 n_ref_event=0 n_req=394096 n_rd=393313 n_rd_L2_A=0 n_write=0 n_wr_bk=2806 bw_util=0.3841
n_activity=3772897 dram_eff=0.42
bk0: 24255a 1641128i bk1: 25052a 1566562i bk2: 26251a 1552153i bk3: 26503a 1512073i bk4: 24079a 1648403i bk5: 25405a 1594938i bk6: 22526a 1764088i bk7: 23632a 1704950i bk8: 24810a 1636634i bk9: 25781a 1545602i bk10: 24698a 1658957i bk11: 25359a 1614842i bk12: 23752a 1622384i bk13: 25023a 1586821i bk14: 22477a 1745392i bk15: 23710a 1651704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288676
Row_Buffer_Locality_read = 0.288577
Row_Buffer_Locality_write = 0.338442
Bank_Level_Parallism = 10.894042
Bank_Level_Parallism_Col = 2.271817
Bank_Level_Parallism_Ready = 1.088815
write_to_read_ratio_blp_rw_average = 0.032499
GrpLevelPara = 1.979656 

BW Util details:
bwutil = 0.384144 
total_CMD = 4124696 
util_bw = 1584476 
Wasted_Col = 2020436 
Wasted_Row = 102816 
Idle = 416968 

BW Util Bottlenecks: 
RCDc_limit = 3814256 
RCDWRc_limit = 3109 
WTRc_limit = 45669 
RTWc_limit = 207850 
CCDLc_limit = 437793 
rwq = 0 
CCDLc_limit_alone = 421100 
WTRc_limit_alone = 42941 
RTWc_limit_alone = 193885 

Commands details: 
total_CMD = 4124696 
n_nop = 3310297 
Read = 393313 
Write = 0 
L2_Alloc = 0 
L2_WB = 2806 
n_act = 280340 
n_pre = 280324 
n_ref = 0 
n_req = 394096 
total_req = 396119 

Dual Bus Interface Util: 
issued_total_row = 560664 
issued_total_col = 396119 
Row_Bus_Util =  0.135929 
CoL_Bus_Util = 0.096036 
Either_Row_CoL_Bus_Util = 0.197445 
Issued_on_Two_Bus_Simul_Util = 0.034520 
issued_two_Eff = 0.174833 
queue_avg = 34.180557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1806
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4124696 n_nop=3320919 n_act=277715 n_pre=277699 n_ref_event=0 n_req=384074 n_rd=383302 n_rd_L2_A=0 n_write=0 n_wr_bk=2747 bw_util=0.3744
n_activity=3770820 dram_eff=0.4095
bk0: 23153a 1719030i bk1: 24405a 1672994i bk2: 25444a 1659461i bk3: 25968a 1613023i bk4: 23342a 1753130i bk5: 25062a 1661045i bk6: 22110a 1827282i bk7: 22935a 1778266i bk8: 23695a 1727061i bk9: 25280a 1644697i bk10: 23763a 1753839i bk11: 24611a 1704635i bk12: 23122a 1769680i bk13: 24391a 1688029i bk14: 22445a 1806145i bk15: 23576a 1716819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276949
Row_Buffer_Locality_read = 0.276774
Row_Buffer_Locality_write = 0.363990
Bank_Level_Parallism = 10.511086
Bank_Level_Parallism_Col = 2.257188
Bank_Level_Parallism_Ready = 1.088916
write_to_read_ratio_blp_rw_average = 0.036365
GrpLevelPara = 1.966767 

BW Util details:
bwutil = 0.374378 
total_CMD = 4124696 
util_bw = 1544196 
Wasted_Col = 2049645 
Wasted_Row = 109572 
Idle = 421283 

BW Util Bottlenecks: 
RCDc_limit = 3847765 
RCDWRc_limit = 3021 
WTRc_limit = 44472 
RTWc_limit = 230145 
CCDLc_limit = 420603 
rwq = 0 
CCDLc_limit_alone = 402118 
WTRc_limit_alone = 41702 
RTWc_limit_alone = 214430 

Commands details: 
total_CMD = 4124696 
n_nop = 3320919 
Read = 383302 
Write = 0 
L2_Alloc = 0 
L2_WB = 2747 
n_act = 277715 
n_pre = 277699 
n_ref = 0 
n_req = 384074 
total_req = 386049 

Dual Bus Interface Util: 
issued_total_row = 555414 
issued_total_col = 386049 
Row_Bus_Util =  0.134656 
CoL_Bus_Util = 0.093595 
Either_Row_CoL_Bus_Util = 0.194869 
Issued_on_Two_Bus_Simul_Util = 0.033381 
issued_two_Eff = 0.171299 
queue_avg = 30.868938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 565922, Miss = 190512, Miss_rate = 0.337, Pending_hits = 390, Reservation_fails = 4
L2_cache_bank[1]: Access = 559715, Miss = 193783, Miss_rate = 0.346, Pending_hits = 331, Reservation_fails = 3835
L2_cache_bank[2]: Access = 562616, Miss = 193994, Miss_rate = 0.345, Pending_hits = 324, Reservation_fails = 759
L2_cache_bank[3]: Access = 563317, Miss = 191278, Miss_rate = 0.340, Pending_hits = 395, Reservation_fails = 2394
L2_cache_bank[4]: Access = 563166, Miss = 191229, Miss_rate = 0.340, Pending_hits = 369, Reservation_fails = 1357
L2_cache_bank[5]: Access = 564272, Miss = 192619, Miss_rate = 0.341, Pending_hits = 300, Reservation_fails = 438
L2_cache_bank[6]: Access = 560044, Miss = 187758, Miss_rate = 0.335, Pending_hits = 351, Reservation_fails = 1203
L2_cache_bank[7]: Access = 561408, Miss = 191933, Miss_rate = 0.342, Pending_hits = 307, Reservation_fails = 684
L2_cache_bank[8]: Access = 564487, Miss = 191799, Miss_rate = 0.340, Pending_hits = 372, Reservation_fails = 19956
L2_cache_bank[9]: Access = 558977, Miss = 187932, Miss_rate = 0.336, Pending_hits = 317, Reservation_fails = 4592
L2_cache_bank[10]: Access = 563527, Miss = 192115, Miss_rate = 0.341, Pending_hits = 311, Reservation_fails = 10838
L2_cache_bank[11]: Access = 560048, Miss = 188931, Miss_rate = 0.337, Pending_hits = 280, Reservation_fails = 287
L2_cache_bank[12]: Access = 563683, Miss = 192979, Miss_rate = 0.342, Pending_hits = 377, Reservation_fails = 2857
L2_cache_bank[13]: Access = 567129, Miss = 195791, Miss_rate = 0.345, Pending_hits = 302, Reservation_fails = 687
L2_cache_bank[14]: Access = 562528, Miss = 192748, Miss_rate = 0.343, Pending_hits = 322, Reservation_fails = 9254
L2_cache_bank[15]: Access = 562718, Miss = 193740, Miss_rate = 0.344, Pending_hits = 476, Reservation_fails = 3763
L2_cache_bank[16]: Access = 566209, Miss = 196990, Miss_rate = 0.348, Pending_hits = 456, Reservation_fails = 60149
L2_cache_bank[17]: Access = 560426, Miss = 190749, Miss_rate = 0.340, Pending_hits = 345, Reservation_fails = 17123
L2_cache_bank[18]: Access = 566479, Miss = 201406, Miss_rate = 0.356, Pending_hits = 421, Reservation_fails = 34587
L2_cache_bank[19]: Access = 566010, Miss = 189497, Miss_rate = 0.335, Pending_hits = 272, Reservation_fails = 23172
L2_cache_bank[20]: Access = 567865, Miss = 192925, Miss_rate = 0.340, Pending_hits = 237, Reservation_fails = 666
L2_cache_bank[21]: Access = 568714, Miss = 200503, Miss_rate = 0.353, Pending_hits = 261, Reservation_fails = 13715
L2_cache_bank[22]: Access = 560010, Miss = 187119, Miss_rate = 0.334, Pending_hits = 228, Reservation_fails = 415
L2_cache_bank[23]: Access = 559353, Miss = 196263, Miss_rate = 0.351, Pending_hits = 349, Reservation_fails = 2501
L2_total_cache_accesses = 13518623
L2_total_cache_misses = 4624593
L2_total_cache_miss_rate = 0.3421
L2_total_cache_pending_hits = 8093
L2_total_cache_reservation_fails = 215236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8809956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3334841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1288711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8067
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13441574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77049
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 229
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 204898
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10109
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=13518623
icnt_total_pkts_simt_to_mem=13518623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13518623
Req_Network_cycles = 1608407
Req_Network_injected_packets_per_cycle =       8.4050 
Req_Network_conflicts_per_cycle =       8.9352
Req_Network_conflicts_per_cycle_util =       9.6656
Req_Bank_Level_Parallism =       9.0921
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.5438
Req_Network_out_buffer_full_per_cycle =       0.2117
Req_Network_out_buffer_avg_util =      21.0945

Reply_Network_injected_packets_num = 13518623
Reply_Network_cycles = 1608407
Reply_Network_injected_packets_per_cycle =        8.4050
Reply_Network_conflicts_per_cycle =        5.6037
Reply_Network_conflicts_per_cycle_util =       6.0707
Reply_Bank_Level_Parallism =       9.1055
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0514
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2802
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 29 min, 11 sec (12551 sec)
gpgpu_simulation_rate = 14099 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
gpgpu_silicon_slowdown = 10664062x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e80c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e800..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 516949
gpu_sim_insn = 40246434
gpu_ipc =      77.8538
gpu_tot_sim_cycle = 2125356
gpu_tot_sim_insn = 217203276
gpu_tot_ipc =     102.1962
gpu_tot_issued_cta = 2401
gpu_occupancy = 84.5082% 
gpu_tot_occupancy = 83.4229% 
max_total_param_size = 0
gpu_stall_dramfull = 4620044
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.3285
partiton_level_parallism_total  =       8.3864
partiton_level_parallism_util =      10.1873
partiton_level_parallism_util_total  =      10.2641
L2_BW  =     363.7892 GB/Sec
L2_BW_total  =     366.3169 GB/Sec
gpu_total_sim_rate=13098

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 833230, Miss = 546068, Miss_rate = 0.655, Pending_hits = 9747, Reservation_fails = 1734224
	L1D_cache_core[1]: Access = 848841, Miss = 582739, Miss_rate = 0.687, Pending_hits = 10631, Reservation_fails = 1814172
	L1D_cache_core[2]: Access = 849721, Miss = 583269, Miss_rate = 0.686, Pending_hits = 9620, Reservation_fails = 1726690
	L1D_cache_core[3]: Access = 914714, Miss = 648369, Miss_rate = 0.709, Pending_hits = 10804, Reservation_fails = 1889922
	L1D_cache_core[4]: Access = 824526, Miss = 577939, Miss_rate = 0.701, Pending_hits = 10421, Reservation_fails = 1760480
	L1D_cache_core[5]: Access = 858090, Miss = 615907, Miss_rate = 0.718, Pending_hits = 10734, Reservation_fails = 1813645
	L1D_cache_core[6]: Access = 815841, Miss = 613657, Miss_rate = 0.752, Pending_hits = 9826, Reservation_fails = 1824248
	L1D_cache_core[7]: Access = 761191, Miss = 526075, Miss_rate = 0.691, Pending_hits = 8680, Reservation_fails = 1647709
	L1D_cache_core[8]: Access = 838807, Miss = 574995, Miss_rate = 0.685, Pending_hits = 10034, Reservation_fails = 1760272
	L1D_cache_core[9]: Access = 827921, Miss = 548970, Miss_rate = 0.663, Pending_hits = 10398, Reservation_fails = 1908551
	L1D_cache_core[10]: Access = 884730, Miss = 624089, Miss_rate = 0.705, Pending_hits = 11202, Reservation_fails = 1812180
	L1D_cache_core[11]: Access = 849297, Miss = 600262, Miss_rate = 0.707, Pending_hits = 9696, Reservation_fails = 1775772
	L1D_cache_core[12]: Access = 891655, Miss = 623858, Miss_rate = 0.700, Pending_hits = 10127, Reservation_fails = 1870258
	L1D_cache_core[13]: Access = 870014, Miss = 589152, Miss_rate = 0.677, Pending_hits = 10123, Reservation_fails = 1677367
	L1D_cache_core[14]: Access = 850261, Miss = 583030, Miss_rate = 0.686, Pending_hits = 10092, Reservation_fails = 1770453
	L1D_cache_core[15]: Access = 863778, Miss = 627626, Miss_rate = 0.727, Pending_hits = 10737, Reservation_fails = 1947392
	L1D_cache_core[16]: Access = 803597, Miss = 556377, Miss_rate = 0.692, Pending_hits = 8815, Reservation_fails = 1774047
	L1D_cache_core[17]: Access = 825027, Miss = 603306, Miss_rate = 0.731, Pending_hits = 10561, Reservation_fails = 1790240
	L1D_cache_core[18]: Access = 819212, Miss = 588380, Miss_rate = 0.718, Pending_hits = 10429, Reservation_fails = 1790548
	L1D_cache_core[19]: Access = 883710, Miss = 634053, Miss_rate = 0.717, Pending_hits = 10507, Reservation_fails = 1762160
	L1D_cache_core[20]: Access = 802402, Miss = 540445, Miss_rate = 0.674, Pending_hits = 9210, Reservation_fails = 1612760
	L1D_cache_core[21]: Access = 837731, Miss = 579782, Miss_rate = 0.692, Pending_hits = 10198, Reservation_fails = 1780437
	L1D_cache_core[22]: Access = 883956, Miss = 590173, Miss_rate = 0.668, Pending_hits = 10325, Reservation_fails = 1716270
	L1D_cache_core[23]: Access = 848984, Miss = 574833, Miss_rate = 0.677, Pending_hits = 10280, Reservation_fails = 1731903
	L1D_cache_core[24]: Access = 886195, Miss = 629979, Miss_rate = 0.711, Pending_hits = 10128, Reservation_fails = 1833044
	L1D_cache_core[25]: Access = 813259, Miss = 539475, Miss_rate = 0.663, Pending_hits = 8816, Reservation_fails = 1523107
	L1D_cache_core[26]: Access = 805320, Miss = 538981, Miss_rate = 0.669, Pending_hits = 9263, Reservation_fails = 1610155
	L1D_cache_core[27]: Access = 907412, Miss = 636039, Miss_rate = 0.701, Pending_hits = 10557, Reservation_fails = 1869196
	L1D_cache_core[28]: Access = 920021, Miss = 689839, Miss_rate = 0.750, Pending_hits = 11387, Reservation_fails = 1798716
	L1D_cache_core[29]: Access = 823752, Miss = 579842, Miss_rate = 0.704, Pending_hits = 9474, Reservation_fails = 1720262
	L1D_total_cache_accesses = 25443195
	L1D_total_cache_misses = 17747509
	L1D_total_cache_miss_rate = 0.6975
	L1D_total_cache_pending_hits = 302822
	L1D_total_cache_reservation_fails = 53046180
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.302
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7316337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16541282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53041239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1205703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25366144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77051

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7907713
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45133526
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4941
ctas_completed 2401, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7700, 9266, 7886, 8524, 9608, 9205, 10316, 10048, 9185, 8791, 9368, 10212, 9684, 10339, 10505, 9893, 9360, 9807, 9283, 9354, 10695, 9393, 8866, 10392, 10461, 9618, 10673, 11307, 10985, 10763, 11014, 11087, 
gpgpu_n_tot_thrd_icount = 305329824
gpgpu_n_tot_w_icount = 9541557
gpgpu_n_stall_shd_mem = 19767954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17746985
gpgpu_n_mem_write_global = 77051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50240871
gpgpu_n_store_insn = 593893
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2283008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18961960
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3008564	W0_Idle:2225577	W0_Scoreboard:219950614	W1:3229	W2:174236	W3:3915	W4:183140	W5:5504	W6:982966	W7:2044	W8:221931	W9:2943	W10:165725	W11:4217	W12:484290	W13:1810	W14:297207	W15:1758	W16:152292	W17:2548	W18:262470	W19:2826	W20:362893	W21:1549	W22:132902	W23:2071	W24:170189	W25:3272	W26:527350	W27:33354	W28:103533	W29:29487	W30:119697	W31:50096	W32:5050113
single_issue_nums: WS0:2387553	WS1:2384539	WS2:2366939	WS3:2402526	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141975880 {8:17746985,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3082040 {40:77051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 709879400 {40:17746985,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 616408 {8:77051,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 670 
avg_icnt2mem_latency = 245 
avg_mrq_latency = 133 
avg_icnt2sh_latency = 19 
mrq_lat_table:1488594 	50708 	105347 	220927 	409047 	611205 	914655 	1298095 	1014241 	109480 	13138 	8905 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2186124 	9815271 	2478530 	2417850 	815528 	110721 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6782336 	4330060 	2922131 	1213274 	1740284 	631237 	203176 	1538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7395010 	2503212 	2360605 	2228726 	1860709 	1149838 	318880 	7056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1121 	150 	793 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        36        33        12        10        12        12 
dram[1]:        64        64        64        64        64        64        64        64        64        64        26        35        21        12        12        13 
dram[2]:        64        64        64        64        64        63        64        64        63        64        39        32        10        13        11        13 
dram[3]:        64        64        64        63        64        64        64        64        64        64        20        35        16        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        24        31        21        18        12        11 
dram[5]:        64        64        64        64        62        64        64        64        64        64        36        35        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        26        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        35        26        18        14        16        15 
dram[8]:        64        64        64        64        64        62        63        63        64        64        31        45        12        12        13        17 
dram[9]:        64        64        64        64        64        64        62        62        64        64        34        31        12        12        16        14 
dram[10]:        64        64        64        64        64        64        64        64        64        64        36        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        38        41        12         9        16        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735     10306 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931     10258      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     14197      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190     10088 
average row accesses per activate:
dram[0]:  1.357593  1.433095  1.425514  1.463503  1.393633  1.390667  1.346961  1.337155  1.385975  1.402629  1.392013  1.409177  1.365814  1.360234  1.333101  1.358332 
dram[1]:  1.376462  1.387433  1.447205  1.443813  1.379128  1.402324  1.329750  1.333716  1.378775  1.404912  1.378387  1.414469  1.357015  1.361586  1.357313  1.339628 
dram[2]:  1.382288  1.394990  1.452041  1.467102  1.408930  1.379370  1.334759  1.339706  1.388010  1.397768  1.378606  1.377170  1.381546  1.357232  1.347916  1.358002 
dram[3]:  1.372828  1.379294  1.391922  1.465956  1.401884  1.389045  1.335057  1.326527  1.371915  1.393970  1.376408  1.369311  1.365118  1.359707  1.337202  1.322250 
dram[4]:  1.408793  1.382152  1.419230  1.439675  1.397507  1.393994  1.363791  1.328328  1.394594  1.359679  1.377636  1.371991  1.370650  1.382899  1.335151  1.327609 
dram[5]:  1.398401  1.402581  1.433897  1.404729  1.394479  1.367341  1.349858  1.343917  1.409256  1.395137  1.393685  1.367016  1.339598  1.371049  1.326254  1.337631 
dram[6]:  1.388515  1.426963  1.477728  1.436009  1.397985  1.380472  1.347333  1.353213  1.384984  1.423641  1.390905  1.377401  1.381549  1.361158  1.343096  1.319727 
dram[7]:  1.412975  1.394888  1.433775  1.459193  1.365440  1.390773  1.361054  1.355481  1.426869  1.410333  1.378111  1.380136  1.378166  1.370675  1.391739  1.322501 
dram[8]:  1.417476  1.372354  1.457984  1.465440  1.406740  1.376861  1.334120  1.344475  1.404629  1.414663  1.382580  1.379285  1.385063  1.367994  1.337516  1.362163 
dram[9]:  1.390777  1.371205  1.486445  1.441064  1.434895  1.410478  1.377772  1.343169  1.430375  1.406744  1.409320  1.388095  1.410626  1.378291  1.326053  1.344124 
dram[10]:  1.401161  1.407327  1.467285  1.459256  1.408728  1.423150  1.343740  1.358068  1.427892  1.444296  1.424663  1.429987  1.373581  1.387382  1.335068  1.349653 
dram[11]:  1.370009  1.405776  1.460164  1.458045  1.376746  1.410296  1.334766  1.337765  1.376814  1.425660  1.381707  1.408900  1.351594  1.363934  1.345459  1.363359 
average row locality = 6244551/4505326 = 1.386038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31610     33563     33970     34715     32371     32566     30404     30369     32625     32701     32798     33438     32141     32277     30625     31558 
dram[1]:     32176     32234     34937     34490     32550     32270     30617     30142     32765     32722     33051     33463     32675     32172     31819     30708 
dram[2]:     31726     32516     34186     35010     33003     32364     30195     30415     32242     32761     31947     32618     32830     32377     30771     31168 
dram[3]:     31625     31620     32740     35138     32534     33103     30129     30274     31738     32768     32437     32644     32187     32474     30411     30572 
dram[4]:     32783     31751     33708     33741     32566     32245     31188     29744     32864     31644     32018     32256     32267     32541     31080     30607 
dram[5]:     32648     32536     34284     33741     32819     31645     30814     30281     33347     32816     32997     31784     31309     31808     30214     30801 
dram[6]:     32524     33913     35165     34601     32814     32632     30727     30990     32900     34013     33121     32918     32901     32231     31305     30504 
dram[7]:     32825     32565     34215     35156     32139     32720     31079     31102     33833     33132     32612     33023     32694     32619     32263     29857 
dram[8]:     33501     32286     35081     34804     33408     32012     30449     30703     33808     33298     33066     32482     33480     32136     31111     31329 
dram[9]:     33451     32009     35845     34223     33929     33150     31737     30204     34388     32896     33841     32374     34110     32604     31133     31004 
dram[10]:     32759     33476     35389     35539     32436     33794     30232     31392     33540     34456     33418     33994     31980     33350     30249     31659 
dram[11]:     31637     32986     34666     34971     31872     33439     30041     30728     32188     33924     32385     33177     31521     32810     30646     31753 
total dram reads = 6233244
bank skew: 35845/29744 = 1.21
chip skew: 527663/512394 = 1.03
number of total write accesses:
dram[0]:       229       237       234       234       246       237       236       232       235       228       252       260       219       227        41        40 
dram[1]:       232       247       233       247       232       235       233       231       222       207       238       246       221       225        39        38 
dram[2]:       239       234       244       232       238       229       247       239       214       214       239       246       204       214        36        36 
dram[3]:       235       219       232       228       232       240       236       229       217       219       234       229       232       198        36        36 
dram[4]:       227       227       233       233       231       233       237       230       210       217       243       249       226       216        34        32 
dram[5]:       236       239       225       220       237       232       222       232       215       216       245       242       203       226        37        38 
dram[6]:       241       228       230       236       234       243       234       239       215       209       246       255       206       222        49        54 
dram[7]:       223       227       238       239       245       260       234       233       212       223       238       244       211       205        54        50 
dram[8]:       232       216       236       246       252       248       243       231       213       225       236       241       218       204        49        47 
dram[9]:       217       213       243       245       249       246       249       236       226       221       245       248       208       213        46        47 
dram[10]:       216       220       225       234       245       246       249       237       223       238       243       247       232       191        57        55 
dram[11]:       221       237       232       223       225       229       238       231       228       234       244       251       189       173        62        56 
total dram writes = 39810
bank skew: 260/32 = 8.12
chip skew: 3387/3252 = 1.04
average mf latency per bank:
dram[0]:       1718      1759      1711      1774      1670      1729      1629      1716      1616      1694      1599      1649      1635      1668      1652      1694
dram[1]:       2085      1986      2050      1923      1954      1871      1882      1806      1913      1786      1854      1753      1890      1798      1982      1853
dram[2]:       1784      1687      1788      1690      1676      1624      1716      1615      1678      1608      1656      1573      1640      1603      1708      1623
dram[3]:       2133      1893      2130      1868      2023      1755      1988      1772      1966      1766      1892      1693      1947      1720      2021      1800
dram[4]:       1943      1749      1949      1744      1871      1684      1849      1680      1818      1661      1782      1597      1807      1647      1840      1667
dram[5]:       1728      1640      1710      1626      1651      1592      1665      1579      1642      1548      1582      1518      1614      1548      1662      1555
dram[6]:       2884      2044      2807      2033      2632      1911      2633      1903      2587      1901      2454      1823      2572      1888      2766      1987
dram[7]:       2366      2486      2362      2404      2147      2232      2118      2261      2111      2234      2044      2104      2122      2221      2230      2357
dram[8]:       2324      1927      2339      1938      2192      1856      2160      1823      2140      1827      2084      1746      2177      1826      2275      1875
dram[9]:       2314      2068      2267      2118      2237      2039      2196      2030      2170      2022      2094      1920      2157      2008      2195      2093
dram[10]:       1683      1824      1657      1804      1658      1805      1632      1796      1586      1788      1554      1715      1695      1762      1620      1779
dram[11]:       1912      2006      1889      1996      1897      1887      1880      1862      1823      1889      1764      1837      1836      1858      1880      1958
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      5944      4083      4500      4368      4013      4358
dram[1]:       5344      5278      6393      6369      4721      5841      4585      4428      4933      4381      4751      5924      5088      4605      4731      4461
dram[2]:       5946      4966      5012      4873      3954      4607      4858      4563      4231      4078      3983      3793      4082      4511      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4796      4239      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5591      4620      5526      5533      4293      4375      4390      4157      7550      5713      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4436      5514      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5843      8458      5013      6206      6662      6839      4458      6668      4465      7583      4167      6468      4199
dram[7]:       7186      6535      7309      6164      5840      6759      5147      6062      5058      6025      4883      6218      4939      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4234
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4344      5293      4068      5716      4197
dram[11]:       5367      5982      4674      6318      4710      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4369704 n_act=374507 n_pre=374491 n_ref_event=0 n_req=518705 n_rd=517731 n_rd_L2_A=0 n_write=0 n_wr_bk=3387 bw_util=0.3824
n_activity=5020902 dram_eff=0.4152
bk0: 31610a 2126012i bk1: 33563a 2089038i bk2: 33970a 2037567i bk3: 34715a 2033886i bk4: 32371a 2114052i bk5: 32566a 2125668i bk6: 30404a 2286523i bk7: 30369a 2261329i bk8: 32625a 2119458i bk9: 32701a 2111855i bk10: 32798a 2098084i bk11: 33438a 2091945i bk12: 32141a 2115541i bk13: 32277a 2129747i bk14: 30625a 2203369i bk15: 31558a 2165416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278017
Row_Buffer_Locality_read = 0.277882
Row_Buffer_Locality_write = 0.350103
Bank_Level_Parallism = 10.863596
Bank_Level_Parallism_Col = 2.246586
Bank_Level_Parallism_Ready = 1.083655
write_to_read_ratio_blp_rw_average = 0.028897
GrpLevelPara = 1.965081 

BW Util details:
bwutil = 0.382444 
total_CMD = 5450394 
util_bw = 2084472 
Wasted_Col = 2724199 
Wasted_Row = 131354 
Idle = 510369 

BW Util Bottlenecks: 
RCDc_limit = 5151976 
RCDWRc_limit = 3852 
WTRc_limit = 54764 
RTWc_limit = 250239 
CCDLc_limit = 569596 
rwq = 0 
CCDLc_limit_alone = 548984 
WTRc_limit_alone = 51519 
RTWc_limit_alone = 232872 

Commands details: 
total_CMD = 5450394 
n_nop = 4369704 
Read = 517731 
Write = 0 
L2_Alloc = 0 
L2_WB = 3387 
n_act = 374507 
n_pre = 374491 
n_ref = 0 
n_req = 518705 
total_req = 521118 

Dual Bus Interface Util: 
issued_total_row = 748998 
issued_total_col = 521118 
Row_Bus_Util =  0.137421 
CoL_Bus_Util = 0.095611 
Either_Row_CoL_Bus_Util = 0.198277 
Issued_on_Two_Bus_Simul_Util = 0.034755 
issued_two_Eff = 0.175282 
queue_avg = 32.485725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4370750 n_act=376337 n_pre=376321 n_ref_event=0 n_req=519743 n_rd=518791 n_rd_L2_A=0 n_write=0 n_wr_bk=3326 bw_util=0.3832
n_activity=5034959 dram_eff=0.4148
bk0: 32176a 2105123i bk1: 32234a 2097407i bk2: 34937a 1991313i bk3: 34490a 2027905i bk4: 32550a 2113726i bk5: 32270a 2180250i bk6: 30617a 2278112i bk7: 30142a 2291976i bk8: 32765a 2089742i bk9: 32722a 2114356i bk10: 33051a 2073909i bk11: 33463a 2080213i bk12: 32675a 2072659i bk13: 32172a 2136355i bk14: 31819a 2149997i bk15: 30708a 2226168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275936
Row_Buffer_Locality_read = 0.275776
Row_Buffer_Locality_write = 0.363445
Bank_Level_Parallism = 10.847824
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.082935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383177 
total_CMD = 5450394 
util_bw = 2088468 
Wasted_Col = 2737089 
Wasted_Row = 129309 
Idle = 495528 

BW Util Bottlenecks: 
RCDc_limit = 5181573 
RCDWRc_limit = 3566 
WTRc_limit = 55379 
RTWc_limit = 215228 
CCDLc_limit = 569495 
rwq = 0 
CCDLc_limit_alone = 551260 
WTRc_limit_alone = 51891 
RTWc_limit_alone = 200481 

Commands details: 
total_CMD = 5450394 
n_nop = 4370750 
Read = 518791 
Write = 0 
L2_Alloc = 0 
L2_WB = 3326 
n_act = 376337 
n_pre = 376321 
n_ref = 0 
n_req = 519743 
total_req = 522117 

Dual Bus Interface Util: 
issued_total_row = 752658 
issued_total_col = 522117 
Row_Bus_Util =  0.138092 
CoL_Bus_Util = 0.095794 
Either_Row_CoL_Bus_Util = 0.198086 
Issued_on_Two_Bus_Simul_Util = 0.035801 
issued_two_Eff = 0.180736 
queue_avg = 31.288513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4373812 n_act=373494 n_pre=373478 n_ref_event=0 n_req=517073 n_rd=516129 n_rd_L2_A=0 n_write=0 n_wr_bk=3305 bw_util=0.3812
n_activity=5020853 dram_eff=0.4138
bk0: 31726a 2152191i bk1: 32516a 2134807i bk2: 34186a 2049729i bk3: 35010a 2037009i bk4: 33003a 2137866i bk5: 32364a 2137067i bk6: 30195a 2276431i bk7: 30415a 2286524i bk8: 32242a 2186729i bk9: 32761a 2136531i bk10: 31947a 2185708i bk11: 32618a 2145458i bk12: 32830a 2122139i bk13: 32377a 2122450i bk14: 30771a 2247311i bk15: 31168a 2232670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277696
Row_Buffer_Locality_read = 0.277576
Row_Buffer_Locality_write = 0.343220
Bank_Level_Parallism = 10.760962
Bank_Level_Parallism_Col = 2.231906
Bank_Level_Parallism_Ready = 1.084479
write_to_read_ratio_blp_rw_average = 0.026032
GrpLevelPara = 1.956383 

BW Util details:
bwutil = 0.381208 
total_CMD = 5450394 
util_bw = 2077736 
Wasted_Col = 2729316 
Wasted_Row = 135008 
Idle = 508334 

BW Util Bottlenecks: 
RCDc_limit = 5148701 
RCDWRc_limit = 3588 
WTRc_limit = 54215 
RTWc_limit = 224078 
CCDLc_limit = 563950 
rwq = 0 
CCDLc_limit_alone = 545908 
WTRc_limit_alone = 50939 
RTWc_limit_alone = 209312 

Commands details: 
total_CMD = 5450394 
n_nop = 4373812 
Read = 516129 
Write = 0 
L2_Alloc = 0 
L2_WB = 3305 
n_act = 373494 
n_pre = 373478 
n_ref = 0 
n_req = 517073 
total_req = 519434 

Dual Bus Interface Util: 
issued_total_row = 746972 
issued_total_col = 519434 
Row_Bus_Util =  0.137049 
CoL_Bus_Util = 0.095302 
Either_Row_CoL_Bus_Util = 0.197524 
Issued_on_Two_Bus_Simul_Util = 0.034828 
issued_two_Eff = 0.176321 
queue_avg = 31.355373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4373137 n_act=373927 n_pre=373911 n_ref_event=0 n_req=513309 n_rd=512394 n_rd_L2_A=0 n_write=0 n_wr_bk=3252 bw_util=0.3784
n_activity=5026927 dram_eff=0.4103
bk0: 31625a 2203286i bk1: 31620a 2208311i bk2: 32740a 2117967i bk3: 35138a 2048077i bk4: 32534a 2173035i bk5: 33103a 2144033i bk6: 30129a 2304647i bk7: 30274a 2292090i bk8: 31738a 2209378i bk9: 32768a 2161432i bk10: 32437a 2192293i bk11: 32644a 2151297i bk12: 32187a 2170565i bk13: 32474a 2157187i bk14: 30411a 2281246i bk15: 30572a 2244843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271556
Row_Buffer_Locality_read = 0.271412
Row_Buffer_Locality_write = 0.351913
Bank_Level_Parallism = 10.656559
Bank_Level_Parallism_Col = 2.221096
Bank_Level_Parallism_Ready = 1.083570
write_to_read_ratio_blp_rw_average = 0.026018
GrpLevelPara = 1.950473 

BW Util details:
bwutil = 0.378428 
total_CMD = 5450394 
util_bw = 2062584 
Wasted_Col = 2749503 
Wasted_Row = 133794 
Idle = 504513 

BW Util Bottlenecks: 
RCDc_limit = 5193643 
RCDWRc_limit = 3608 
WTRc_limit = 53728 
RTWc_limit = 216968 
CCDLc_limit = 555007 
rwq = 0 
CCDLc_limit_alone = 537129 
WTRc_limit_alone = 50577 
RTWc_limit_alone = 202241 

Commands details: 
total_CMD = 5450394 
n_nop = 4373137 
Read = 512394 
Write = 0 
L2_Alloc = 0 
L2_WB = 3252 
n_act = 373927 
n_pre = 373911 
n_ref = 0 
n_req = 513309 
total_req = 515646 

Dual Bus Interface Util: 
issued_total_row = 747838 
issued_total_col = 515646 
Row_Bus_Util =  0.137208 
CoL_Bus_Util = 0.094607 
Either_Row_CoL_Bus_Util = 0.197648 
Issued_on_Two_Bus_Simul_Util = 0.034168 
issued_two_Eff = 0.172871 
queue_avg = 30.808931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4375451 n_act=372784 n_pre=372768 n_ref_event=0 n_req=513908 n_rd=513003 n_rd_L2_A=0 n_write=0 n_wr_bk=3278 bw_util=0.3789
n_activity=5014815 dram_eff=0.4118
bk0: 32783a 2131364i bk1: 31751a 2185282i bk2: 33708a 2090146i bk3: 33741a 2107379i bk4: 32566a 2139241i bk5: 32245a 2147808i bk6: 31188a 2247058i bk7: 29744a 2307146i bk8: 32864a 2121802i bk9: 31644a 2172064i bk10: 32018a 2199916i bk11: 32256a 2158468i bk12: 32267a 2136383i bk13: 32541a 2151226i bk14: 31080a 2199334i bk15: 30607a 2231083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274629
Row_Buffer_Locality_read = 0.274466
Row_Buffer_Locality_write = 0.366851
Bank_Level_Parallism = 10.751931
Bank_Level_Parallism_Col = 2.223248
Bank_Level_Parallism_Ready = 1.083988
write_to_read_ratio_blp_rw_average = 0.024119
GrpLevelPara = 1.951910 

BW Util details:
bwutil = 0.378894 
total_CMD = 5450394 
util_bw = 2065124 
Wasted_Col = 2733811 
Wasted_Row = 134729 
Idle = 516730 

BW Util Bottlenecks: 
RCDc_limit = 5161019 
RCDWRc_limit = 3445 
WTRc_limit = 50891 
RTWc_limit = 209849 
CCDLc_limit = 553591 
rwq = 0 
CCDLc_limit_alone = 535644 
WTRc_limit_alone = 47519 
RTWc_limit_alone = 195274 

Commands details: 
total_CMD = 5450394 
n_nop = 4375451 
Read = 513003 
Write = 0 
L2_Alloc = 0 
L2_WB = 3278 
n_act = 372784 
n_pre = 372768 
n_ref = 0 
n_req = 513908 
total_req = 516281 

Dual Bus Interface Util: 
issued_total_row = 745552 
issued_total_col = 516281 
Row_Bus_Util =  0.136789 
CoL_Bus_Util = 0.094724 
Either_Row_CoL_Bus_Util = 0.197223 
Issued_on_Two_Bus_Simul_Util = 0.034289 
issued_two_Eff = 0.173860 
queue_avg = 31.494181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4372831 n_act=373669 n_pre=373653 n_ref_event=0 n_req=514752 n_rd=513844 n_rd_L2_A=0 n_write=0 n_wr_bk=3265 bw_util=0.3795
n_activity=5025017 dram_eff=0.4116
bk0: 32648a 2148790i bk1: 32536a 2118708i bk2: 34284a 2045633i bk3: 33741a 2065494i bk4: 32819a 2143908i bk5: 31645a 2222580i bk6: 30814a 2298326i bk7: 30281a 2319354i bk8: 33347a 2122727i bk9: 32816a 2144684i bk10: 32997a 2162244i bk11: 31784a 2216364i bk12: 31309a 2234255i bk13: 31808a 2202759i bk14: 30214a 2279408i bk15: 30801a 2246305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274099
Row_Buffer_Locality_read = 0.273959
Row_Buffer_Locality_write = 0.353524
Bank_Level_Parallism = 10.682772
Bank_Level_Parallism_Col = 2.217222
Bank_Level_Parallism_Ready = 1.082646
write_to_read_ratio_blp_rw_average = 0.023170
GrpLevelPara = 1.946779 

BW Util details:
bwutil = 0.379502 
total_CMD = 5450394 
util_bw = 2068436 
Wasted_Col = 2740573 
Wasted_Row = 133593 
Idle = 507792 

BW Util Bottlenecks: 
RCDc_limit = 5176577 
RCDWRc_limit = 3642 
WTRc_limit = 51275 
RTWc_limit = 198576 
CCDLc_limit = 556754 
rwq = 0 
CCDLc_limit_alone = 539859 
WTRc_limit_alone = 48140 
RTWc_limit_alone = 184816 

Commands details: 
total_CMD = 5450394 
n_nop = 4372831 
Read = 513844 
Write = 0 
L2_Alloc = 0 
L2_WB = 3265 
n_act = 373669 
n_pre = 373653 
n_ref = 0 
n_req = 514752 
total_req = 517109 

Dual Bus Interface Util: 
issued_total_row = 747322 
issued_total_col = 517109 
Row_Bus_Util =  0.137113 
CoL_Bus_Util = 0.094876 
Either_Row_CoL_Bus_Util = 0.197704 
Issued_on_Two_Bus_Simul_Util = 0.034285 
issued_two_Eff = 0.173417 
queue_avg = 30.407528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4075
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4360038 n_act=377880 n_pre=377864 n_ref_event=0 n_req=524230 n_rd=523259 n_rd_L2_A=0 n_write=0 n_wr_bk=3341 bw_util=0.3865
n_activity=5031668 dram_eff=0.4186
bk0: 32524a 2074035i bk1: 33913a 1999486i bk2: 35165a 1952812i bk3: 34601a 1937296i bk4: 32814a 2069976i bk5: 32632a 2076897i bk6: 30727a 2214907i bk7: 30990a 2225308i bk8: 32900a 2038236i bk9: 34013a 2023836i bk10: 33121a 2018946i bk11: 32918a 2055242i bk12: 32901a 2049999i bk13: 32231a 2093786i bk14: 31305a 2123393i bk15: 30504a 2158288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279190
Row_Buffer_Locality_read = 0.279022
Row_Buffer_Locality_write = 0.369722
Bank_Level_Parallism = 11.027544
Bank_Level_Parallism_Col = 2.251911
Bank_Level_Parallism_Ready = 1.084550
write_to_read_ratio_blp_rw_average = 0.028807
GrpLevelPara = 1.973699 

BW Util details:
bwutil = 0.386467 
total_CMD = 5450394 
util_bw = 2106400 
Wasted_Col = 2731162 
Wasted_Row = 119704 
Idle = 493128 

BW Util Bottlenecks: 
RCDc_limit = 5182728 
RCDWRc_limit = 3669 
WTRc_limit = 56242 
RTWc_limit = 247527 
CCDLc_limit = 574638 
rwq = 0 
CCDLc_limit_alone = 554033 
WTRc_limit_alone = 52636 
RTWc_limit_alone = 230528 

Commands details: 
total_CMD = 5450394 
n_nop = 4360038 
Read = 523259 
Write = 0 
L2_Alloc = 0 
L2_WB = 3341 
n_act = 377880 
n_pre = 377864 
n_ref = 0 
n_req = 524230 
total_req = 526600 

Dual Bus Interface Util: 
issued_total_row = 755744 
issued_total_col = 526600 
Row_Bus_Util =  0.138659 
CoL_Bus_Util = 0.096617 
Either_Row_CoL_Bus_Util = 0.200051 
Issued_on_Two_Bus_Simul_Util = 0.035225 
issued_two_Eff = 0.176078 
queue_avg = 33.629898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4362800 n_act=376145 n_pre=376129 n_ref_event=0 n_req=522786 n_rd=521834 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.3854
n_activity=5030677 dram_eff=0.4176
bk0: 32825a 2071465i bk1: 32565a 2077757i bk2: 34215a 1985163i bk3: 35156a 1964216i bk4: 32139a 2099723i bk5: 32720a 2094992i bk6: 31079a 2211224i bk7: 31102a 2212822i bk8: 33833a 2044321i bk9: 33132a 2069899i bk10: 32612a 2098448i bk11: 33023a 2047337i bk12: 32694a 2066990i bk13: 32619a 2070624i bk14: 32263a 2127200i bk15: 29857a 2233333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280518
Row_Buffer_Locality_read = 0.280407
Row_Buffer_Locality_write = 0.341387
Bank_Level_Parallism = 10.968539
Bank_Level_Parallism_Col = 2.244996
Bank_Level_Parallism_Ready = 1.084406
write_to_read_ratio_blp_rw_average = 0.027857
GrpLevelPara = 1.967605 

BW Util details:
bwutil = 0.385418 
total_CMD = 5450394 
util_bw = 2100680 
Wasted_Col = 2725690 
Wasted_Row = 124984 
Idle = 499040 

BW Util Bottlenecks: 
RCDc_limit = 5160803 
RCDWRc_limit = 3719 
WTRc_limit = 56047 
RTWc_limit = 235082 
CCDLc_limit = 569823 
rwq = 0 
CCDLc_limit_alone = 550079 
WTRc_limit_alone = 52563 
RTWc_limit_alone = 218822 

Commands details: 
total_CMD = 5450394 
n_nop = 4362800 
Read = 521834 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 376145 
n_pre = 376129 
n_ref = 0 
n_req = 522786 
total_req = 525170 

Dual Bus Interface Util: 
issued_total_row = 752274 
issued_total_col = 525170 
Row_Bus_Util =  0.138022 
CoL_Bus_Util = 0.096354 
Either_Row_CoL_Bus_Util = 0.199544 
Issued_on_Two_Bus_Simul_Util = 0.034832 
issued_two_Eff = 0.174560 
queue_avg = 33.599289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4355687 n_act=377316 n_pre=377300 n_ref_event=0 n_req=523901 n_rd=522954 n_rd_L2_A=0 n_write=0 n_wr_bk=3337 bw_util=0.3862
n_activity=5035812 dram_eff=0.418
bk0: 33501a 2045279i bk1: 32286a 2084510i bk2: 35081a 1960541i bk3: 34804a 2019340i bk4: 33408a 2039796i bk5: 32012a 2122714i bk6: 30449a 2268500i bk7: 30703a 2239107i bk8: 33808a 2031450i bk9: 33298a 2100805i bk10: 33066a 2077190i bk11: 32482a 2136083i bk12: 33480a 2039043i bk13: 32136a 2139984i bk14: 31111a 2143110i bk15: 31329a 2210252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279814
Row_Buffer_Locality_read = 0.279690
Row_Buffer_Locality_write = 0.348469
Bank_Level_Parallism = 10.914701
Bank_Level_Parallism_Col = 2.250309
Bank_Level_Parallism_Ready = 1.085170
write_to_read_ratio_blp_rw_average = 0.029105
GrpLevelPara = 1.971136 

BW Util details:
bwutil = 0.386241 
total_CMD = 5450394 
util_bw = 2105164 
Wasted_Col = 2732850 
Wasted_Row = 120748 
Idle = 491632 

BW Util Bottlenecks: 
RCDc_limit = 5180497 
RCDWRc_limit = 3690 
WTRc_limit = 57180 
RTWc_limit = 249076 
CCDLc_limit = 568916 
rwq = 0 
CCDLc_limit_alone = 548255 
WTRc_limit_alone = 53654 
RTWc_limit_alone = 231941 

Commands details: 
total_CMD = 5450394 
n_nop = 4355687 
Read = 522954 
Write = 0 
L2_Alloc = 0 
L2_WB = 3337 
n_act = 377316 
n_pre = 377300 
n_ref = 0 
n_req = 523901 
total_req = 526291 

Dual Bus Interface Util: 
issued_total_row = 754616 
issued_total_col = 526291 
Row_Bus_Util =  0.138452 
CoL_Bus_Util = 0.096560 
Either_Row_CoL_Bus_Util = 0.200849 
Issued_on_Two_Bus_Simul_Util = 0.034163 
issued_two_Eff = 0.170091 
queue_avg = 33.040035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.04
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4357617 n_act=377757 n_pre=377741 n_ref_event=0 n_req=527848 n_rd=526898 n_rd_L2_A=0 n_write=0 n_wr_bk=3352 bw_util=0.3891
n_activity=5031823 dram_eff=0.4215
bk0: 33451a 1972044i bk1: 32009a 2051128i bk2: 35845a 1904363i bk3: 34223a 1960700i bk4: 33929a 1972321i bk5: 33150a 2020147i bk6: 31737a 2121330i bk7: 30204a 2213274i bk8: 34388a 1946967i bk9: 32896a 2001750i bk10: 33841a 1992237i bk11: 32374a 2097050i bk12: 34110a 1969082i bk13: 32604a 2022722i bk14: 31133a 2081327i bk15: 31004a 2127391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284364
Row_Buffer_Locality_read = 0.284199
Row_Buffer_Locality_write = 0.375789
Bank_Level_Parallism = 11.173800
Bank_Level_Parallism_Col = 2.274356
Bank_Level_Parallism_Ready = 1.086225
write_to_read_ratio_blp_rw_average = 0.032187
GrpLevelPara = 1.987432 

BW Util details:
bwutil = 0.389146 
total_CMD = 5450394 
util_bw = 2121000 
Wasted_Col = 2710734 
Wasted_Row = 120893 
Idle = 497767 

BW Util Bottlenecks: 
RCDc_limit = 5146842 
RCDWRc_limit = 3460 
WTRc_limit = 54635 
RTWc_limit = 276413 
CCDLc_limit = 583605 
rwq = 0 
CCDLc_limit_alone = 561212 
WTRc_limit_alone = 51117 
RTWc_limit_alone = 257538 

Commands details: 
total_CMD = 5450394 
n_nop = 4357617 
Read = 526898 
Write = 0 
L2_Alloc = 0 
L2_WB = 3352 
n_act = 377757 
n_pre = 377741 
n_ref = 0 
n_req = 527848 
total_req = 530250 

Dual Bus Interface Util: 
issued_total_row = 755498 
issued_total_col = 530250 
Row_Bus_Util =  0.138613 
CoL_Bus_Util = 0.097287 
Either_Row_CoL_Bus_Util = 0.200495 
Issued_on_Two_Bus_Simul_Util = 0.035405 
issued_two_Eff = 0.176588 
queue_avg = 35.262608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2626
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4358610 n_act=376722 n_pre=376706 n_ref_event=0 n_req=528617 n_rd=527663 n_rd_L2_A=0 n_write=0 n_wr_bk=3358 bw_util=0.3897
n_activity=5028634 dram_eff=0.4224
bk0: 32759a 2058117i bk1: 33476a 1983732i bk2: 35389a 1946282i bk3: 35539a 1901192i bk4: 32436a 2079264i bk5: 33794a 2030286i bk6: 30232a 2234793i bk7: 31392a 2168056i bk8: 33540a 2061761i bk9: 34456a 1964365i bk10: 33418a 2076294i bk11: 33994a 2040627i bk12: 31980a 2058334i bk13: 33350a 2012463i bk14: 30249a 2219799i bk15: 31659a 2098292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287363
Row_Buffer_Locality_read = 0.287253
Row_Buffer_Locality_write = 0.348008
Bank_Level_Parallism = 11.084737
Bank_Level_Parallism_Col = 2.252906
Bank_Level_Parallism_Ready = 1.084955
write_to_read_ratio_blp_rw_average = 0.026020
GrpLevelPara = 1.973081 

BW Util details:
bwutil = 0.389712 
total_CMD = 5450394 
util_bw = 2124084 
Wasted_Col = 2698827 
Wasted_Row = 126149 
Idle = 501334 

BW Util Bottlenecks: 
RCDc_limit = 5117929 
RCDWRc_limit = 3711 
WTRc_limit = 53714 
RTWc_limit = 222763 
CCDLc_limit = 583541 
rwq = 0 
CCDLc_limit_alone = 565496 
WTRc_limit_alone = 50560 
RTWc_limit_alone = 207872 

Commands details: 
total_CMD = 5450394 
n_nop = 4358610 
Read = 527663 
Write = 0 
L2_Alloc = 0 
L2_WB = 3358 
n_act = 376722 
n_pre = 376706 
n_ref = 0 
n_req = 528617 
total_req = 531021 

Dual Bus Interface Util: 
issued_total_row = 753428 
issued_total_col = 531021 
Row_Bus_Util =  0.138234 
CoL_Bus_Util = 0.097428 
Either_Row_CoL_Bus_Util = 0.200313 
Issued_on_Two_Bus_Simul_Util = 0.035349 
issued_two_Eff = 0.176468 
queue_avg = 34.893505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.8935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5450394 n_nop=4367932 n_act=374909 n_pre=374893 n_ref_event=0 n_req=519679 n_rd=518744 n_rd_L2_A=0 n_write=0 n_wr_bk=3273 bw_util=0.3831
n_activity=5029463 dram_eff=0.4152
bk0: 31637a 2114547i bk1: 32986a 2065924i bk2: 34666a 2035664i bk3: 34971a 1989801i bk4: 31872a 2161512i bk5: 33439a 2067724i bk6: 30041a 2258359i bk7: 30728a 2229365i bk8: 32188a 2125455i bk9: 33924a 2044676i bk10: 32385a 2150620i bk11: 33177a 2108870i bk12: 31521a 2176714i bk13: 32810a 2091293i bk14: 30646a 2225291i bk15: 31753a 2146653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278595
Row_Buffer_Locality_read = 0.278442
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 10.866263
Bank_Level_Parallism_Col = 2.243534
Bank_Level_Parallism_Ready = 1.084941
write_to_read_ratio_blp_rw_average = 0.029015
GrpLevelPara = 1.965530 

BW Util details:
bwutil = 0.383104 
total_CMD = 5450394 
util_bw = 2088068 
Wasted_Col = 2731201 
Wasted_Row = 130437 
Idle = 500688 

BW Util Bottlenecks: 
RCDc_limit = 5160405 
RCDWRc_limit = 3542 
WTRc_limit = 51780 
RTWc_limit = 246402 
CCDLc_limit = 567239 
rwq = 0 
CCDLc_limit_alone = 547154 
WTRc_limit_alone = 48519 
RTWc_limit_alone = 229578 

Commands details: 
total_CMD = 5450394 
n_nop = 4367932 
Read = 518744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3273 
n_act = 374909 
n_pre = 374893 
n_ref = 0 
n_req = 519679 
total_req = 522017 

Dual Bus Interface Util: 
issued_total_row = 749802 
issued_total_col = 522017 
Row_Bus_Util =  0.137568 
CoL_Bus_Util = 0.095776 
Either_Row_CoL_Bus_Util = 0.198603 
Issued_on_Two_Bus_Simul_Util = 0.034742 
issued_two_Eff = 0.174932 
queue_avg = 32.813274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 745100, Miss = 256606, Miss_rate = 0.344, Pending_hits = 541, Reservation_fails = 21
L2_cache_bank[1]: Access = 738767, Miss = 261236, Miss_rate = 0.354, Pending_hits = 442, Reservation_fails = 8473
L2_cache_bank[2]: Access = 741220, Miss = 260627, Miss_rate = 0.352, Pending_hits = 442, Reservation_fails = 868
L2_cache_bank[3]: Access = 742963, Miss = 258249, Miss_rate = 0.348, Pending_hits = 551, Reservation_fails = 6535
L2_cache_bank[4]: Access = 740917, Miss = 256948, Miss_rate = 0.347, Pending_hits = 459, Reservation_fails = 1357
L2_cache_bank[5]: Access = 742846, Miss = 259268, Miss_rate = 0.349, Pending_hits = 411, Reservation_fails = 438
L2_cache_bank[6]: Access = 738594, Miss = 253855, Miss_rate = 0.344, Pending_hits = 438, Reservation_fails = 1560
L2_cache_bank[7]: Access = 740825, Miss = 258627, Miss_rate = 0.349, Pending_hits = 395, Reservation_fails = 684
L2_cache_bank[8]: Access = 743996, Miss = 258508, Miss_rate = 0.347, Pending_hits = 527, Reservation_fails = 21164
L2_cache_bank[9]: Access = 738682, Miss = 254561, Miss_rate = 0.345, Pending_hits = 442, Reservation_fails = 5074
L2_cache_bank[10]: Access = 741902, Miss = 258447, Miss_rate = 0.348, Pending_hits = 425, Reservation_fails = 11900
L2_cache_bank[11]: Access = 739765, Miss = 255446, Miss_rate = 0.345, Pending_hits = 362, Reservation_fails = 287
L2_cache_bank[12]: Access = 742615, Miss = 261494, Miss_rate = 0.352, Pending_hits = 540, Reservation_fails = 2890
L2_cache_bank[13]: Access = 746119, Miss = 261848, Miss_rate = 0.351, Pending_hits = 451, Reservation_fails = 687
L2_cache_bank[14]: Access = 743492, Miss = 261694, Miss_rate = 0.352, Pending_hits = 452, Reservation_fails = 9302
L2_cache_bank[15]: Access = 741713, Miss = 260225, Miss_rate = 0.351, Pending_hits = 586, Reservation_fails = 3763
L2_cache_bank[16]: Access = 746478, Miss = 263952, Miss_rate = 0.354, Pending_hits = 577, Reservation_fails = 60149
L2_cache_bank[17]: Access = 740711, Miss = 259094, Miss_rate = 0.350, Pending_hits = 467, Reservation_fails = 17522
L2_cache_bank[18]: Access = 745902, Miss = 268495, Miss_rate = 0.360, Pending_hits = 542, Reservation_fails = 34625
L2_cache_bank[19]: Access = 748955, Miss = 258504, Miss_rate = 0.345, Pending_hits = 403, Reservation_fails = 24024
L2_cache_bank[20]: Access = 746254, Miss = 260081, Miss_rate = 0.349, Pending_hits = 308, Reservation_fails = 771
L2_cache_bank[21]: Access = 748914, Miss = 267698, Miss_rate = 0.357, Pending_hits = 363, Reservation_fails = 13715
L2_cache_bank[22]: Access = 739798, Miss = 255001, Miss_rate = 0.345, Pending_hits = 342, Reservation_fails = 415
L2_cache_bank[23]: Access = 737508, Miss = 263823, Miss_rate = 0.358, Pending_hits = 469, Reservation_fails = 6337
L2_total_cache_accesses = 17824036
L2_total_cache_misses = 6234287
L2_total_cache_miss_rate = 0.3498
L2_total_cache_pending_hits = 10935
L2_total_cache_reservation_fails = 232561
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11502832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4531383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1701862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10909
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17746985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77051
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 229
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 220898
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11434
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=17824036
icnt_total_pkts_simt_to_mem=17824036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17824036
Req_Network_cycles = 2125356
Req_Network_injected_packets_per_cycle =       8.3864 
Req_Network_conflicts_per_cycle =       9.3454
Req_Network_conflicts_per_cycle_util =      10.0598
Req_Bank_Level_Parallism =       9.0274
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.3635
Req_Network_out_buffer_full_per_cycle =       0.2270
Req_Network_out_buffer_avg_util =      21.8084

Reply_Network_injected_packets_num = 17824036
Reply_Network_cycles = 2125356
Reply_Network_injected_packets_per_cycle =        8.3864
Reply_Network_conflicts_per_cycle =        5.4892
Reply_Network_conflicts_per_cycle_util =       5.9179
Reply_Bank_Level_Parallism =       9.0412
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0362
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2795
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 36 min, 22 sec (16582 sec)
gpgpu_simulation_rate = 13098 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
gpgpu_silicon_slowdown = 10664062x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e83c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e830..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 7450
gpu_sim_insn = 1504253
gpu_ipc =     201.9131
gpu_tot_sim_cycle = 2132806
gpu_tot_sim_insn = 218707529
gpu_tot_ipc =     102.5445
gpu_tot_issued_cta = 2744
gpu_occupancy = 85.4045% 
gpu_tot_occupancy = 83.4252% 
max_total_param_size = 0
gpu_stall_dramfull = 4620044
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5385
partiton_level_parallism_total  =       8.3625
partiton_level_parallism_util =       8.0889
partiton_level_parallism_util_total  =      10.2623
L2_BW  =      67.2027 GB/Sec
L2_BW_total  =     365.2721 GB/Sec
gpu_total_sim_rate=13165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 833714, Miss = 546454, Miss_rate = 0.655, Pending_hits = 9758, Reservation_fails = 1734536
	L1D_cache_core[1]: Access = 849330, Miss = 583093, Miss_rate = 0.687, Pending_hits = 10649, Reservation_fails = 1814500
	L1D_cache_core[2]: Access = 850244, Miss = 583655, Miss_rate = 0.686, Pending_hits = 9635, Reservation_fails = 1726990
	L1D_cache_core[3]: Access = 915203, Miss = 648755, Miss_rate = 0.709, Pending_hits = 10812, Reservation_fails = 1890238
	L1D_cache_core[4]: Access = 824995, Miss = 578293, Miss_rate = 0.701, Pending_hits = 10433, Reservation_fails = 1760716
	L1D_cache_core[5]: Access = 858613, Miss = 616294, Miss_rate = 0.718, Pending_hits = 10756, Reservation_fails = 1813966
	L1D_cache_core[6]: Access = 816326, Miss = 614011, Miss_rate = 0.752, Pending_hits = 9842, Reservation_fails = 1824517
	L1D_cache_core[7]: Access = 761714, Miss = 526461, Miss_rate = 0.691, Pending_hits = 8694, Reservation_fails = 1647954
	L1D_cache_core[8]: Access = 839336, Miss = 575381, Miss_rate = 0.686, Pending_hits = 10053, Reservation_fails = 1760541
	L1D_cache_core[9]: Access = 828426, Miss = 549356, Miss_rate = 0.663, Pending_hits = 10408, Reservation_fails = 1908810
	L1D_cache_core[10]: Access = 885189, Miss = 624443, Miss_rate = 0.705, Pending_hits = 11209, Reservation_fails = 1812420
	L1D_cache_core[11]: Access = 849817, Miss = 600648, Miss_rate = 0.707, Pending_hits = 9708, Reservation_fails = 1776045
	L1D_cache_core[12]: Access = 892164, Miss = 624243, Miss_rate = 0.700, Pending_hits = 10133, Reservation_fails = 1870488
	L1D_cache_core[13]: Access = 870534, Miss = 589538, Miss_rate = 0.677, Pending_hits = 10134, Reservation_fails = 1677630
	L1D_cache_core[14]: Access = 850809, Miss = 583416, Miss_rate = 0.686, Pending_hits = 10108, Reservation_fails = 1770765
	L1D_cache_core[15]: Access = 864258, Miss = 627980, Miss_rate = 0.727, Pending_hits = 10748, Reservation_fails = 1947629
	L1D_cache_core[16]: Access = 804037, Miss = 556730, Miss_rate = 0.692, Pending_hits = 8825, Reservation_fails = 1774315
	L1D_cache_core[17]: Access = 825503, Miss = 603660, Miss_rate = 0.731, Pending_hits = 10571, Reservation_fails = 1790490
	L1D_cache_core[18]: Access = 819652, Miss = 588732, Miss_rate = 0.718, Pending_hits = 10429, Reservation_fails = 1790812
	L1D_cache_core[19]: Access = 884110, Miss = 634374, Miss_rate = 0.718, Pending_hits = 10513, Reservation_fails = 1762426
	L1D_cache_core[20]: Access = 802888, Miss = 540831, Miss_rate = 0.674, Pending_hits = 9216, Reservation_fails = 1613035
	L1D_cache_core[21]: Access = 838168, Miss = 580104, Miss_rate = 0.692, Pending_hits = 10211, Reservation_fails = 1780680
	L1D_cache_core[22]: Access = 884422, Miss = 590527, Miss_rate = 0.668, Pending_hits = 10334, Reservation_fails = 1716515
	L1D_cache_core[23]: Access = 849464, Miss = 575218, Miss_rate = 0.677, Pending_hits = 10286, Reservation_fails = 1732183
	L1D_cache_core[24]: Access = 886634, Miss = 630301, Miss_rate = 0.711, Pending_hits = 10139, Reservation_fails = 1833282
	L1D_cache_core[25]: Access = 813739, Miss = 539860, Miss_rate = 0.663, Pending_hits = 8828, Reservation_fails = 1523408
	L1D_cache_core[26]: Access = 805808, Miss = 539367, Miss_rate = 0.669, Pending_hits = 9268, Reservation_fails = 1610475
	L1D_cache_core[27]: Access = 907892, Miss = 636424, Miss_rate = 0.701, Pending_hits = 10564, Reservation_fails = 1869492
	L1D_cache_core[28]: Access = 920421, Miss = 690160, Miss_rate = 0.750, Pending_hits = 11392, Reservation_fails = 1798996
	L1D_cache_core[29]: Access = 824268, Miss = 580228, Miss_rate = 0.704, Pending_hits = 9484, Reservation_fails = 1720539
	L1D_total_cache_accesses = 25457678
	L1D_total_cache_misses = 17758537
	L1D_total_cache_miss_rate = 0.6976
	L1D_total_cache_pending_hits = 303140
	L1D_total_cache_reservation_fails = 53054393
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.302
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7319040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 303140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16544078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53049423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1213935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 303140
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25380193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7915897
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45133526
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4970
ctas_completed 2744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7754, 9320, 7940, 8578, 9662, 9259, 10370, 10102, 9239, 8845, 9422, 10266, 9738, 10400, 10559, 9947, 9414, 9861, 9337, 9408, 10749, 9447, 8920, 10446, 10515, 9672, 10727, 11361, 11039, 10817, 11068, 11141, 
gpgpu_n_tot_thrd_icount = 306947552
gpgpu_n_tot_w_icount = 9592111
gpgpu_n_stall_shd_mem = 19767954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17758013
gpgpu_n_mem_write_global = 77485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50418788
gpgpu_n_store_insn = 596202
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2458624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18961960
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3019003	W0_Idle:2241610	W0_Scoreboard:220151744	W1:3229	W2:174271	W3:3915	W4:183168	W5:5504	W6:983162	W7:2044	W8:221994	W9:2943	W10:165788	W11:4224	W12:484486	W13:1810	W14:297312	W15:1758	W16:152348	W17:2548	W18:262589	W19:2826	W20:363033	W21:1549	W22:132937	W23:2071	W24:170238	W25:3272	W26:527385	W27:33354	W28:103548	W29:29487	W30:119704	W31:50096	W32:5099518
single_issue_nums: WS0:2400181	WS1:2397167	WS2:2379560	WS3:2415203	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142064104 {8:17758013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3099400 {40:77485,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 710320520 {40:17758013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 619880 {8:77485,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 669 
avg_icnt2mem_latency = 245 
avg_mrq_latency = 133 
avg_icnt2sh_latency = 19 
mrq_lat_table:1490179 	51028 	105750 	221464 	410133 	612704 	916778 	1299114 	1014277 	109480 	13138 	8905 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2188184 	9822012 	2481191 	2417850 	815528 	110721 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6789128 	4332487 	2924300 	1213348 	1740284 	631237 	203176 	1538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7403540 	2504806 	2361508 	2229139 	1860731 	1149838 	318880 	7056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1123 	151 	793 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        36        33        12        10        12        12 
dram[1]:        64        64        64        64        64        64        64        64        64        64        26        35        21        12        12        13 
dram[2]:        64        64        64        64        64        63        64        64        63        64        39        32        10        13        11        13 
dram[3]:        64        64        64        63        64        64        64        64        64        64        20        35        16        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        24        31        21        18        12        11 
dram[5]:        64        64        64        64        62        64        64        64        64        64        36        35        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        26        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        35        26        18        14        16        15 
dram[8]:        64        64        64        64        64        62        63        63        64        64        31        45        12        12        13        17 
dram[9]:        64        64        64        64        64        64        62        62        64        64        34        31        12        12        16        14 
dram[10]:        64        64        64        64        64        64        64        64        64        64        36        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        38        41        12         9        16        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6841 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735     10306 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931     10258      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772      9454 
dram[8]:      6532      6621      6821      6643      6781     14197      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190     10088 
average row accesses per activate:
dram[0]:  1.360278  1.435761  1.428135  1.466134  1.396323  1.393335  1.349730  1.339732  1.388121  1.404923  1.393436  1.410421  1.366011  1.360555  1.333565  1.358790 
dram[1]:  1.379135  1.390036  1.449791  1.446426  1.381734  1.405039  1.332206  1.336482  1.380732  1.407380  1.379537  1.416055  1.357208  1.361740  1.357725  1.340005 
dram[2]:  1.385010  1.397671  1.454649  1.469717  1.411597  1.382034  1.337214  1.342371  1.390314  1.399966  1.379882  1.378545  1.382118  1.357301  1.348294  1.358422 
dram[3]:  1.375541  1.381889  1.394536  1.468435  1.404576  1.391583  1.337518  1.329005  1.374229  1.396246  1.377282  1.370510  1.365822  1.360403  1.337670  1.322712 
dram[4]:  1.411348  1.384786  1.421860  1.442339  1.400188  1.396695  1.366480  1.331076  1.396696  1.361851  1.378736  1.373334  1.371439  1.383434  1.335609  1.328072 
dram[5]:  1.400949  1.405274  1.436467  1.407330  1.396879  1.369826  1.352597  1.346604  1.411306  1.397242  1.395228  1.368545  1.340523  1.371893  1.326722  1.338094 
dram[6]:  1.391054  1.429549  1.480351  1.438559  1.400519  1.383115  1.349724  1.355593  1.386858  1.425838  1.391895  1.378387  1.382288  1.361691  1.343639  1.320361 
dram[7]:  1.415664  1.397521  1.436308  1.461784  1.367883  1.393386  1.363398  1.357814  1.429125  1.412439  1.379866  1.381246  1.379159  1.371372  1.392369  1.323106 
dram[8]:  1.420119  1.374926  1.460578  1.468025  1.409370  1.379377  1.336772  1.346907  1.406768  1.416850  1.383983  1.381007  1.385460  1.368276  1.338017  1.362712 
dram[9]:  1.393251  1.373797  1.489032  1.443651  1.437366  1.413008  1.380181  1.345639  1.432474  1.409073  1.410674  1.389405  1.410980  1.378401  1.326677  1.344672 
dram[10]:  1.403706  1.409827  1.469790  1.461778  1.411311  1.425696  1.346341  1.360685  1.429913  1.446620  1.425879  1.430977  1.373951  1.387657  1.335715  1.350277 
dram[11]:  1.372629  1.408395  1.462751  1.460607  1.379403  1.412889  1.337278  1.340269  1.378932  1.427990  1.383010  1.410408  1.351879  1.364210  1.346102  1.363987 
average row locality = 6253159/4505518 = 1.387889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31674     33627     34034     34779     32435     32630     30468     30429     32677     32756     32833     33469     32147     32286     30637     31570 
dram[1]:     32240     32296     35001     34554     32613     32334     30675     30206     32813     32781     33080     33502     32681     32177     31830     30718 
dram[2]:     31790     32580     34249     35074     33067     32428     30252     30477     32297     32814     31978     32652     32845     32380     30781     31179 
dram[3]:     31689     31681     32803     35199     32598     33165     30186     30332     31793     32823     32459     32674     32205     32492     30423     30584 
dram[4]:     32844     31813     33772     33805     32630     32309     31251     29807     32915     31696     32045     32289     32287     32555     31092     30619 
dram[5]:     32709     32600     34347     33805     32877     31704     30878     30343     33397     32867     33035     31821     31332     31829     30226     30813 
dram[6]:     32585     33976     35229     34664     32875     32696     30783     31046     32946     34067     33146     32943     32920     32245     31319     30520 
dram[7]:     32889     32628     34277     35220     32198     32783     31134     31157     33888     33183     32655     33051     32719     32637     32279     29872 
dram[8]:     33565     32348     35145     34867     33472     32072     30511     30760     33861     33351     33101     32524     33491     32144     31124     31343 
dram[9]:     33512     32071     35909     34286     33989     33211     31794     30261     34440     32952     33875     32406     34120     32608     31149     31018 
dram[10]:     32820     33537     35451     35602     32497     33856     30292     31454     33589     34513     33448     34019     31990     33358     30265     31675 
dram[11]:     31699     33049     34729     35034     31935     33502     30099     30787     32239     33981     32417     33214     31529     32818     30662     31769 
total dram reads = 6241852
bank skew: 35909/29807 = 1.20
chip skew: 528366/513106 = 1.03
number of total write accesses:
dram[0]:       229       237       234       234       246       237       236       232       235       228       252       260       219       227        41        40 
dram[1]:       232       247       233       247       232       235       233       231       222       207       238       246       221       225        39        38 
dram[2]:       239       234       244       232       238       229       247       239       214       214       239       246       204       214        36        36 
dram[3]:       235       219       232       228       232       240       236       229       217       219       234       229       232       198        36        36 
dram[4]:       227       227       233       233       231       233       237       230       210       217       243       249       226       216        34        32 
dram[5]:       236       239       225       220       237       232       222       232       215       216       245       242       203       226        37        38 
dram[6]:       241       228       230       236       234       243       234       239       215       209       246       255       206       222        49        54 
dram[7]:       223       227       238       239       245       260       234       233       212       223       238       244       211       205        54        50 
dram[8]:       232       216       236       246       252       248       243       231       213       225       236       241       218       204        49        47 
dram[9]:       217       213       243       245       249       246       249       236       226       221       245       248       208       213        46        47 
dram[10]:       216       220       225       234       245       246       249       237       223       238       243       247       232       191        57        55 
dram[11]:       221       237       232       223       225       229       238       231       228       234       244       251       189       173        62        56 
total dram writes = 39810
bank skew: 260/32 = 8.12
chip skew: 3387/3252 = 1.04
average mf latency per bank:
dram[0]:       1716      1757      1709      1772      1667      1726      1626      1714      1615      1692      1598      1648      1635      1669      1652      1694
dram[1]:       2082      1983      2048      1921      1951      1868      1880      1803      1911      1784      1853      1752      1890      1798      1981      1853
dram[2]:       1781      1684      1786      1688      1674      1622      1714      1612      1676      1606      1655      1572      1640      1604      1707      1622
dram[3]:       2130      1891      2127      1866      2020      1753      1985      1770      1964      1764      1891      1692      1946      1720      2021      1800
dram[4]:       1940      1746      1947      1742      1868      1682      1846      1677      1816      1660      1782      1596      1807      1646      1839      1667
dram[5]:       1726      1638      1708      1624      1649      1590      1662      1576      1641      1546      1581      1517      1613      1547      1662      1554
dram[6]:       2879      2041      2804      2031      2628      1908      2629      1900      2584      1899      2452      1822      2571      1887      2765      1986
dram[7]:       2362      2482      2359      2401      2144      2229      2115      2258      2109      2231      2042      2103      2121      2220      2229      2356
dram[8]:       2321      1924      2336      1936      2189      1854      2156      1821      2138      1824      2082      1744      2177      1826      2275      1874
dram[9]:       2311      2065      2264      2116      2234      2036      2193      2027      2167      2019      2092      1919      2157      2008      2194      2092
dram[10]:       1681      1822      1655      1802      1655      1802      1630      1793      1584      1786      1553      1714      1695      1762      1620      1778
dram[11]:       1909      2003      1887      1994      1894      1884      1877      1859      1821      1886      1763      1836      1836      1858      1879      1957
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      5944      4083      4500      4368      4013      4358
dram[1]:       5344      5278      6393      6369      4721      5841      4585      4428      4933      4381      4751      5924      5088      4605      4731      4461
dram[2]:       5946      4966      5012      4873      3954      4607      4858      4563      4231      4078      3983      3793      4082      4511      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4796      4239      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5591      4620      5526      5533      4293      4375      4390      4157      7550      5713      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4436      5514      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5843      8458      5013      6206      6662      6839      4458      6668      4465      7583      4167      6468      4199
dram[7]:       7186      6535      7309      6164      5840      6759      5147      6062      5058      6025      4883      6218      4939      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4234
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4344      5293      4068      5716      4197
dram[11]:       5367      5982      4674      6318      4710      5048      5694      5444      3845      5052      3881      4831      4477      5114      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4388055 n_act=374523 n_pre=374507 n_ref_event=0 n_req=519425 n_rd=518451 n_rd_L2_A=0 n_write=0 n_wr_bk=3387 bw_util=0.3816
n_activity=5024293 dram_eff=0.4155
bk0: 31674a 2144586i bk1: 33627a 2107379i bk2: 34034a 2055587i bk3: 34779a 2051749i bk4: 32435a 2131779i bk5: 32630a 2143326i bk6: 30468a 2305104i bk7: 30429a 2279888i bk8: 32677a 2138044i bk9: 32756a 2130370i bk10: 32833a 2116962i bk11: 33469a 2110838i bk12: 32147a 2134562i bk13: 32286a 2148782i bk14: 30637a 2222310i bk15: 31570a 2184346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278987
Row_Buffer_Locality_read = 0.278854
Row_Buffer_Locality_write = 0.350103
Bank_Level_Parallism = 10.858844
Bank_Level_Parallism_Col = 2.247192
Bank_Level_Parallism_Ready = 1.085138
write_to_read_ratio_blp_rw_average = 0.028878
GrpLevelPara = 1.965565 

BW Util details:
bwutil = 0.381635 
total_CMD = 5469497 
util_bw = 2087352 
Wasted_Col = 2724427 
Wasted_Row = 131406 
Idle = 526312 

BW Util Bottlenecks: 
RCDc_limit = 5152082 
RCDWRc_limit = 3852 
WTRc_limit = 54764 
RTWc_limit = 250239 
CCDLc_limit = 569751 
rwq = 0 
CCDLc_limit_alone = 549139 
WTRc_limit_alone = 51519 
RTWc_limit_alone = 232872 

Commands details: 
total_CMD = 5469497 
n_nop = 4388055 
Read = 518451 
Write = 0 
L2_Alloc = 0 
L2_WB = 3387 
n_act = 374523 
n_pre = 374507 
n_ref = 0 
n_req = 519425 
total_req = 521838 

Dual Bus Interface Util: 
issued_total_row = 749030 
issued_total_col = 521838 
Row_Bus_Util =  0.136947 
CoL_Bus_Util = 0.095409 
Either_Row_CoL_Bus_Util = 0.197722 
Issued_on_Two_Bus_Simul_Util = 0.034633 
issued_two_Eff = 0.175161 
queue_avg = 32.392303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4389111 n_act=376353 n_pre=376337 n_ref_event=0 n_req=520453 n_rd=519501 n_rd_L2_A=0 n_write=0 n_wr_bk=3326 bw_util=0.3824
n_activity=5038462 dram_eff=0.4151
bk0: 32240a 2123659i bk1: 32296a 2115930i bk2: 35001a 2009398i bk3: 34554a 2045820i bk4: 32613a 2131539i bk5: 32334a 2197970i bk6: 30675a 2296710i bk7: 30206a 2310531i bk8: 32813a 2108370i bk9: 32781a 2132840i bk10: 33080a 2092793i bk11: 33502a 2099076i bk12: 32681a 2091691i bk13: 32177a 2155392i bk14: 31830a 2168999i bk15: 30718a 2245153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276893
Row_Buffer_Locality_read = 0.276735
Row_Buffer_Locality_write = 0.363445
Bank_Level_Parallism = 10.842916
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.084343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.382358 
total_CMD = 5469497 
util_bw = 2091308 
Wasted_Col = 2737373 
Wasted_Row = 129403 
Idle = 511413 

BW Util Bottlenecks: 
RCDc_limit = 5181728 
RCDWRc_limit = 3566 
WTRc_limit = 55379 
RTWc_limit = 215228 
CCDLc_limit = 569638 
rwq = 0 
CCDLc_limit_alone = 551403 
WTRc_limit_alone = 51891 
RTWc_limit_alone = 200481 

Commands details: 
total_CMD = 5469497 
n_nop = 4389111 
Read = 519501 
Write = 0 
L2_Alloc = 0 
L2_WB = 3326 
n_act = 376353 
n_pre = 376337 
n_ref = 0 
n_req = 520453 
total_req = 522827 

Dual Bus Interface Util: 
issued_total_row = 752690 
issued_total_col = 522827 
Row_Bus_Util =  0.137616 
CoL_Bus_Util = 0.095590 
Either_Row_CoL_Bus_Util = 0.197529 
Issued_on_Two_Bus_Simul_Util = 0.035676 
issued_two_Eff = 0.180612 
queue_avg = 31.197739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4392172 n_act=373510 n_pre=373494 n_ref_event=0 n_req=517787 n_rd=516843 n_rd_L2_A=0 n_write=0 n_wr_bk=3305 bw_util=0.3804
n_activity=5024278 dram_eff=0.4141
bk0: 31790a 2170669i bk1: 32580a 2153172i bk2: 34249a 2067788i bk3: 35074a 2054961i bk4: 33067a 2155622i bk5: 32428a 2154773i bk6: 30252a 2295021i bk7: 30477a 2305024i bk8: 32297a 2205246i bk9: 32814a 2155021i bk10: 31978a 2204593i bk11: 32652a 2164358i bk12: 32845a 2141113i bk13: 32380a 2141492i bk14: 30781a 2266313i bk15: 31179a 2251651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278661
Row_Buffer_Locality_read = 0.278543
Row_Buffer_Locality_write = 0.343220
Bank_Level_Parallism = 10.756410
Bank_Level_Parallism_Col = 2.232557
Bank_Level_Parallism_Ready = 1.086006
write_to_read_ratio_blp_rw_average = 0.026016
GrpLevelPara = 1.956945 

BW Util details:
bwutil = 0.380399 
total_CMD = 5469497 
util_bw = 2080592 
Wasted_Col = 2729518 
Wasted_Row = 135071 
Idle = 524316 

BW Util Bottlenecks: 
RCDc_limit = 5148811 
RCDWRc_limit = 3588 
WTRc_limit = 54215 
RTWc_limit = 224078 
CCDLc_limit = 564087 
rwq = 0 
CCDLc_limit_alone = 546045 
WTRc_limit_alone = 50939 
RTWc_limit_alone = 209312 

Commands details: 
total_CMD = 5469497 
n_nop = 4392172 
Read = 516843 
Write = 0 
L2_Alloc = 0 
L2_WB = 3305 
n_act = 373510 
n_pre = 373494 
n_ref = 0 
n_req = 517787 
total_req = 520148 

Dual Bus Interface Util: 
issued_total_row = 747004 
issued_total_col = 520148 
Row_Bus_Util =  0.136576 
CoL_Bus_Util = 0.095100 
Either_Row_CoL_Bus_Util = 0.196970 
Issued_on_Two_Bus_Simul_Util = 0.034706 
issued_two_Eff = 0.176202 
queue_avg = 31.266500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4391497 n_act=373943 n_pre=373927 n_ref_event=0 n_req=514021 n_rd=513106 n_rd_L2_A=0 n_write=0 n_wr_bk=3252 bw_util=0.3776
n_activity=5030445 dram_eff=0.4106
bk0: 31689a 2221682i bk1: 31681a 2226725i bk2: 32803a 2135999i bk3: 35199a 2066029i bk4: 32598a 2190803i bk5: 33165a 2161784i bk6: 30186a 2323283i bk7: 30332a 2310693i bk8: 31793a 2227883i bk9: 32823a 2179958i bk10: 32459a 2211258i bk11: 32674a 2170211i bk12: 32205a 2189545i bk13: 32492a 2176192i bk14: 30423a 2300194i bk15: 30584a 2263829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272534
Row_Buffer_Locality_read = 0.272392
Row_Buffer_Locality_write = 0.351913
Bank_Level_Parallism = 10.651903
Bank_Level_Parallism_Col = 2.221675
Bank_Level_Parallism_Ready = 1.085021
write_to_read_ratio_blp_rw_average = 0.026001
GrpLevelPara = 1.950972 

BW Util details:
bwutil = 0.377627 
total_CMD = 5469497 
util_bw = 2065432 
Wasted_Col = 2749775 
Wasted_Row = 133864 
Idle = 520426 

BW Util Bottlenecks: 
RCDc_limit = 5193763 
RCDWRc_limit = 3608 
WTRc_limit = 53728 
RTWc_limit = 216968 
CCDLc_limit = 555186 
rwq = 0 
CCDLc_limit_alone = 537308 
WTRc_limit_alone = 50577 
RTWc_limit_alone = 202241 

Commands details: 
total_CMD = 5469497 
n_nop = 4391497 
Read = 513106 
Write = 0 
L2_Alloc = 0 
L2_WB = 3252 
n_act = 373943 
n_pre = 373927 
n_ref = 0 
n_req = 514021 
total_req = 516358 

Dual Bus Interface Util: 
issued_total_row = 747870 
issued_total_col = 516358 
Row_Bus_Util =  0.136735 
CoL_Bus_Util = 0.094407 
Either_Row_CoL_Bus_Util = 0.197093 
Issued_on_Two_Bus_Simul_Util = 0.034048 
issued_two_Eff = 0.172753 
queue_avg = 30.720932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4393797 n_act=372800 n_pre=372784 n_ref_event=0 n_req=514634 n_rd=513729 n_rd_L2_A=0 n_write=0 n_wr_bk=3278 bw_util=0.3781
n_activity=5018265 dram_eff=0.4121
bk0: 32844a 2149915i bk1: 31813a 2203698i bk2: 33772a 2108204i bk3: 33805a 2125298i bk4: 32630a 2156981i bk5: 32309a 2165520i bk6: 31251a 2265640i bk7: 29807a 2325697i bk8: 32915a 2140317i bk9: 31696a 2190569i bk10: 32045a 2218830i bk11: 32289a 2177378i bk12: 32287a 2155329i bk13: 32555a 2170206i bk14: 31092a 2218312i bk15: 30619a 2250060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275621
Row_Buffer_Locality_read = 0.275460
Row_Buffer_Locality_write = 0.366851
Bank_Level_Parallism = 10.747219
Bank_Level_Parallism_Col = 2.223862
Bank_Level_Parallism_Ready = 1.085474
write_to_read_ratio_blp_rw_average = 0.024103
GrpLevelPara = 1.952438 

BW Util details:
bwutil = 0.378102 
total_CMD = 5469497 
util_bw = 2068028 
Wasted_Col = 2734025 
Wasted_Row = 134801 
Idle = 532643 

BW Util Bottlenecks: 
RCDc_limit = 5161133 
RCDWRc_limit = 3445 
WTRc_limit = 50891 
RTWc_limit = 209849 
CCDLc_limit = 553733 
rwq = 0 
CCDLc_limit_alone = 535786 
WTRc_limit_alone = 47519 
RTWc_limit_alone = 195274 

Commands details: 
total_CMD = 5469497 
n_nop = 4393797 
Read = 513729 
Write = 0 
L2_Alloc = 0 
L2_WB = 3278 
n_act = 372800 
n_pre = 372784 
n_ref = 0 
n_req = 514634 
total_req = 517007 

Dual Bus Interface Util: 
issued_total_row = 745584 
issued_total_col = 517007 
Row_Bus_Util =  0.136317 
CoL_Bus_Util = 0.094526 
Either_Row_CoL_Bus_Util = 0.196673 
Issued_on_Two_Bus_Simul_Util = 0.034170 
issued_two_Eff = 0.173739 
queue_avg = 31.403276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4391163 n_act=373685 n_pre=373669 n_ref_event=0 n_req=515491 n_rd=514583 n_rd_L2_A=0 n_write=0 n_wr_bk=3265 bw_util=0.3787
n_activity=5028510 dram_eff=0.4119
bk0: 32709a 2167356i bk1: 32600a 2137161i bk2: 34347a 2063670i bk3: 33805a 2083419i bk4: 32877a 2161651i bk5: 31704a 2240329i bk6: 30878a 2316904i bk7: 30343a 2337960i bk8: 33397a 2141291i bk9: 32867a 2163225i bk10: 33035a 2181089i bk11: 31821a 2235203i bk12: 31332a 2253223i bk13: 31829a 2221729i bk14: 30226a 2298367i bk15: 30813a 2265294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275109
Row_Buffer_Locality_read = 0.274970
Row_Buffer_Locality_write = 0.353524
Bank_Level_Parallism = 10.677992
Bank_Level_Parallism_Col = 2.217804
Bank_Level_Parallism_Ready = 1.084092
write_to_read_ratio_blp_rw_average = 0.023155
GrpLevelPara = 1.947271 

BW Util details:
bwutil = 0.378717 
total_CMD = 5469497 
util_bw = 2071392 
Wasted_Col = 2740797 
Wasted_Row = 133665 
Idle = 523643 

BW Util Bottlenecks: 
RCDc_limit = 5176714 
RCDWRc_limit = 3642 
WTRc_limit = 51275 
RTWc_limit = 198576 
CCDLc_limit = 556905 
rwq = 0 
CCDLc_limit_alone = 540010 
WTRc_limit_alone = 48140 
RTWc_limit_alone = 184816 

Commands details: 
total_CMD = 5469497 
n_nop = 4391163 
Read = 514583 
Write = 0 
L2_Alloc = 0 
L2_WB = 3265 
n_act = 373685 
n_pre = 373669 
n_ref = 0 
n_req = 515491 
total_req = 517848 

Dual Bus Interface Util: 
issued_total_row = 747354 
issued_total_col = 517848 
Row_Bus_Util =  0.136640 
CoL_Bus_Util = 0.094679 
Either_Row_CoL_Bus_Util = 0.197154 
Issued_on_Two_Bus_Simul_Util = 0.034165 
issued_two_Eff = 0.173293 
queue_avg = 30.318447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4378408 n_act=377896 n_pre=377880 n_ref_event=0 n_req=524931 n_rd=523960 n_rd_L2_A=0 n_write=0 n_wr_bk=3341 bw_util=0.3856
n_activity=5035043 dram_eff=0.4189
bk0: 32585a 2092565i bk1: 33976a 2017801i bk2: 35229a 1970929i bk3: 34664a 1955273i bk4: 32875a 2087787i bk5: 32696a 2094707i bk6: 30783a 2233518i bk7: 31046a 2243812i bk8: 32946a 2056905i bk9: 34067a 2042370i bk10: 33146a 2037872i bk11: 32943a 2074164i bk12: 32920a 2068971i bk13: 32245a 2112757i bk14: 31319a 2142354i bk15: 30520a 2177234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280123
Row_Buffer_Locality_read = 0.279956
Row_Buffer_Locality_write = 0.369722
Bank_Level_Parallism = 11.022696
Bank_Level_Parallism_Col = 2.252448
Bank_Level_Parallism_Ready = 1.085955
write_to_read_ratio_blp_rw_average = 0.028789
GrpLevelPara = 1.974165 

BW Util details:
bwutil = 0.385630 
total_CMD = 5469497 
util_bw = 2109204 
Wasted_Col = 2731425 
Wasted_Row = 119772 
Idle = 509096 

BW Util Bottlenecks: 
RCDc_limit = 5182826 
RCDWRc_limit = 3669 
WTRc_limit = 56242 
RTWc_limit = 247527 
CCDLc_limit = 574837 
rwq = 0 
CCDLc_limit_alone = 554232 
WTRc_limit_alone = 52636 
RTWc_limit_alone = 230528 

Commands details: 
total_CMD = 5469497 
n_nop = 4378408 
Read = 523960 
Write = 0 
L2_Alloc = 0 
L2_WB = 3341 
n_act = 377896 
n_pre = 377880 
n_ref = 0 
n_req = 524931 
total_req = 527301 

Dual Bus Interface Util: 
issued_total_row = 755776 
issued_total_col = 527301 
Row_Bus_Util =  0.138180 
CoL_Bus_Util = 0.096408 
Either_Row_CoL_Bus_Util = 0.199486 
Issued_on_Two_Bus_Simul_Util = 0.035102 
issued_two_Eff = 0.175960 
queue_avg = 33.531445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4381136 n_act=376161 n_pre=376145 n_ref_event=0 n_req=523522 n_rd=522570 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.3846
n_activity=5034290 dram_eff=0.4179
bk0: 32889a 2089958i bk1: 32628a 2096030i bk2: 34277a 2003253i bk3: 35220a 1982140i bk4: 32198a 2117656i bk5: 32783a 2112820i bk6: 31134a 2229789i bk7: 31157a 2231445i bk8: 33888a 2062951i bk9: 33183a 2088532i bk10: 32655a 2117298i bk11: 33051a 2066234i bk12: 32719a 2085929i bk13: 32637a 2089611i bk14: 32279a 2146169i bk15: 29872a 2252252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281499
Row_Buffer_Locality_read = 0.281390
Row_Buffer_Locality_write = 0.341387
Bank_Level_Parallism = 10.963679
Bank_Level_Parallism_Col = 2.245520
Bank_Level_Parallism_Ready = 1.085715
write_to_read_ratio_blp_rw_average = 0.027839
GrpLevelPara = 1.968041 

BW Util details:
bwutil = 0.384610 
total_CMD = 5469497 
util_bw = 2103624 
Wasted_Col = 2725919 
Wasted_Row = 125032 
Idle = 514922 

BW Util Bottlenecks: 
RCDc_limit = 5160903 
RCDWRc_limit = 3719 
WTRc_limit = 56047 
RTWc_limit = 235082 
CCDLc_limit = 569989 
rwq = 0 
CCDLc_limit_alone = 550245 
WTRc_limit_alone = 52563 
RTWc_limit_alone = 218822 

Commands details: 
total_CMD = 5469497 
n_nop = 4381136 
Read = 522570 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 376161 
n_pre = 376145 
n_ref = 0 
n_req = 523522 
total_req = 525906 

Dual Bus Interface Util: 
issued_total_row = 752306 
issued_total_col = 525906 
Row_Bus_Util =  0.137546 
CoL_Bus_Util = 0.096153 
Either_Row_CoL_Bus_Util = 0.198987 
Issued_on_Two_Bus_Simul_Util = 0.034711 
issued_two_Eff = 0.174438 
queue_avg = 33.500214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4374036 n_act=377332 n_pre=377316 n_ref_event=0 n_req=524626 n_rd=523679 n_rd_L2_A=0 n_write=0 n_wr_bk=3337 bw_util=0.3854
n_activity=5039380 dram_eff=0.4183
bk0: 33565a 2063765i bk1: 32348a 2102795i bk2: 35145a 1978482i bk3: 34867a 2037173i bk4: 33472a 2057391i bk5: 32072a 2140589i bk6: 30511a 2287088i bk7: 30760a 2257670i bk8: 33861a 2050042i bk9: 33351a 2119382i bk10: 33101a 2096056i bk11: 32524a 2154916i bk12: 33491a 2058059i bk13: 32144a 2159011i bk14: 31124a 2162044i bk15: 31343a 2229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280779
Row_Buffer_Locality_read = 0.280657
Row_Buffer_Locality_write = 0.348469
Bank_Level_Parallism = 10.909946
Bank_Level_Parallism_Col = 2.250913
Bank_Level_Parallism_Ready = 1.086669
write_to_read_ratio_blp_rw_average = 0.029086
GrpLevelPara = 1.971590 

BW Util details:
bwutil = 0.385422 
total_CMD = 5469497 
util_bw = 2108064 
Wasted_Col = 2733087 
Wasted_Row = 120822 
Idle = 507524 

BW Util Bottlenecks: 
RCDc_limit = 5180638 
RCDWRc_limit = 3690 
WTRc_limit = 57180 
RTWc_limit = 249076 
CCDLc_limit = 569055 
rwq = 0 
CCDLc_limit_alone = 548394 
WTRc_limit_alone = 53654 
RTWc_limit_alone = 231941 

Commands details: 
total_CMD = 5469497 
n_nop = 4374036 
Read = 523679 
Write = 0 
L2_Alloc = 0 
L2_WB = 3337 
n_act = 377332 
n_pre = 377316 
n_ref = 0 
n_req = 524626 
total_req = 527016 

Dual Bus Interface Util: 
issued_total_row = 754648 
issued_total_col = 527016 
Row_Bus_Util =  0.137974 
CoL_Bus_Util = 0.096355 
Either_Row_CoL_Bus_Util = 0.200286 
Issued_on_Two_Bus_Simul_Util = 0.034044 
issued_two_Eff = 0.169977 
queue_avg = 32.943726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4375987 n_act=377773 n_pre=377757 n_ref_event=0 n_req=528551 n_rd=527601 n_rd_L2_A=0 n_write=0 n_wr_bk=3352 bw_util=0.3883
n_activity=5035203 dram_eff=0.4218
bk0: 33512a 1990596i bk1: 32071a 2069522i bk2: 35909a 1922376i bk3: 34286a 1978617i bk4: 33989a 1990046i bk5: 33211a 2037983i bk6: 31794a 2139917i bk7: 30261a 2231888i bk8: 34440a 1965591i bk9: 32952a 2020369i bk10: 33875a 2011108i bk11: 32406a 2115940i bk12: 34120a 1988105i bk13: 32608a 2041761i bk14: 31149a 2100237i bk15: 31018a 2146387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285286
Row_Buffer_Locality_read = 0.285123
Row_Buffer_Locality_write = 0.375789
Bank_Level_Parallism = 11.168864
Bank_Level_Parallism_Col = 2.274882
Bank_Level_Parallism_Ready = 1.087623
write_to_read_ratio_blp_rw_average = 0.032167
GrpLevelPara = 1.987843 

BW Util details:
bwutil = 0.388301 
total_CMD = 5469497 
util_bw = 2123812 
Wasted_Col = 2710975 
Wasted_Row = 120963 
Idle = 513747 

BW Util Bottlenecks: 
RCDc_limit = 5146956 
RCDWRc_limit = 3460 
WTRc_limit = 54635 
RTWc_limit = 276413 
CCDLc_limit = 583754 
rwq = 0 
CCDLc_limit_alone = 561361 
WTRc_limit_alone = 51117 
RTWc_limit_alone = 257538 

Commands details: 
total_CMD = 5469497 
n_nop = 4375987 
Read = 527601 
Write = 0 
L2_Alloc = 0 
L2_WB = 3352 
n_act = 377773 
n_pre = 377757 
n_ref = 0 
n_req = 528551 
total_req = 530953 

Dual Bus Interface Util: 
issued_total_row = 755530 
issued_total_col = 530953 
Row_Bus_Util =  0.138135 
CoL_Bus_Util = 0.097075 
Either_Row_CoL_Bus_Util = 0.199929 
Issued_on_Two_Bus_Simul_Util = 0.035282 
issued_two_Eff = 0.176471 
queue_avg = 35.155888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.1559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4376978 n_act=376738 n_pre=376722 n_ref_event=0 n_req=529320 n_rd=528366 n_rd_L2_A=0 n_write=0 n_wr_bk=3358 bw_util=0.3889
n_activity=5032117 dram_eff=0.4227
bk0: 32820a 2076610i bk1: 33537a 2002101i bk2: 35451a 1964455i bk3: 35602a 1919227i bk4: 32497a 2097166i bk5: 33856a 2048096i bk6: 30292a 2253378i bk7: 31454a 2186567i bk8: 33589a 2080360i bk9: 34513a 1982862i bk10: 33448a 2095223i bk11: 34019a 2059541i bk12: 31990a 2077365i bk13: 33358a 2031485i bk14: 30265a 2238735i bk15: 31675a 2117225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288279
Row_Buffer_Locality_read = 0.288171
Row_Buffer_Locality_write = 0.348008
Bank_Level_Parallism = 11.079919
Bank_Level_Parallism_Col = 2.253445
Bank_Level_Parallism_Ready = 1.086287
write_to_read_ratio_blp_rw_average = 0.026004
GrpLevelPara = 1.973597 

BW Util details:
bwutil = 0.388865 
total_CMD = 5469497 
util_bw = 2126896 
Wasted_Col = 2699041 
Wasted_Row = 126241 
Idle = 517319 

BW Util Bottlenecks: 
RCDc_limit = 5118031 
RCDWRc_limit = 3711 
WTRc_limit = 53714 
RTWc_limit = 222763 
CCDLc_limit = 583678 
rwq = 0 
CCDLc_limit_alone = 565633 
WTRc_limit_alone = 50560 
RTWc_limit_alone = 207872 

Commands details: 
total_CMD = 5469497 
n_nop = 4376978 
Read = 528366 
Write = 0 
L2_Alloc = 0 
L2_WB = 3358 
n_act = 376738 
n_pre = 376722 
n_ref = 0 
n_req = 529320 
total_req = 531724 

Dual Bus Interface Util: 
issued_total_row = 753460 
issued_total_col = 531724 
Row_Bus_Util =  0.137757 
CoL_Bus_Util = 0.097216 
Either_Row_CoL_Bus_Util = 0.199748 
Issued_on_Two_Bus_Simul_Util = 0.035225 
issued_two_Eff = 0.176349 
queue_avg = 34.791355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.7914
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5469497 n_nop=4386285 n_act=374925 n_pre=374909 n_ref_event=0 n_req=520398 n_rd=519463 n_rd_L2_A=0 n_write=0 n_wr_bk=3273 bw_util=0.3823
n_activity=5032909 dram_eff=0.4155
bk0: 31699a 2133008i bk1: 33049a 2084287i bk2: 34729a 2053744i bk3: 35034a 2007796i bk4: 31935a 2179408i bk5: 33502a 2085646i bk6: 30099a 2276972i bk7: 30787a 2247981i bk8: 32239a 2144015i bk9: 33981a 2063253i bk10: 32417a 2169500i bk11: 33214a 2127725i bk12: 31529a 2195734i bk13: 32818a 2110329i bk14: 30662a 2244229i bk15: 31769a 2165602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279561
Row_Buffer_Locality_read = 0.279410
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 10.861464
Bank_Level_Parallism_Col = 2.244044
Bank_Level_Parallism_Ready = 1.086222
write_to_read_ratio_blp_rw_average = 0.028997
GrpLevelPara = 1.966000 

BW Util details:
bwutil = 0.382292 
total_CMD = 5469497 
util_bw = 2090944 
Wasted_Col = 2731415 
Wasted_Row = 130509 
Idle = 516629 

BW Util Bottlenecks: 
RCDc_limit = 5160520 
RCDWRc_limit = 3542 
WTRc_limit = 51780 
RTWc_limit = 246402 
CCDLc_limit = 567381 
rwq = 0 
CCDLc_limit_alone = 547296 
WTRc_limit_alone = 48519 
RTWc_limit_alone = 229578 

Commands details: 
total_CMD = 5469497 
n_nop = 4386285 
Read = 519463 
Write = 0 
L2_Alloc = 0 
L2_WB = 3273 
n_act = 374925 
n_pre = 374909 
n_ref = 0 
n_req = 520398 
total_req = 522736 

Dual Bus Interface Util: 
issued_total_row = 749834 
issued_total_col = 522736 
Row_Bus_Util =  0.137094 
CoL_Bus_Util = 0.095573 
Either_Row_CoL_Bus_Util = 0.198046 
Issued_on_Two_Bus_Simul_Util = 0.034621 
issued_two_Eff = 0.174812 
queue_avg = 32.717640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 745573, Miss = 256967, Miss_rate = 0.345, Pending_hits = 541, Reservation_fails = 21
L2_cache_bank[1]: Access = 739232, Miss = 261595, Miss_rate = 0.354, Pending_hits = 442, Reservation_fails = 8473
L2_cache_bank[2]: Access = 741691, Miss = 260970, Miss_rate = 0.352, Pending_hits = 442, Reservation_fails = 868
L2_cache_bank[3]: Access = 743439, Miss = 258616, Miss_rate = 0.348, Pending_hits = 551, Reservation_fails = 6535
L2_cache_bank[4]: Access = 741389, Miss = 257307, Miss_rate = 0.347, Pending_hits = 459, Reservation_fails = 1357
L2_cache_bank[5]: Access = 743317, Miss = 259623, Miss_rate = 0.349, Pending_hits = 411, Reservation_fails = 438
L2_cache_bank[6]: Access = 739066, Miss = 254210, Miss_rate = 0.344, Pending_hits = 438, Reservation_fails = 1560
L2_cache_bank[7]: Access = 741322, Miss = 258984, Miss_rate = 0.349, Pending_hits = 395, Reservation_fails = 684
L2_cache_bank[8]: Access = 744466, Miss = 258870, Miss_rate = 0.348, Pending_hits = 527, Reservation_fails = 21164
L2_cache_bank[9]: Access = 739160, Miss = 254925, Miss_rate = 0.345, Pending_hits = 442, Reservation_fails = 5074
L2_cache_bank[10]: Access = 742376, Miss = 258816, Miss_rate = 0.349, Pending_hits = 425, Reservation_fails = 11900
L2_cache_bank[11]: Access = 740247, Miss = 255816, Miss_rate = 0.346, Pending_hits = 362, Reservation_fails = 287
L2_cache_bank[12]: Access = 743125, Miss = 261840, Miss_rate = 0.352, Pending_hits = 540, Reservation_fails = 2890
L2_cache_bank[13]: Access = 746602, Miss = 262203, Miss_rate = 0.351, Pending_hits = 451, Reservation_fails = 687
L2_cache_bank[14]: Access = 743970, Miss = 262073, Miss_rate = 0.352, Pending_hits = 452, Reservation_fails = 9302
L2_cache_bank[15]: Access = 742191, Miss = 260582, Miss_rate = 0.351, Pending_hits = 586, Reservation_fails = 3763
L2_cache_bank[16]: Access = 746962, Miss = 264318, Miss_rate = 0.354, Pending_hits = 577, Reservation_fails = 60149
L2_cache_bank[17]: Access = 741191, Miss = 259453, Miss_rate = 0.350, Pending_hits = 467, Reservation_fails = 17522
L2_cache_bank[18]: Access = 746379, Miss = 268849, Miss_rate = 0.360, Pending_hits = 542, Reservation_fails = 34625
L2_cache_bank[19]: Access = 749436, Miss = 258853, Miss_rate = 0.345, Pending_hits = 403, Reservation_fails = 24024
L2_cache_bank[20]: Access = 746726, Miss = 260430, Miss_rate = 0.349, Pending_hits = 308, Reservation_fails = 771
L2_cache_bank[21]: Access = 749388, Miss = 268052, Miss_rate = 0.358, Pending_hits = 363, Reservation_fails = 13715
L2_cache_bank[22]: Access = 740271, Miss = 255354, Miss_rate = 0.345, Pending_hits = 342, Reservation_fails = 415
L2_cache_bank[23]: Access = 737979, Miss = 264189, Miss_rate = 0.358, Pending_hits = 469, Reservation_fails = 6337
L2_total_cache_accesses = 17835498
L2_total_cache_misses = 6242895
L2_total_cache_miss_rate = 0.3500
L2_total_cache_pending_hits = 10935
L2_total_cache_reservation_fails = 232561
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11505252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4533391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1708462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10909
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17758013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 229
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 220898
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11434
L2_cache_data_port_util = 0.226
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=17835498
icnt_total_pkts_simt_to_mem=17835498
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17835498
Req_Network_cycles = 2132806
Req_Network_injected_packets_per_cycle =       8.3625 
Req_Network_conflicts_per_cycle =       9.3155
Req_Network_conflicts_per_cycle_util =      10.0555
Req_Bank_Level_Parallism =       9.0268
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.2726
Req_Network_out_buffer_full_per_cycle =       0.2262
Req_Network_out_buffer_avg_util =      21.7325

Reply_Network_injected_packets_num = 17835498
Reply_Network_cycles = 2132806
Reply_Network_injected_packets_per_cycle =        8.3625
Reply_Network_conflicts_per_cycle =        5.4730
Reply_Network_conflicts_per_cycle_util =       5.9159
Reply_Bank_Level_Parallism =       9.0391
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0156
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2787
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 36 min, 52 sec (16612 sec)
gpgpu_simulation_rate = 13165 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
gpgpu_silicon_slowdown = 10664062x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e80c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e800..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 531426
gpu_sim_insn = 39917316
gpu_ipc =      75.1136
gpu_tot_sim_cycle = 2664232
gpu_tot_sim_insn = 258624845
gpu_tot_ipc =      97.0729
gpu_tot_issued_cta = 3087
gpu_occupancy = 84.6231% 
gpu_tot_occupancy = 83.6666% 
max_total_param_size = 0
gpu_stall_dramfull = 5821983
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1584
partiton_level_parallism_total  =       8.3217
partiton_level_parallism_util =      10.2318
partiton_level_parallism_util_total  =      10.2564
L2_BW  =     356.3572 GB/Sec
L2_BW_total  =     363.4939 GB/Sec
gpu_total_sim_rate=12513

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1028552, Miss = 680922, Miss_rate = 0.662, Pending_hits = 11657, Reservation_fails = 2168671
	L1D_cache_core[1]: Access = 1057777, Miss = 731824, Miss_rate = 0.692, Pending_hits = 12654, Reservation_fails = 2287652
	L1D_cache_core[2]: Access = 1036352, Miss = 709420, Miss_rate = 0.685, Pending_hits = 11751, Reservation_fails = 2218521
	L1D_cache_core[3]: Access = 1127062, Miss = 794237, Miss_rate = 0.705, Pending_hits = 12910, Reservation_fails = 2405329
	L1D_cache_core[4]: Access = 1034489, Miss = 734798, Miss_rate = 0.710, Pending_hits = 12763, Reservation_fails = 2246001
	L1D_cache_core[5]: Access = 1077056, Miss = 770412, Miss_rate = 0.715, Pending_hits = 12742, Reservation_fails = 2312975
	L1D_cache_core[6]: Access = 997834, Miss = 741281, Miss_rate = 0.743, Pending_hits = 12276, Reservation_fails = 2321562
	L1D_cache_core[7]: Access = 947606, Miss = 677416, Miss_rate = 0.715, Pending_hits = 10970, Reservation_fails = 2143103
	L1D_cache_core[8]: Access = 1047672, Miss = 740763, Miss_rate = 0.707, Pending_hits = 12539, Reservation_fails = 2306030
	L1D_cache_core[9]: Access = 1008280, Miss = 685073, Miss_rate = 0.679, Pending_hits = 12211, Reservation_fails = 2349023
	L1D_cache_core[10]: Access = 1099075, Miss = 786826, Miss_rate = 0.716, Pending_hits = 13967, Reservation_fails = 2375852
	L1D_cache_core[11]: Access = 1046802, Miss = 732597, Miss_rate = 0.700, Pending_hits = 11925, Reservation_fails = 2261937
	L1D_cache_core[12]: Access = 1090716, Miss = 766993, Miss_rate = 0.703, Pending_hits = 12169, Reservation_fails = 2351554
	L1D_cache_core[13]: Access = 1093993, Miss = 760130, Miss_rate = 0.695, Pending_hits = 12888, Reservation_fails = 2207939
	L1D_cache_core[14]: Access = 1049489, Miss = 718073, Miss_rate = 0.684, Pending_hits = 12007, Reservation_fails = 2220798
	L1D_cache_core[15]: Access = 1055389, Miss = 759528, Miss_rate = 0.720, Pending_hits = 12991, Reservation_fails = 2408428
	L1D_cache_core[16]: Access = 999547, Miss = 680936, Miss_rate = 0.681, Pending_hits = 11352, Reservation_fails = 2308266
	L1D_cache_core[17]: Access = 1056910, Miss = 776175, Miss_rate = 0.734, Pending_hits = 13124, Reservation_fails = 2368672
	L1D_cache_core[18]: Access = 1024561, Miss = 736896, Miss_rate = 0.719, Pending_hits = 12714, Reservation_fails = 2279722
	L1D_cache_core[19]: Access = 1091889, Miss = 791350, Miss_rate = 0.725, Pending_hits = 13017, Reservation_fails = 2276654
	L1D_cache_core[20]: Access = 1011888, Miss = 697649, Miss_rate = 0.689, Pending_hits = 11660, Reservation_fails = 2101373
	L1D_cache_core[21]: Access = 1035329, Miss = 726874, Miss_rate = 0.702, Pending_hits = 12556, Reservation_fails = 2254912
	L1D_cache_core[22]: Access = 1090751, Miss = 738513, Miss_rate = 0.677, Pending_hits = 12563, Reservation_fails = 2171648
	L1D_cache_core[23]: Access = 1065512, Miss = 713029, Miss_rate = 0.669, Pending_hits = 12570, Reservation_fails = 2172486
	L1D_cache_core[24]: Access = 1084851, Miss = 777236, Miss_rate = 0.716, Pending_hits = 12242, Reservation_fails = 2294734
	L1D_cache_core[25]: Access = 984550, Miss = 659449, Miss_rate = 0.670, Pending_hits = 10566, Reservation_fails = 1969411
	L1D_cache_core[26]: Access = 1014444, Miss = 682022, Miss_rate = 0.672, Pending_hits = 11352, Reservation_fails = 2092782
	L1D_cache_core[27]: Access = 1107828, Miss = 771680, Miss_rate = 0.697, Pending_hits = 12391, Reservation_fails = 2288315
	L1D_cache_core[28]: Access = 1127090, Miss = 827168, Miss_rate = 0.734, Pending_hits = 13658, Reservation_fails = 2262797
	L1D_cache_core[29]: Access = 1018894, Miss = 724832, Miss_rate = 0.711, Pending_hits = 11750, Reservation_fails = 2218179
	L1D_total_cache_accesses = 31512188
	L1D_total_cache_misses = 22094102
	L1D_total_cache_miss_rate = 0.7011
	L1D_total_cache_pending_hits = 369935
	L1D_total_cache_reservation_fails = 67645326
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.300
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8971190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 369935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20576695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67640356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1516883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 369935
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31434703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9733614
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57906742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4970
ctas_completed 3087, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9292, 10976, 9288, 10032, 11648, 11525, 12244, 12200, 10647, 10421, 10774, 11758, 11230, 11724, 11827, 11215, 10514, 10961, 10437, 10844, 12241, 10799, 10496, 11854, 12249, 11294, 12293, 12927, 13025, 12775, 13110, 12847, 
gpgpu_n_tot_thrd_icount = 356007328
gpgpu_n_tot_w_icount = 11125229
gpgpu_n_stall_shd_mem = 25480514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22093578
gpgpu_n_mem_write_global = 77485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 60942416
gpgpu_n_store_insn = 596202
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2897664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24474130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1006384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3733553	W0_Idle:2732204	W0_Scoreboard:276710402	W1:3229	W2:192147	W3:3915	W4:202232	W5:5504	W6:1080556	W7:2044	W8:245760	W9:2943	W10:182618	W11:4224	W12:533852	W13:1810	W14:335830	W15:1758	W16:171762	W17:2548	W18:293321	W19:2826	W20:416657	W21:1549	W22:153233	W23:2071	W24:194956	W25:3272	W26:615019	W27:33354	W28:116593	W29:29487	W30:134196	W31:50096	W32:6105867
single_issue_nums: WS0:2783445	WS1:2779797	WS2:2760038	WS3:2801949	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 176748624 {8:22093578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3099400 {40:77485,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 883743120 {40:22093578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 619880 {8:77485,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 679 
avg_icnt2mem_latency = 251 
avg_mrq_latency = 134 
avg_icnt2sh_latency = 19 
mrq_lat_table:1820296 	62431 	129933 	272532 	506432 	764105 	1158917 	1667697 	1320758 	138421 	13513 	8997 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2648254 	12058429 	3209451 	3073827 	1036522 	144568 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8335542 	5361690 	3594611 	1589584 	2206481 	822350 	258718 	2087 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9308819 	3072210 	2873816 	2727584 	2303320 	1446286 	427620 	11408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1373 	211 	1005 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        36        33        12        10        12        12 
dram[1]:        64        64        64        64        64        64        64        64        64        64        29        39        21        12        12        13 
dram[2]:        64        64        64        64        64        64        64        64        64        64        39        34        15        13        11        13 
dram[3]:        64        64        64        63        64        64        64        64        64        64        22        35        18        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        27        33        21        18        12        12 
dram[5]:        64        64        64        64        62        64        64        64        64        64        38        37        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        26        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        43        28        25        18        16        15 
dram[8]:        64        64        64        64        64        62        63        63        64        64        35        45        12        12        13        17 
dram[9]:        64        64        64        64        64        64        62        62        64        64        34        32        12        12        16        14 
dram[10]:        64        64        64        64        64        64        64        64        64        64        36        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        38        41        12         9        16        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6845 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735     13544 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931     10258      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772     13500 
dram[8]:      6532      6621      6821      6643      6781     14197      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190     10088 
average row accesses per activate:
dram[0]:  1.353148  1.430757  1.421945  1.464083  1.391450  1.396844  1.342787  1.336083  1.381309  1.407521  1.389796  1.414711  1.361998  1.363332  1.331643  1.361924 
dram[1]:  1.373789  1.384807  1.449137  1.447477  1.383138  1.401834  1.330230  1.330913  1.381838  1.405030  1.389196  1.419905  1.358815  1.363502  1.358598  1.342051 
dram[2]:  1.379883  1.393153  1.453956  1.466819  1.411364  1.382456  1.332176  1.337621  1.392318  1.399640  1.385073  1.381834  1.385297  1.357486  1.349427  1.358719 
dram[3]:  1.369364  1.376191  1.393698  1.468329  1.403240  1.393949  1.330561  1.328975  1.370702  1.395749  1.384789  1.378852  1.366831  1.361904  1.341174  1.328416 
dram[4]:  1.407006  1.381778  1.423046  1.442899  1.398889  1.393502  1.360720  1.328557  1.399466  1.363084  1.387117  1.379624  1.371992  1.381683  1.339718  1.328424 
dram[5]:  1.395426  1.399911  1.431988  1.407609  1.397740  1.366782  1.348892  1.343936  1.409930  1.396367  1.398404  1.371990  1.343300  1.367875  1.327174  1.340242 
dram[6]:  1.390357  1.424901  1.480081  1.436510  1.399885  1.385124  1.348947  1.352756  1.388233  1.425383  1.403234  1.385795  1.386895  1.365787  1.347899  1.322241 
dram[7]:  1.405378  1.390898  1.433690  1.458401  1.364901  1.388908  1.355017  1.355437  1.424367  1.408765  1.382438  1.383891  1.374987  1.369249  1.389866  1.320841 
dram[8]:  1.427699  1.373739  1.470911  1.466259  1.431565  1.378507  1.342220  1.346912  1.416268  1.421690  1.401455  1.388181  1.399921  1.366825  1.346626  1.366200 
dram[9]:  1.391083  1.372050  1.489550  1.445025  1.435288  1.411368  1.373853  1.338284  1.428387  1.408864  1.414630  1.395098  1.410206  1.376939  1.324808  1.346840 
dram[10]:  1.401663  1.402005  1.470631  1.456703  1.410388  1.421125  1.343303  1.354997  1.427988  1.444148  1.431327  1.437220  1.374720  1.388647  1.339158  1.351327 
dram[11]:  1.363882  1.411941  1.457404  1.471106  1.373252  1.415643  1.326882  1.343132  1.377475  1.435727  1.385423  1.418607  1.350162  1.372646  1.345995  1.372464 
average row locality = 7864241/5665884 = 1.387999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39590     42303     42634     43831     40616     41187     37997     38154     40847     41259     41216     42184     40129     40607     38319     39764 
dram[1]:     40488     40598     43993     43526     40981     40737     38511     37867     41263     41176     41693     42196     41033     40472     39926     38628 
dram[2]:     39990     40832     43205     44121     41613     40705     37915     38202     40653     41172     40422     41127     41335     40604     38701     39099 
dram[3]:     39842     39788     41328     44281     40992     41673     37847     38151     39882     41310     40922     41228     40464     40826     38193     38531 
dram[4]:     41227     40022     42616     42565     41221     40681     39169     37395     41387     39876     40456     40769     40580     40895     39163     38502 
dram[5]:     40997     40949     43108     42560     41376     39953     38718     38173     41886     41374     41650     40046     39434     40003     38056     38790 
dram[6]:     41022     42590     44479     43564     41286     41233     38693     39115     41465     42731     41922     41485     41404     40623     39468     38448 
dram[7]:     41228     40856     43109     44125     40444     40990     38949     38972     42532     41435     41147     41491     41142     40743     40581     37417 
dram[8]:     42709     40660     44755     43841     42906     40360     38850     38486     43106     41964     42324     41107     42672     40278     39598     39380 
dram[9]:     41969     40294     45118     43314     42662     41769     39766     37959     43119     41513     42591     41083     42719     40952     39042     38943 
dram[10]:     41405     41893     44676     44686     41041     42463     38153     39314     42243     43282     42231     42875     40336     41779     38299     39763 
dram[11]:     39774     41933     43594     44591     40003     42469     37636     38999     40427     43100     40835     42211     39494     41647     38465     40377 
total dram reads = 7852768
bank skew: 45118/37395 = 1.21
chip skew: 664439/645258 = 1.03
number of total write accesses:
dram[0]:       229       237       234       234       246       237       236       232       235       228       269       269       219       227        41        40 
dram[1]:       232       247       233       247       232       235       233       231       222       207       253       266       221       225        39        38 
dram[2]:       239       234       244       232       238       229       247       239       214       214       255       261       204       214        36        36 
dram[3]:       235       219       232       228       232       240       236       229       217       219       249       248       232       198        36        36 
dram[4]:       227       227       233       233       231       233       237       230       210       217       257       271       226       216        34        32 
dram[5]:       236       239       225       220       237       232       222       232       215       216       263       268       203       226        37        38 
dram[6]:       241       228       230       236       234       243       234       239       215       209       267       278       206       222        49        54 
dram[7]:       223       227       238       239       245       260       234       233       212       223       256       262       211       205        54        50 
dram[8]:       232       216       236       246       252       248       243       231       213       225       260       261       218       204        49        47 
dram[9]:       217       213       243       245       249       246       249       236       226       221       262       269       208       213        46        47 
dram[10]:       216       220       225       234       245       246       249       237       223       238       259       265       232       191        57        55 
dram[11]:       221       237       232       223       225       229       238       231       228       234       261       266       189       173        62        56 
total dram writes = 40244
bank skew: 278/32 = 8.69
chip skew: 3413/3286 = 1.04
average mf latency per bank:
dram[0]:       1703      1736      1698      1749      1660      1705      1630      1699      1615      1675      1582      1625      1628      1647      1644      1672
dram[1]:       2071      1977      2041      1924      1951      1877      1887      1821      1911      1799      1848      1751      1889      1804      1979      1857
dram[2]:       1766      1673      1771      1678      1671      1620      1718      1613      1672      1601      1647      1558      1633      1593      1701      1615
dram[3]:       2065      1844      2059      1826      1969      1722      1944      1744      1920      1730      1839      1656      1893      1685      1963      1761
dram[4]:       1968      1778      1971      1772      1888      1707      1871      1715      1843      1690      1795      1616      1820      1672      1859      1694
dram[5]:       1714      1634      1696      1626      1639      1589      1665      1581      1636      1548      1566      1510      1599      1539      1648      1550
dram[6]:       2804      2046      2721      2028      2571      1916      2584      1913      2531      1913      2396      1822      2515      1887      2693      1980
dram[7]:       2301      2422      2300      2345      2103      2189      2086      2223      2073      2192      1996      2051      2073      2176      2176      2298
dram[8]:       2412      1977      2418      1984      2317      1903      2298      1887      2265      1873      2169      1779      2261      1870      2373      1927
dram[9]:       2229      2042      2179      2086      2145      2013      2117      2009      2091      1998      2014      1884      2076      1979      2111      2063
dram[10]:       1667      1787      1642      1763      1640      1760      1627      1754      1575      1741      1541      1668      1658      1717      1599      1736
dram[11]:       1962      2407      1954      2398      1959      2240      1940      2197      1881      2211      1814      2148      1893      2198      1943      2343
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      5944      4729      4500      4368      4013      4358
dram[1]:       5344      5278      6393      6369      4721      5841      4585      4428      4933      4381      4751      5924      5088      4605      4731      4461
dram[2]:       5946      4966      5012      4873      3954      4607      4858      4563      4231      4078      5256      3793      4082      4511      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4951      4355      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5591      4620      5526      5533      4293      4375      5176      4317      7550      5713      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4436      5514      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5843      8458      5013      6206      6662      6839      4458      6668      5003      7583      4167      6468      4199
dram[7]:       7186      6535      7309      6164      5840      6759      5147      6062      5058      6025      4883      6218      4939      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4294
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4568      5293      4068      5716      4197
dram[11]:       5367      6428      4674      6733      4730      6553      5694      6645      4135      6778      6343      6725      4501      6439      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5476869 n_act=470574 n_pre=470558 n_ref_event=0 n_req=651621 n_rd=650637 n_rd_L2_A=0 n_write=0 n_wr_bk=3413 bw_util=0.3829
n_activity=6288137 dram_eff=0.4161
bk0: 39590a 2643888i bk1: 42303a 2571795i bk2: 42634a 2515877i bk3: 43831a 2503694i bk4: 40616a 2627511i bk5: 41187a 2629252i bk6: 37997a 2855223i bk7: 38154a 2804763i bk8: 40847a 2623840i bk9: 41259a 2621635i bk10: 41216a 2594593i bk11: 42184a 2581561i bk12: 40129a 2640453i bk13: 40607a 2636418i bk14: 38319a 2740225i bk15: 39764a 2680185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277858
Row_Buffer_Locality_read = 0.277752
Row_Buffer_Locality_write = 0.347561
Bank_Level_Parallism = 10.943272
Bank_Level_Parallism_Col = 2.225448
Bank_Level_Parallism_Ready = 1.080093
write_to_read_ratio_blp_rw_average = 0.023402
GrpLevelPara = 1.955670 

BW Util details:
bwutil = 0.382915 
total_CMD = 6832320 
util_bw = 2616200 
Wasted_Col = 3416203 
Wasted_Row = 159228 
Idle = 640689 

BW Util Bottlenecks: 
RCDc_limit = 6474327 
RCDWRc_limit = 3898 
WTRc_limit = 55418 
RTWc_limit = 254765 
CCDLc_limit = 712329 
rwq = 0 
CCDLc_limit_alone = 691377 
WTRc_limit_alone = 52145 
RTWc_limit_alone = 237086 

Commands details: 
total_CMD = 6832320 
n_nop = 5476869 
Read = 650637 
Write = 0 
L2_Alloc = 0 
L2_WB = 3413 
n_act = 470574 
n_pre = 470558 
n_ref = 0 
n_req = 651621 
total_req = 654050 

Dual Bus Interface Util: 
issued_total_row = 941132 
issued_total_col = 654050 
Row_Bus_Util =  0.137747 
CoL_Bus_Util = 0.095729 
Either_Row_CoL_Bus_Util = 0.198388 
Issued_on_Two_Bus_Simul_Util = 0.035088 
issued_two_Eff = 0.176864 
queue_avg = 32.550529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5505
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5475396 n_act=472964 n_pre=472948 n_ref_event=0 n_req=654056 n_rd=653088 n_rd_L2_A=0 n_write=0 n_wr_bk=3361 bw_util=0.3843
n_activity=6306411 dram_eff=0.4164
bk0: 40488a 2574263i bk1: 40598a 2571164i bk2: 43993a 2445979i bk3: 43526a 2482545i bk4: 40981a 2602984i bk5: 40737a 2665052i bk6: 38511a 2793661i bk7: 37867a 2821795i bk8: 41263a 2566646i bk9: 41176a 2600080i bk10: 41693a 2555363i bk11: 42196a 2561445i bk12: 41033a 2551797i bk13: 40472a 2615234i bk14: 39926a 2645127i bk15: 38628a 2733257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276891
Row_Buffer_Locality_read = 0.276758
Row_Buffer_Locality_write = 0.366736
Bank_Level_Parallism = 10.989561
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079442
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.384320 
total_CMD = 6832320 
util_bw = 2625796 
Wasted_Col = 3428428 
Wasted_Row = 156200 
Idle = 621896 

BW Util Bottlenecks: 
RCDc_limit = 6505019 
RCDWRc_limit = 3620 
WTRc_limit = 55991 
RTWc_limit = 219252 
CCDLc_limit = 712997 
rwq = 0 
CCDLc_limit_alone = 694464 
WTRc_limit_alone = 52467 
RTWc_limit_alone = 204243 

Commands details: 
total_CMD = 6832320 
n_nop = 5475396 
Read = 653088 
Write = 0 
L2_Alloc = 0 
L2_WB = 3361 
n_act = 472964 
n_pre = 472948 
n_ref = 0 
n_req = 654056 
total_req = 656449 

Dual Bus Interface Util: 
issued_total_row = 945912 
issued_total_col = 656449 
Row_Bus_Util =  0.138447 
CoL_Bus_Util = 0.096080 
Either_Row_CoL_Bus_Util = 0.198604 
Issued_on_Two_Bus_Simul_Util = 0.035923 
issued_two_Eff = 0.180877 
queue_avg = 31.875917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5481852 n_act=469498 n_pre=469482 n_ref_event=0 n_req=650651 n_rd=649696 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.3823
n_activity=6288141 dram_eff=0.4154
bk0: 39990a 2662148i bk1: 40832a 2647678i bk2: 43205a 2525236i bk3: 44121a 2509306i bk4: 41613a 2638025i bk5: 40705a 2649623i bk6: 37915a 2825559i bk7: 38202a 2831578i bk8: 40653a 2703497i bk9: 41172a 2648814i bk10: 40422a 2688834i bk11: 41127a 2658515i bk12: 41335a 2623967i bk13: 40604a 2635030i bk14: 38701a 2775412i bk15: 39099a 2767541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278433
Row_Buffer_Locality_read = 0.278339
Row_Buffer_Locality_write = 0.342408
Bank_Level_Parallism = 10.855639
Bank_Level_Parallism_Col = 2.214298
Bank_Level_Parallism_Ready = 1.081071
write_to_read_ratio_blp_rw_average = 0.021073
GrpLevelPara = 1.949515 

BW Util details:
bwutil = 0.382319 
total_CMD = 6832320 
util_bw = 2612128 
Wasted_Col = 3418079 
Wasted_Row = 163230 
Idle = 638883 

BW Util Bottlenecks: 
RCDc_limit = 6463458 
RCDWRc_limit = 3632 
WTRc_limit = 54879 
RTWc_limit = 227362 
CCDLc_limit = 707541 
rwq = 0 
CCDLc_limit_alone = 689201 
WTRc_limit_alone = 51571 
RTWc_limit_alone = 212330 

Commands details: 
total_CMD = 6832320 
n_nop = 5481852 
Read = 649696 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 469498 
n_pre = 469482 
n_ref = 0 
n_req = 650651 
total_req = 653032 

Dual Bus Interface Util: 
issued_total_row = 938980 
issued_total_col = 653032 
Row_Bus_Util =  0.137432 
CoL_Bus_Util = 0.095580 
Either_Row_CoL_Bus_Util = 0.197659 
Issued_on_Two_Bus_Simul_Util = 0.035353 
issued_two_Eff = 0.178859 
queue_avg = 31.701546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5480325 n_act=469969 n_pre=469953 n_ref_event=0 n_req=646186 n_rd=645258 n_rd_L2_A=0 n_write=0 n_wr_bk=3286 bw_util=0.3797
n_activity=6294920 dram_eff=0.4121
bk0: 39842a 2702957i bk1: 39788a 2725802i bk2: 41328a 2618194i bk3: 44281a 2527690i bk4: 40992a 2677686i bk5: 41673a 2650855i bk6: 37847a 2846033i bk7: 38151a 2830598i bk8: 39882a 2727422i bk9: 41310a 2654252i bk10: 40922a 2700928i bk11: 41228a 2657720i bk12: 40464a 2683407i bk13: 40826a 2658582i bk14: 38193a 2826953i bk15: 38531a 2771971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272719
Row_Buffer_Locality_read = 0.272601
Row_Buffer_Locality_write = 0.354526
Bank_Level_Parallism = 10.770494
Bank_Level_Parallism_Col = 2.205518
Bank_Level_Parallism_Ready = 1.080656
write_to_read_ratio_blp_rw_average = 0.021179
GrpLevelPara = 1.944210 

BW Util details:
bwutil = 0.379692 
total_CMD = 6832320 
util_bw = 2594176 
Wasted_Col = 3442098 
Wasted_Row = 161837 
Idle = 634209 

BW Util Bottlenecks: 
RCDc_limit = 6516629 
RCDWRc_limit = 3645 
WTRc_limit = 54392 
RTWc_limit = 222673 
CCDLc_limit = 697954 
rwq = 0 
CCDLc_limit_alone = 679669 
WTRc_limit_alone = 51209 
RTWc_limit_alone = 207571 

Commands details: 
total_CMD = 6832320 
n_nop = 5480325 
Read = 645258 
Write = 0 
L2_Alloc = 0 
L2_WB = 3286 
n_act = 469969 
n_pre = 469953 
n_ref = 0 
n_req = 646186 
total_req = 648544 

Dual Bus Interface Util: 
issued_total_row = 939922 
issued_total_col = 648544 
Row_Bus_Util =  0.137570 
CoL_Bus_Util = 0.094923 
Either_Row_CoL_Bus_Util = 0.197882 
Issued_on_Two_Bus_Simul_Util = 0.034611 
issued_two_Eff = 0.174905 
queue_avg = 31.225996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.226
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5482721 n_act=468914 n_pre=468898 n_ref_event=0 n_req=647444 n_rd=646524 n_rd_L2_A=0 n_write=0 n_wr_bk=3314 bw_util=0.3804
n_activity=6279997 dram_eff=0.4139
bk0: 41227a 2621524i bk1: 40022a 2683732i bk2: 42616a 2555867i bk3: 42565a 2583986i bk4: 41221a 2608064i bk5: 40681a 2635429i bk6: 39169a 2767211i bk7: 37395a 2846953i bk8: 41387a 2611167i bk9: 39876a 2671243i bk10: 40456a 2707694i bk11: 40769a 2644516i bk12: 40580a 2641011i bk13: 40895a 2647155i bk14: 39163a 2702341i bk15: 38502a 2741354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275761
Row_Buffer_Locality_read = 0.275626
Row_Buffer_Locality_write = 0.370652
Bank_Level_Parallism = 10.893253
Bank_Level_Parallism_Col = 2.209726
Bank_Level_Parallism_Ready = 1.081003
write_to_read_ratio_blp_rw_average = 0.019967
GrpLevelPara = 1.947236 

BW Util details:
bwutil = 0.380449 
total_CMD = 6832320 
util_bw = 2599352 
Wasted_Col = 3422652 
Wasted_Row = 161325 
Idle = 648991 

BW Util Bottlenecks: 
RCDc_limit = 6478666 
RCDWRc_limit = 3486 
WTRc_limit = 51329 
RTWc_limit = 218936 
CCDLc_limit = 697800 
rwq = 0 
CCDLc_limit_alone = 679126 
WTRc_limit_alone = 47944 
RTWc_limit_alone = 203647 

Commands details: 
total_CMD = 6832320 
n_nop = 5482721 
Read = 646524 
Write = 0 
L2_Alloc = 0 
L2_WB = 3314 
n_act = 468914 
n_pre = 468898 
n_ref = 0 
n_req = 647444 
total_req = 649838 

Dual Bus Interface Util: 
issued_total_row = 937812 
issued_total_col = 649838 
Row_Bus_Util =  0.137261 
CoL_Bus_Util = 0.095112 
Either_Row_CoL_Bus_Util = 0.197532 
Issued_on_Two_Bus_Simul_Util = 0.034842 
issued_two_Eff = 0.176386 
queue_avg = 32.084827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5479879 n_act=470116 n_pre=470100 n_ref_event=0 n_req=647996 n_rd=647073 n_rd_L2_A=0 n_write=0 n_wr_bk=3309 bw_util=0.3808
n_activity=6293790 dram_eff=0.4133
bk0: 40997a 2639820i bk1: 40949a 2601994i bk2: 43108a 2515032i bk3: 42560a 2530574i bk4: 41376a 2630631i bk5: 39953a 2717214i bk6: 38718a 2821005i bk7: 38173a 2842299i bk8: 41886a 2609693i bk9: 41374a 2619133i bk10: 41650a 2650014i bk11: 40046a 2729766i bk12: 39434a 2743164i bk13: 40003a 2699664i bk14: 38056a 2794129i bk15: 38790a 2756289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.274523
Row_Buffer_Locality_read = 0.274408
Row_Buffer_Locality_write = 0.355363
Bank_Level_Parallism = 10.835335
Bank_Level_Parallism_Col = 2.202253
Bank_Level_Parallism_Ready = 1.080260
write_to_read_ratio_blp_rw_average = 0.018627
GrpLevelPara = 1.941608 

BW Util details:
bwutil = 0.380768 
total_CMD = 6832320 
util_bw = 2601528 
Wasted_Col = 3434025 
Wasted_Row = 159607 
Idle = 637160 

BW Util Bottlenecks: 
RCDc_limit = 6503816 
RCDWRc_limit = 3689 
WTRc_limit = 52272 
RTWc_limit = 200215 
CCDLc_limit = 699054 
rwq = 0 
CCDLc_limit_alone = 681929 
WTRc_limit_alone = 49039 
RTWc_limit_alone = 186323 

Commands details: 
total_CMD = 6832320 
n_nop = 5479879 
Read = 647073 
Write = 0 
L2_Alloc = 0 
L2_WB = 3309 
n_act = 470116 
n_pre = 470100 
n_ref = 0 
n_req = 647996 
total_req = 650382 

Dual Bus Interface Util: 
issued_total_row = 940216 
issued_total_col = 650382 
Row_Bus_Util =  0.137613 
CoL_Bus_Util = 0.095192 
Either_Row_CoL_Bus_Util = 0.197948 
Issued_on_Two_Bus_Simul_Util = 0.034857 
issued_two_Eff = 0.176094 
queue_avg = 30.862595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8626
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5464590 n_act=474964 n_pre=474948 n_ref_event=0 n_req=660514 n_rd=659528 n_rd_L2_A=0 n_write=0 n_wr_bk=3385 bw_util=0.3881
n_activity=6301986 dram_eff=0.4208
bk0: 41022a 2532403i bk1: 42590a 2455235i bk2: 44479a 2389388i bk3: 43564a 2381241i bk4: 41286a 2546146i bk5: 41233a 2550271i bk6: 38693a 2726725i bk7: 39115a 2715114i bk8: 41465a 2498932i bk9: 42731a 2479787i bk10: 41922a 2485981i bk11: 41485a 2535272i bk12: 41404a 2520974i bk13: 40623a 2568442i bk14: 39468a 2601255i bk15: 38448a 2648130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280933
Row_Buffer_Locality_read = 0.280799
Row_Buffer_Locality_write = 0.370183
Bank_Level_Parallism = 11.170232
Bank_Level_Parallism_Col = 2.235243
Bank_Level_Parallism_Ready = 1.081669
write_to_read_ratio_blp_rw_average = 0.023679
GrpLevelPara = 1.966301 

BW Util details:
bwutil = 0.388104 
total_CMD = 6832320 
util_bw = 2651652 
Wasted_Col = 3417179 
Wasted_Row = 144139 
Idle = 619350 

BW Util Bottlenecks: 
RCDc_limit = 6498373 
RCDWRc_limit = 3729 
WTRc_limit = 57086 
RTWc_limit = 255442 
CCDLc_limit = 723342 
rwq = 0 
CCDLc_limit_alone = 702115 
WTRc_limit_alone = 53456 
RTWc_limit_alone = 237845 

Commands details: 
total_CMD = 6832320 
n_nop = 5464590 
Read = 659528 
Write = 0 
L2_Alloc = 0 
L2_WB = 3385 
n_act = 474964 
n_pre = 474948 
n_ref = 0 
n_req = 660514 
total_req = 662913 

Dual Bus Interface Util: 
issued_total_row = 949912 
issued_total_col = 662913 
Row_Bus_Util =  0.139032 
CoL_Bus_Util = 0.097026 
Either_Row_CoL_Bus_Util = 0.200185 
Issued_on_Two_Bus_Simul_Util = 0.035873 
issued_two_Eff = 0.179198 
queue_avg = 34.322380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3224
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5471184 n_act=472600 n_pre=472584 n_ref_event=0 n_req=656126 n_rd=655161 n_rd_L2_A=0 n_write=0 n_wr_bk=3372 bw_util=0.3855
n_activity=6300144 dram_eff=0.4181
bk0: 41228a 2561058i bk1: 40856a 2561510i bk2: 43109a 2446407i bk3: 44125a 2434482i bk4: 40444a 2589426i bk5: 40990a 2593954i bk6: 38949a 2730500i bk7: 38972a 2743008i bk8: 42532a 2515792i bk9: 41435a 2576977i bk10: 41147a 2587748i bk11: 41491a 2543144i bk12: 41142a 2542784i bk13: 40743a 2575417i bk14: 40581a 2625450i bk15: 37417a 2772913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279727
Row_Buffer_Locality_read = 0.279631
Row_Buffer_Locality_write = 0.345078
Bank_Level_Parallism = 11.061272
Bank_Level_Parallism_Col = 2.225319
Bank_Level_Parallism_Ready = 1.081057
write_to_read_ratio_blp_rw_average = 0.022712
GrpLevelPara = 1.958204 

BW Util details:
bwutil = 0.385540 
total_CMD = 6832320 
util_bw = 2634132 
Wasted_Col = 3418635 
Wasted_Row = 152483 
Idle = 627070 

BW Util Bottlenecks: 
RCDc_limit = 6486549 
RCDWRc_limit = 3743 
WTRc_limit = 56366 
RTWc_limit = 241208 
CCDLc_limit = 714279 
rwq = 0 
CCDLc_limit_alone = 694111 
WTRc_limit_alone = 52872 
RTWc_limit_alone = 224534 

Commands details: 
total_CMD = 6832320 
n_nop = 5471184 
Read = 655161 
Write = 0 
L2_Alloc = 0 
L2_WB = 3372 
n_act = 472600 
n_pre = 472584 
n_ref = 0 
n_req = 656126 
total_req = 658533 

Dual Bus Interface Util: 
issued_total_row = 945184 
issued_total_col = 658533 
Row_Bus_Util =  0.138340 
CoL_Bus_Util = 0.096385 
Either_Row_CoL_Bus_Util = 0.199220 
Issued_on_Two_Bus_Simul_Util = 0.035505 
issued_two_Eff = 0.178220 
queue_avg = 33.573971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.574
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5455604 n_act=475249 n_pre=475233 n_ref_event=0 n_req=663958 n_rd=662996 n_rd_L2_A=0 n_write=0 n_wr_bk=3381 bw_util=0.3901
n_activity=6307224 dram_eff=0.4226
bk0: 42709a 2445435i bk1: 40660a 2534683i bk2: 44755a 2354425i bk3: 43841a 2453605i bk4: 42906a 2463020i bk5: 40360a 2586325i bk6: 38850a 2727588i bk7: 38486a 2755931i bk8: 43106a 2431558i bk9: 41964a 2555749i bk10: 42324a 2504831i bk11: 41107a 2596506i bk12: 42672a 2455581i bk13: 40278a 2610586i bk14: 39598a 2584324i bk15: 39380a 2701199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284233
Row_Buffer_Locality_read = 0.284137
Row_Buffer_Locality_write = 0.350312
Bank_Level_Parallism = 11.147019
Bank_Level_Parallism_Col = 2.238906
Bank_Level_Parallism_Ready = 1.083229
write_to_read_ratio_blp_rw_average = 0.023361
GrpLevelPara = 1.967988 

BW Util details:
bwutil = 0.390132 
total_CMD = 6832320 
util_bw = 2665508 
Wasted_Col = 3406587 
Wasted_Row = 143274 
Idle = 616951 

BW Util Bottlenecks: 
RCDc_limit = 6480351 
RCDWRc_limit = 3741 
WTRc_limit = 58129 
RTWc_limit = 250778 
CCDLc_limit = 724747 
rwq = 0 
CCDLc_limit_alone = 703861 
WTRc_limit_alone = 54507 
RTWc_limit_alone = 233514 

Commands details: 
total_CMD = 6832320 
n_nop = 5455604 
Read = 662996 
Write = 0 
L2_Alloc = 0 
L2_WB = 3381 
n_act = 475249 
n_pre = 475233 
n_ref = 0 
n_req = 663958 
total_req = 666377 

Dual Bus Interface Util: 
issued_total_row = 950482 
issued_total_col = 666377 
Row_Bus_Util =  0.139116 
CoL_Bus_Util = 0.097533 
Either_Row_CoL_Bus_Util = 0.201501 
Issued_on_Two_Bus_Simul_Util = 0.035148 
issued_two_Eff = 0.174432 
queue_avg = 34.578133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5462846 n_act=474753 n_pre=474737 n_ref_event=0 n_req=663778 n_rd=662813 n_rd_L2_A=0 n_write=0 n_wr_bk=3390 bw_util=0.39
n_activity=6303260 dram_eff=0.4228
bk0: 41969a 2443039i bk1: 40294a 2536079i bk2: 45118a 2356890i bk3: 43314a 2407026i bk4: 42662a 2435968i bk5: 41769a 2494960i bk6: 39766a 2633980i bk7: 37959a 2737592i bk8: 43119a 2413295i bk9: 41513a 2471640i bk10: 42591a 2473749i bk11: 41083a 2575015i bk12: 42719a 2450949i bk13: 40952a 2503240i bk14: 39042a 2577939i bk15: 38943a 2640609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284786
Row_Buffer_Locality_read = 0.284653
Row_Buffer_Locality_write = 0.376166
Bank_Level_Parallism = 11.258598
Bank_Level_Parallism_Col = 2.251204
Bank_Level_Parallism_Ready = 1.082757
write_to_read_ratio_blp_rw_average = 0.025962
GrpLevelPara = 1.976245 

BW Util details:
bwutil = 0.390030 
total_CMD = 6832320 
util_bw = 2664812 
Wasted_Col = 3397313 
Wasted_Row = 146366 
Idle = 623829 

BW Util Bottlenecks: 
RCDc_limit = 6462785 
RCDWRc_limit = 3533 
WTRc_limit = 55326 
RTWc_limit = 279467 
CCDLc_limit = 731638 
rwq = 0 
CCDLc_limit_alone = 708989 
WTRc_limit_alone = 51774 
RTWc_limit_alone = 260370 

Commands details: 
total_CMD = 6832320 
n_nop = 5462846 
Read = 662813 
Write = 0 
L2_Alloc = 0 
L2_WB = 3390 
n_act = 474753 
n_pre = 474737 
n_ref = 0 
n_req = 663778 
total_req = 666203 

Dual Bus Interface Util: 
issued_total_row = 949490 
issued_total_col = 666203 
Row_Bus_Util =  0.138970 
CoL_Bus_Util = 0.097508 
Either_Row_CoL_Bus_Util = 0.200441 
Issued_on_Two_Bus_Simul_Util = 0.036037 
issued_two_Eff = 0.179791 
queue_avg = 35.354366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.3544
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5462041 n_act=473910 n_pre=473894 n_ref_event=0 n_req=665407 n_rd=664439 n_rd_L2_A=0 n_write=0 n_wr_bk=3392 bw_util=0.391
n_activity=6300683 dram_eff=0.424
bk0: 41405a 2520405i bk1: 41893a 2452572i bk2: 44676a 2392468i bk3: 44686a 2341624i bk4: 41041a 2553156i bk5: 42463a 2504349i bk6: 38153a 2750206i bk7: 39314a 2697082i bk8: 42243a 2537829i bk9: 43282a 2427935i bk10: 42231a 2543683i bk11: 42875a 2516205i bk12: 40336a 2543400i bk13: 41779a 2499493i bk14: 38299a 2728092i bk15: 39763a 2600436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287804
Row_Buffer_Locality_read = 0.287712
Row_Buffer_Locality_write = 0.351240
Bank_Level_Parallism = 11.188212
Bank_Level_Parallism_Col = 2.235459
Bank_Level_Parallism_Ready = 1.081598
write_to_read_ratio_blp_rw_average = 0.021122
GrpLevelPara = 1.965812 

BW Util details:
bwutil = 0.390983 
total_CMD = 6832320 
util_bw = 2671324 
Wasted_Col = 3383279 
Wasted_Row = 152065 
Idle = 625652 

BW Util Bottlenecks: 
RCDc_limit = 6431282 
RCDWRc_limit = 3745 
WTRc_limit = 54260 
RTWc_limit = 227840 
CCDLc_limit = 732593 
rwq = 0 
CCDLc_limit_alone = 714116 
WTRc_limit_alone = 51068 
RTWc_limit_alone = 212555 

Commands details: 
total_CMD = 6832320 
n_nop = 5462041 
Read = 664439 
Write = 0 
L2_Alloc = 0 
L2_WB = 3392 
n_act = 473910 
n_pre = 473894 
n_ref = 0 
n_req = 665407 
total_req = 667831 

Dual Bus Interface Util: 
issued_total_row = 947804 
issued_total_col = 667831 
Row_Bus_Util =  0.138724 
CoL_Bus_Util = 0.097746 
Either_Row_CoL_Bus_Util = 0.200558 
Issued_on_Two_Bus_Simul_Util = 0.035911 
issued_two_Eff = 0.179056 
queue_avg = 35.020084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.0201
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6832320 n_nop=5470619 n_act=472494 n_pre=472478 n_ref_event=0 n_req=656504 n_rd=655555 n_rd_L2_A=0 n_write=0 n_wr_bk=3305 bw_util=0.3857
n_activity=6304795 dram_eff=0.418
bk0: 39774a 2585163i bk1: 41933a 2498374i bk2: 43594a 2481105i bk3: 44591a 2409147i bk4: 40003a 2655148i bk5: 42469a 2512000i bk6: 37636a 2780477i bk7: 38999a 2720072i bk8: 40427a 2609205i bk9: 43100a 2481372i bk10: 40835a 2626943i bk11: 42211a 2553783i bk12: 39494a 2673754i bk13: 41647a 2536379i bk14: 38465a 2733207i bk15: 40377a 2605019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280303
Row_Buffer_Locality_read = 0.280184
Row_Buffer_Locality_write = 0.362487
Bank_Level_Parallism = 11.040636
Bank_Level_Parallism_Col = 2.227558
Bank_Level_Parallism_Ready = 1.081823
write_to_read_ratio_blp_rw_average = 0.023612
GrpLevelPara = 1.960264 

BW Util details:
bwutil = 0.385731 
total_CMD = 6832320 
util_bw = 2635440 
Wasted_Col = 3421253 
Wasted_Row = 154295 
Idle = 621332 

BW Util Bottlenecks: 
RCDc_limit = 6484317 
RCDWRc_limit = 3604 
WTRc_limit = 52656 
RTWc_limit = 251720 
CCDLc_limit = 714940 
rwq = 0 
CCDLc_limit_alone = 694379 
WTRc_limit_alone = 49351 
RTWc_limit_alone = 234464 

Commands details: 
total_CMD = 6832320 
n_nop = 5470619 
Read = 655555 
Write = 0 
L2_Alloc = 0 
L2_WB = 3305 
n_act = 472494 
n_pre = 472478 
n_ref = 0 
n_req = 656504 
total_req = 658860 

Dual Bus Interface Util: 
issued_total_row = 944972 
issued_total_col = 658860 
Row_Bus_Util =  0.138309 
CoL_Bus_Util = 0.096433 
Either_Row_CoL_Bus_Util = 0.199303 
Issued_on_Two_Bus_Simul_Util = 0.035439 
issued_two_Eff = 0.177815 
queue_avg = 33.811302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 926570, Miss = 321410, Miss_rate = 0.347, Pending_hits = 652, Reservation_fails = 21
L2_cache_bank[1]: Access = 918035, Miss = 329338, Miss_rate = 0.359, Pending_hits = 555, Reservation_fails = 14767
L2_cache_bank[2]: Access = 922091, Miss = 327925, Miss_rate = 0.356, Pending_hits = 562, Reservation_fails = 1575
L2_cache_bank[3]: Access = 924032, Miss = 325248, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 9704
L2_cache_bank[4]: Access = 921516, Miss = 323882, Miss_rate = 0.351, Pending_hits = 584, Reservation_fails = 1379
L2_cache_bank[5]: Access = 923460, Miss = 325901, Miss_rate = 0.353, Pending_hits = 512, Reservation_fails = 438
L2_cache_bank[6]: Access = 918221, Miss = 319524, Miss_rate = 0.348, Pending_hits = 561, Reservation_fails = 2798
L2_cache_bank[7]: Access = 921954, Miss = 325822, Miss_rate = 0.353, Pending_hits = 465, Reservation_fails = 684
L2_cache_bank[8]: Access = 926265, Miss = 325853, Miss_rate = 0.352, Pending_hits = 680, Reservation_fails = 22006
L2_cache_bank[9]: Access = 918978, Miss = 320737, Miss_rate = 0.349, Pending_hits = 571, Reservation_fails = 6438
L2_cache_bank[10]: Access = 922424, Miss = 325240, Miss_rate = 0.353, Pending_hits = 526, Reservation_fails = 11900
L2_cache_bank[11]: Access = 920655, Miss = 321882, Miss_rate = 0.350, Pending_hits = 433, Reservation_fails = 287
L2_cache_bank[12]: Access = 925150, Miss = 329776, Miss_rate = 0.356, Pending_hits = 716, Reservation_fails = 6783
L2_cache_bank[13]: Access = 927169, Miss = 329835, Miss_rate = 0.356, Pending_hits = 598, Reservation_fails = 3016
L2_cache_bank[14]: Access = 924279, Miss = 329166, Miss_rate = 0.356, Pending_hits = 581, Reservation_fails = 10867
L2_cache_bank[15]: Access = 921665, Miss = 326080, Miss_rate = 0.354, Pending_hits = 698, Reservation_fails = 4122
L2_cache_bank[16]: Access = 931445, Miss = 336968, Miss_rate = 0.362, Pending_hits = 787, Reservation_fails = 62761
L2_cache_bank[17]: Access = 921059, Miss = 326120, Miss_rate = 0.354, Pending_hits = 607, Reservation_fails = 23091
L2_cache_bank[18]: Access = 927377, Miss = 337047, Miss_rate = 0.363, Pending_hits = 684, Reservation_fails = 38582
L2_cache_bank[19]: Access = 931737, Miss = 325867, Miss_rate = 0.350, Pending_hits = 532, Reservation_fails = 27177
L2_cache_bank[20]: Access = 928388, Miss = 328462, Miss_rate = 0.354, Pending_hits = 388, Reservation_fails = 771
L2_cache_bank[21]: Access = 930620, Miss = 336093, Miss_rate = 0.361, Pending_hits = 437, Reservation_fails = 13727
L2_cache_bank[22]: Access = 919022, Miss = 320273, Miss_rate = 0.348, Pending_hits = 423, Reservation_fails = 423
L2_cache_bank[23]: Access = 918951, Miss = 335362, Miss_rate = 0.365, Pending_hits = 679, Reservation_fails = 17519
L2_total_cache_accesses = 22171063
L2_total_cache_misses = 7853811
L2_total_cache_miss_rate = 0.3542
L2_total_cache_pending_hits = 13893
L2_total_cache_reservation_fails = 280836
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14226943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5731917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 280836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2120852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22093578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 234
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 265839
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14763
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=22171063
icnt_total_pkts_simt_to_mem=22171063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22171063
Req_Network_cycles = 2664232
Req_Network_injected_packets_per_cycle =       8.3217 
Req_Network_conflicts_per_cycle =       9.4782
Req_Network_conflicts_per_cycle_util =      10.2213
Req_Bank_Level_Parallism =       8.9741
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.9978
Req_Network_out_buffer_full_per_cycle =       0.2327
Req_Network_out_buffer_avg_util =      22.0205

Reply_Network_injected_packets_num = 22171063
Reply_Network_cycles = 2664232
Reply_Network_injected_packets_per_cycle =        8.3217
Reply_Network_conflicts_per_cycle =        5.3936
Reply_Network_conflicts_per_cycle_util =       5.8262
Reply_Bank_Level_Parallism =       8.9892
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0835
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2774
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 44 min, 28 sec (20668 sec)
gpgpu_simulation_rate = 12513 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
gpgpu_silicon_slowdown = 10664062x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe01f6e83c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe01f6e830..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592d4a01dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z8shortcutiPi'
Destroy streams for kernel 10: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 10 
gpu_sim_cycle = 7482
gpu_sim_insn = 1492708
gpu_ipc =     199.5065
gpu_tot_sim_cycle = 2671714
gpu_tot_sim_insn = 260117553
gpu_tot_ipc =      97.3598
gpu_tot_issued_cta = 3430
gpu_occupancy = 86.6823% 
gpu_tot_occupancy = 83.6693% 
max_total_param_size = 0
gpu_stall_dramfull = 5821983
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4711
partiton_level_parallism_total  =       8.3026
partiton_level_parallism_util =       8.7566
partiton_level_parallism_util_total  =      10.2555
L2_BW  =      64.2590 GB/Sec
L2_BW_total  =     362.6559 GB/Sec
gpu_total_sim_rate=12567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1029032, Miss = 681307, Miss_rate = 0.662, Pending_hits = 11663, Reservation_fails = 2168975
	L1D_cache_core[1]: Access = 1058257, Miss = 732209, Miss_rate = 0.692, Pending_hits = 12658, Reservation_fails = 2287956
	L1D_cache_core[2]: Access = 1036832, Miss = 709804, Miss_rate = 0.685, Pending_hits = 11753, Reservation_fails = 2218854
	L1D_cache_core[3]: Access = 1127462, Miss = 794558, Miss_rate = 0.705, Pending_hits = 12915, Reservation_fails = 2405589
	L1D_cache_core[4]: Access = 1034969, Miss = 735183, Miss_rate = 0.710, Pending_hits = 12771, Reservation_fails = 2246263
	L1D_cache_core[5]: Access = 1077496, Miss = 770765, Miss_rate = 0.715, Pending_hits = 12747, Reservation_fails = 2313271
	L1D_cache_core[6]: Access = 998314, Miss = 741666, Miss_rate = 0.743, Pending_hits = 12280, Reservation_fails = 2321885
	L1D_cache_core[7]: Access = 948086, Miss = 677801, Miss_rate = 0.715, Pending_hits = 10978, Reservation_fails = 2143334
	L1D_cache_core[8]: Access = 1048112, Miss = 741116, Miss_rate = 0.707, Pending_hits = 12542, Reservation_fails = 2306297
	L1D_cache_core[9]: Access = 1008720, Miss = 685426, Miss_rate = 0.680, Pending_hits = 12214, Reservation_fails = 2349265
	L1D_cache_core[10]: Access = 1099555, Miss = 787211, Miss_rate = 0.716, Pending_hits = 13973, Reservation_fails = 2376088
	L1D_cache_core[11]: Access = 1047242, Miss = 732950, Miss_rate = 0.700, Pending_hits = 11928, Reservation_fails = 2262227
	L1D_cache_core[12]: Access = 1091156, Miss = 767347, Miss_rate = 0.703, Pending_hits = 12175, Reservation_fails = 2351803
	L1D_cache_core[13]: Access = 1094473, Miss = 760515, Miss_rate = 0.695, Pending_hits = 12892, Reservation_fails = 2208206
	L1D_cache_core[14]: Access = 1049969, Miss = 718458, Miss_rate = 0.684, Pending_hits = 12013, Reservation_fails = 2221035
	L1D_cache_core[15]: Access = 1055869, Miss = 759913, Miss_rate = 0.720, Pending_hits = 12995, Reservation_fails = 2408709
	L1D_cache_core[16]: Access = 999947, Miss = 681257, Miss_rate = 0.681, Pending_hits = 11357, Reservation_fails = 2308517
	L1D_cache_core[17]: Access = 1057350, Miss = 776528, Miss_rate = 0.734, Pending_hits = 13128, Reservation_fails = 2368951
	L1D_cache_core[18]: Access = 1024961, Miss = 737217, Miss_rate = 0.719, Pending_hits = 12718, Reservation_fails = 2279966
	L1D_cache_core[19]: Access = 1092369, Miss = 791735, Miss_rate = 0.725, Pending_hits = 13021, Reservation_fails = 2276974
	L1D_cache_core[20]: Access = 1012368, Miss = 698034, Miss_rate = 0.690, Pending_hits = 11665, Reservation_fails = 2101612
	L1D_cache_core[21]: Access = 1035809, Miss = 727260, Miss_rate = 0.702, Pending_hits = 12568, Reservation_fails = 2255166
	L1D_cache_core[22]: Access = 1091231, Miss = 738898, Miss_rate = 0.677, Pending_hits = 12566, Reservation_fails = 2171982
	L1D_cache_core[23]: Access = 1065952, Miss = 713382, Miss_rate = 0.669, Pending_hits = 12574, Reservation_fails = 2172725
	L1D_cache_core[24]: Access = 1085291, Miss = 777589, Miss_rate = 0.716, Pending_hits = 12247, Reservation_fails = 2294949
	L1D_cache_core[25]: Access = 985030, Miss = 659834, Miss_rate = 0.670, Pending_hits = 10572, Reservation_fails = 1969648
	L1D_cache_core[26]: Access = 1014924, Miss = 682407, Miss_rate = 0.672, Pending_hits = 11357, Reservation_fails = 2093043
	L1D_cache_core[27]: Access = 1108228, Miss = 772001, Miss_rate = 0.697, Pending_hits = 12396, Reservation_fails = 2288582
	L1D_cache_core[28]: Access = 1127570, Miss = 827553, Miss_rate = 0.734, Pending_hits = 13663, Reservation_fails = 2263094
	L1D_cache_core[29]: Access = 1019334, Miss = 725185, Miss_rate = 0.711, Pending_hits = 11753, Reservation_fails = 2218400
	L1D_total_cache_accesses = 31525908
	L1D_total_cache_misses = 22105109
	L1D_total_cache_miss_rate = 0.7012
	L1D_total_cache_pending_hits = 370082
	L1D_total_cache_reservation_fails = 67653366
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.300
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8973756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 370082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20579470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67648396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1525115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 370082
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31448423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9741654
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57906742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4970
ctas_completed 3430, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9346, 11030, 9342, 10086, 11702, 11579, 12298, 12254, 10701, 10475, 10828, 11812, 11284, 11778, 11881, 11269, 10568, 11015, 10491, 10898, 12295, 10853, 10550, 11908, 12303, 11348, 12347, 12981, 13079, 12829, 13164, 12901, 
gpgpu_n_tot_thrd_icount = 357587872
gpgpu_n_tot_w_icount = 11174621
gpgpu_n_stall_shd_mem = 25480514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22104585
gpgpu_n_mem_write_global = 77485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61118024
gpgpu_n_store_insn = 596202
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3073280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24474130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1006384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3743748	W0_Idle:2736127	W0_Scoreboard:276915488	W1:3229	W2:192147	W3:3915	W4:202232	W5:5504	W6:1080556	W7:2044	W8:245760	W9:2943	W10:182618	W11:4224	W12:533852	W13:1810	W14:335830	W15:1758	W16:171762	W17:2548	W18:293321	W19:2826	W20:416657	W21:1549	W22:153233	W23:2071	W24:194956	W25:3272	W26:615019	W27:33354	W28:116601	W29:29487	W30:134196	W31:50096	W32:6155251
single_issue_nums: WS0:2795793	WS1:2792145	WS2:2772386	WS3:2814297	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 176836680 {8:22104585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3099400 {40:77485,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 884183400 {40:22104585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 619880 {8:77485,}
maxmflatency = 8834 
max_icnt2mem_latency = 5235 
maxmrqlatency = 6013 
max_icnt2sh_latency = 360 
averagemflatency = 679 
avg_icnt2mem_latency = 251 
avg_mrq_latency = 134 
avg_icnt2sh_latency = 19 
mrq_lat_table:1821833 	62748 	130263 	273031 	507389 	765328 	1161634 	1668630 	1320855 	138421 	13513 	8997 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2649740 	12064967 	3212434 	3073827 	1036522 	144568 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8341449 	5364534 	3596694 	1589757 	2206481 	822350 	258718 	2087 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9317617 	3073446 	2874452 	2727862 	2303379 	1446286 	427620 	11408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1375 	212 	1005 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        36        33        12        10        12        12 
dram[1]:        64        64        64        64        64        64        64        64        64        64        29        39        21        12        12        13 
dram[2]:        64        64        64        64        64        64        64        64        64        64        39        34        15        13        11        13 
dram[3]:        64        64        64        63        64        64        64        64        64        64        22        35        18        20        14        13 
dram[4]:        64        64        64        64        64        64        64        64        64        64        27        33        21        18        12        12 
dram[5]:        64        64        64        64        62        64        64        64        64        64        38        37        25        24        12        14 
dram[6]:        64        64        64        63        64        64        64        64        64        64        26        32        26        19        16        16 
dram[7]:        64        64        62        64        64        64        64        64        64        64        43        28        25        18        16        15 
dram[8]:        64        64        64        64        64        62        63        63        64        64        35        45        12        12        13        17 
dram[9]:        64        64        64        64        64        64        62        62        64        64        34        32        12        12        16        14 
dram[10]:        64        64        64        64        64        64        64        64        64        64        36        29        17        12        17        16 
dram[11]:        64        64        64        64        64        64        64        64        64        64        38        41        12         9        16        16 
maximum service time to same row:
dram[0]:      6705      6705      6834      6825      6920     16502      6986      6981      7096      7223      7014      6953      6809      6802      6831      6845 
dram[1]:      6499      6519      6543      6555      6675      6676      6792      6910      6800      7101      6904      6808      6685      6550      6735     13544 
dram[2]:      6571      6741      6553      6572      6651      6655      6798      6766      6860      6973      6751      6790      6561      6569      6607      6573 
dram[3]:      7875      6779      6809      6594      6754      6808      6903      6956      7240      7340      6849      6931      6593      6593      6664      6857 
dram[4]:      6761      6807      6837      6864      6899      6951      7001      6960      7063      7118      6987      6935      6814      6800     21299      6880 
dram[5]:      6755      6605      6670      6873      6780      6859      6920      6911      6987      7103      6931      6889      6669      6669      6701     14474 
dram[6]:      6785      6677      6739      6844      6931     10258      6927      6919      7012      7067      6985      6932     12964      6793      6805      6746 
dram[7]:      6713      6791      6743      6759      6974      6922      7027      7067      7074      7240      6991      7117      6933      6874      6772     13500 
dram[8]:      6532      6621      6821      6643      6781     14197      6877      6868      7000      7117      6857      6968      6667      6649      6650      6687 
dram[9]:      6510      6547      6595      6708      6814      6786      6872      6874      7005      7091      6887      6867      6667      6651      6883     20960 
dram[10]:      6764      6664      6838      6734      6942     16783      6911      6934      7248      7104      6931      6957      6782      6756      6929      6773 
dram[11]:      6704      6671      6797      6720      6912      6915      6990      7007      7074      7314      7017      6957      6792      6750      8190     10088 
average row accesses per activate:
dram[0]:  1.355217  1.432870  1.424029  1.466169  1.393591  1.398964  1.344997  1.338273  1.383086  1.409346  1.390826  1.415668  1.362155  1.363588  1.332013  1.362289 
dram[1]:  1.375910  1.386871  1.451194  1.449520  1.385214  1.403916  1.332218  1.333041  1.383363  1.406992  1.390181  1.421302  1.359101  1.363759  1.358926  1.342352 
dram[2]:  1.382040  1.395285  1.456024  1.468895  1.413484  1.384579  1.334268  1.339741  1.394254  1.401358  1.386428  1.382861  1.385653  1.357908  1.349728  1.359054 
dram[3]:  1.371513  1.378250  1.395772  1.470300  1.405380  1.395972  1.332515  1.330945  1.372577  1.397524  1.385689  1.379841  1.367290  1.362558  1.341548  1.328784 
dram[4]:  1.409037  1.383937  1.425133  1.445016  1.401010  1.395643  1.362858  1.330744  1.401108  1.364812  1.387754  1.380962  1.372654  1.382109  1.340082  1.328723 
dram[5]:  1.397451  1.402048  1.434063  1.409610  1.399784  1.368818  1.351071  1.346032  1.411563  1.398072  1.399430  1.372935  1.344139  1.368750  1.327546  1.340610 
dram[6]:  1.392374  1.426958  1.482158  1.438537  1.401902  1.387223  1.350849  1.354643  1.389725  1.427101  1.404090  1.386716  1.387752  1.366346  1.348343  1.322746 
dram[7]:  1.407508  1.392992  1.435701  1.460465  1.366843  1.391025  1.356880  1.357264  1.426092  1.410381  1.383632  1.384810  1.375476  1.369673  1.390367  1.321324 
dram[8]:  1.429787  1.375784  1.472962  1.468347  1.433649  1.380506  1.344311  1.348821  1.417960  1.423604  1.402334  1.389516  1.400105  1.367083  1.347022  1.366638 
dram[9]:  1.393056  1.374112  1.491611  1.447076  1.437254  1.413378  1.375737  1.340243  1.429795  1.410409  1.415711  1.396102  1.410489  1.377060  1.325305  1.347277 
dram[10]:  1.403678  1.403996  1.472620  1.458706  1.412433  1.423149  1.345400  1.357015  1.429560  1.445832  1.432361  1.438109  1.375047  1.389000  1.339671  1.351824 
dram[11]:  1.365958  1.414011  1.459459  1.473133  1.375364  1.417693  1.328876  1.345046  1.379129  1.437542  1.386460  1.419700  1.350389  1.372865  1.346403  1.372961 
average row locality = 7872851/5666075 = 1.389472
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39652     42367     42698     43895     40680     41251     38061     38218     40901     41314     41248     42214     40135     40616     38331     39776 
dram[1]:     40552     40660     44057     43589     41044     40799     38570     37929     41310     41235     41724     42239     41043     40481     39937     38638 
dram[2]:     40054     40896     43268     44185     41677     40769     37976     38264     40711     41224     40463     41159     41347     40618     38711     39110 
dram[3]:     39906     39849     41391     44342     41056     41735     37904     38209     39938     41364     40950     41259     40479     40847     38205     38543 
dram[4]:     41288     40086     42680     42629     41285     40745     39232     37458     41437     39928     40476     40810     40601     40909     39175     38512 
dram[5]:     41058     41013     43172     42622     41438     40014     38782     38234     41936     41426     41682     40075     39460     40030     38068     38802 
dram[6]:     41083     42653     44543     43627     41347     41297     38749     39171     41511     42784     41949     41514     41431     40641     39481     38464 
dram[7]:     41292     40919     43171     44189     40503     41054     39004     39026     42585     41484     41184     41520     41158     40757     40597     37432 
dram[8]:     42773     40722     44819     43905     42970     40420     38912     38542     43159     42022     42352     41148     42679     40287     39611     39394 
dram[9]:     42030     40356     45182     43377     42722     41830     39822     38016     43163     41560     42625     41114     42729     40957     39058     38957 
dram[10]:     41466     41954     44738     44749     41102     42525     38214     39374     42291     43334     42263     42903     40347     41791     38315     39779 
dram[11]:     39836     41996     43657     44654     40066     42532     37694     39056     40477     43156     40867     42245     39502     41655     38478     40393 
total dram reads = 7861378
bank skew: 45182/37432 = 1.21
chip skew: 665145/645977 = 1.03
number of total write accesses:
dram[0]:       229       237       234       234       246       237       236       232       235       228       269       269       219       227        41        40 
dram[1]:       232       247       233       247       232       235       233       231       222       207       253       266       221       225        39        38 
dram[2]:       239       234       244       232       238       229       247       239       214       214       255       261       204       214        36        36 
dram[3]:       235       219       232       228       232       240       236       229       217       219       249       248       232       198        36        36 
dram[4]:       227       227       233       233       231       233       237       230       210       217       257       271       226       216        34        32 
dram[5]:       236       239       225       220       237       232       222       232       215       216       263       268       203       226        37        38 
dram[6]:       241       228       230       236       234       243       234       239       215       209       267       278       206       222        49        54 
dram[7]:       223       227       238       239       245       260       234       233       212       223       256       262       211       205        54        50 
dram[8]:       232       216       236       246       252       248       243       231       213       225       260       261       218       204        49        47 
dram[9]:       217       213       243       245       249       246       249       236       226       221       262       269       208       213        46        47 
dram[10]:       216       220       225       234       245       246       249       237       223       238       259       265       232       191        57        55 
dram[11]:       221       237       232       223       225       229       238       231       228       234       261       266       189       173        62        56 
total dram writes = 40244
bank skew: 278/32 = 8.69
chip skew: 3413/3286 = 1.04
average mf latency per bank:
dram[0]:       1702      1734      1696      1747      1658      1703      1628      1697      1613      1674      1581      1624      1629      1647      1644      1672
dram[1]:       2069      1974      2039      1923      1948      1875      1885      1819      1910      1797      1847      1749      1889      1804      1979      1857
dram[2]:       1764      1671      1769      1676      1669      1618      1715      1611      1671      1600      1646      1557      1633      1593      1700      1615
dram[3]:       2063      1842      2057      1824      1966      1721      1942      1742      1918      1729      1838      1656      1893      1685      1963      1761
dram[4]:       1966      1776      1969      1770      1886      1705      1868      1713      1842      1689      1794      1615      1820      1672      1858      1693
dram[5]:       1712      1633      1694      1625      1638      1588      1663      1580      1635      1547      1565      1509      1598      1539      1648      1550
dram[6]:       2801      2044      2717      2026      2568      1914      2581      1911      2528      1911      2395      1822      2514      1887      2692      1980
dram[7]:       2299      2419      2298      2343      2101      2187      2084      2221      2071      2190      1995      2050      2072      2175      2175      2297
dram[8]:       2409      1975      2416      1983      2314      1901      2295      1885      2263      1871      2168      1778      2261      1870      2372      1926
dram[9]:       2226      2040      2177      2084      2143      2011      2115      2007      2089      1996      2013      1883      2075      1980      2111      2063
dram[10]:       1665      1785      1640      1762      1639      1758      1625      1752      1574      1740      1540      1668      1658      1717      1598      1736
dram[11]:       1960      2405      1952      2396      1956      2237      1938      2195      1880      2208      1813      2147      1893      2197      1943      2342
maximum mf latency per bank:
dram[0]:       5796      5124      4940      4634      5716      4196      5850      4403      3945      4667      5944      4729      4500      4368      4013      4358
dram[1]:       5344      5278      6393      6369      4721      5841      4585      4428      4933      4381      4751      5924      5088      4605      4731      4461
dram[2]:       5946      4966      5012      4873      3954      4607      4858      4563      4231      4078      5256      3793      4082      4511      4909      3731
dram[3]:       6509      6382      6665      5657      6033      4398      5084      5521      6132      4106      4951      4355      5397      4085      4894      4199
dram[4]:       5285      5262      4848      4493      5591      4620      5526      5533      4293      4375      5176      4317      7550      5713      4579      4322
dram[5]:       6470      4707      4757      5467      4229      5229      4327      6181      4133      3982      4436      5514      4158      5038      4225      4075
dram[6]:       7531      4921      7245      5843      8458      5013      6206      6662      6839      4458      6668      5003      7583      4167      6468      4199
dram[7]:       7186      6535      7309      6164      5840      6759      5147      6062      5058      6025      4883      6218      4939      6204      6531      6386
dram[8]:       8046      6800      8090      5952      8834      5951      7970      4258      6549      4216      6351      4283      6645      6385      7651      4294
dram[9]:       5704      6070      7570      6252      5695      5582      7717      5341      5694      5441      5586      6655      5872      5560      8499      5554
dram[10]:       4679      4518      4858      6455      4617      4265      3925      5390      4091      4225      4111      4568      5293      4068      5716      4197
dram[11]:       5367      6428      4674      6733      4730      6553      5694      6645      4135      6778      6343      6725      4501      6439      5422      6557

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5495304 n_act=470590 n_pre=470574 n_ref_event=0 n_req=652341 n_rd=651357 n_rd_L2_A=0 n_write=0 n_wr_bk=3413 bw_util=0.3823
n_activity=6291620 dram_eff=0.4163
bk0: 39652a 2662663i bk1: 42367a 2590300i bk2: 42698a 2534065i bk3: 43895a 2521657i bk4: 40680a 2645326i bk5: 41251a 2647060i bk6: 38061a 2873877i bk7: 38218a 2823357i bk8: 40901a 2642403i bk9: 41314a 2640178i bk10: 41248a 2613578i bk11: 42214a 2600555i bk12: 40135a 2659556i bk13: 40616a 2655536i bk14: 38331a 2759269i bk15: 39776a 2699231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278630
Row_Buffer_Locality_read = 0.278526
Row_Buffer_Locality_write = 0.347561
Bank_Level_Parallism = 10.939286
Bank_Level_Parallism_Col = 2.225897
Bank_Level_Parallism_Ready = 1.081253
write_to_read_ratio_blp_rw_average = 0.023390
GrpLevelPara = 1.956059 

BW Util details:
bwutil = 0.382263 
total_CMD = 6851505 
util_bw = 2619080 
Wasted_Col = 3416463 
Wasted_Row = 159324 
Idle = 656638 

BW Util Bottlenecks: 
RCDc_limit = 6474481 
RCDWRc_limit = 3898 
WTRc_limit = 55418 
RTWc_limit = 254765 
CCDLc_limit = 712479 
rwq = 0 
CCDLc_limit_alone = 691527 
WTRc_limit_alone = 52145 
RTWc_limit_alone = 237086 

Commands details: 
total_CMD = 6851505 
n_nop = 5495304 
Read = 651357 
Write = 0 
L2_Alloc = 0 
L2_WB = 3413 
n_act = 470590 
n_pre = 470574 
n_ref = 0 
n_req = 652341 
total_req = 654770 

Dual Bus Interface Util: 
issued_total_row = 941164 
issued_total_col = 654770 
Row_Bus_Util =  0.137366 
CoL_Bus_Util = 0.095566 
Either_Row_CoL_Bus_Util = 0.197942 
Issued_on_Two_Bus_Simul_Util = 0.034990 
issued_two_Eff = 0.176768 
queue_avg = 32.475784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5493830 n_act=472980 n_pre=472964 n_ref_event=0 n_req=654775 n_rd=653807 n_rd_L2_A=0 n_write=0 n_wr_bk=3361 bw_util=0.3837
n_activity=6309931 dram_eff=0.4166
bk0: 40552a 2592866i bk1: 40660a 2589631i bk2: 44057a 2464066i bk3: 43589a 2500509i bk4: 41044a 2620782i bk5: 40799a 2682823i bk6: 38570a 2812357i bk7: 37929a 2840442i bk8: 41310a 2585311i bk9: 41235a 2618655i bk10: 41724a 2574332i bk11: 42239a 2580361i bk12: 41043a 2570895i bk13: 40481a 2634323i bk14: 39937a 2664181i bk15: 38638a 2752284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277660
Row_Buffer_Locality_read = 0.277528
Row_Buffer_Locality_write = 0.366736
Bank_Level_Parallism = 10.985620
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383663 
total_CMD = 6851505 
util_bw = 2628672 
Wasted_Col = 3428703 
Wasted_Row = 156281 
Idle = 637849 

BW Util Bottlenecks: 
RCDc_limit = 6505158 
RCDWRc_limit = 3620 
WTRc_limit = 55991 
RTWc_limit = 219252 
CCDLc_limit = 713163 
rwq = 0 
CCDLc_limit_alone = 694630 
WTRc_limit_alone = 52467 
RTWc_limit_alone = 204243 

Commands details: 
total_CMD = 6851505 
n_nop = 5493830 
Read = 653807 
Write = 0 
L2_Alloc = 0 
L2_WB = 3361 
n_act = 472980 
n_pre = 472964 
n_ref = 0 
n_req = 654775 
total_req = 657168 

Dual Bus Interface Util: 
issued_total_row = 945944 
issued_total_col = 657168 
Row_Bus_Util =  0.138064 
CoL_Bus_Util = 0.095916 
Either_Row_CoL_Bus_Util = 0.198157 
Issued_on_Two_Bus_Simul_Util = 0.035822 
issued_two_Eff = 0.180777 
queue_avg = 31.802603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5500269 n_act=469514 n_pre=469498 n_ref_event=0 n_req=651387 n_rd=650432 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.3817
n_activity=6291651 dram_eff=0.4156
bk0: 40054a 2680704i bk1: 40896a 2666124i bk2: 43268a 2543433i bk3: 44185a 2527361i bk4: 41677a 2655840i bk5: 40769a 2667407i bk6: 37976a 2844190i bk7: 38264a 2850166i bk8: 40711a 2722065i bk9: 41224a 2667296i bk10: 40463a 2707762i bk11: 41159a 2677501i bk12: 41347a 2643041i bk13: 40618a 2654096i bk14: 38711a 2794477i bk15: 39110a 2786590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.279224
Row_Buffer_Locality_read = 0.279131
Row_Buffer_Locality_write = 0.342408
Bank_Level_Parallism = 10.851737
Bank_Level_Parallism_Col = 2.214817
Bank_Level_Parallism_Ready = 1.082292
write_to_read_ratio_blp_rw_average = 0.021062
GrpLevelPara = 1.949973 

BW Util details:
bwutil = 0.381678 
total_CMD = 6851505 
util_bw = 2615072 
Wasted_Col = 3418310 
Wasted_Row = 163313 
Idle = 654810 

BW Util Bottlenecks: 
RCDc_limit = 6463590 
RCDWRc_limit = 3632 
WTRc_limit = 54879 
RTWc_limit = 227362 
CCDLc_limit = 707676 
rwq = 0 
CCDLc_limit_alone = 689336 
WTRc_limit_alone = 51571 
RTWc_limit_alone = 212330 

Commands details: 
total_CMD = 6851505 
n_nop = 5500269 
Read = 650432 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 469514 
n_pre = 469498 
n_ref = 0 
n_req = 651387 
total_req = 653768 

Dual Bus Interface Util: 
issued_total_row = 939012 
issued_total_col = 653768 
Row_Bus_Util =  0.137052 
CoL_Bus_Util = 0.095420 
Either_Row_CoL_Bus_Util = 0.197217 
Issued_on_Two_Bus_Simul_Util = 0.035254 
issued_two_Eff = 0.178758 
queue_avg = 31.630564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5498760 n_act=469985 n_pre=469969 n_ref_event=0 n_req=646905 n_rd=645977 n_rd_L2_A=0 n_write=0 n_wr_bk=3286 bw_util=0.379
n_activity=6298369 dram_eff=0.4123
bk0: 39906a 2721500i bk1: 39849a 2744236i bk2: 41391a 2636364i bk3: 44342a 2545725i bk4: 41056a 2695584i bk5: 41735a 2668730i bk6: 37904a 2864662i bk7: 38209a 2849237i bk8: 39938a 2745967i bk9: 41364a 2672828i bk10: 40950a 2719958i bk11: 41259a 2676714i bk12: 40479a 2702472i bk13: 40847a 2677611i bk14: 38205a 2846014i bk15: 38543a 2791040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.273502
Row_Buffer_Locality_read = 0.273386
Row_Buffer_Locality_write = 0.354526
Bank_Level_Parallism = 10.766770
Bank_Level_Parallism_Col = 2.206014
Bank_Level_Parallism_Ready = 1.081847
write_to_read_ratio_blp_rw_average = 0.021168
GrpLevelPara = 1.944661 

BW Util details:
bwutil = 0.379048 
total_CMD = 6851505 
util_bw = 2597052 
Wasted_Col = 3442329 
Wasted_Row = 161903 
Idle = 650221 

BW Util Bottlenecks: 
RCDc_limit = 6516759 
RCDWRc_limit = 3645 
WTRc_limit = 54392 
RTWc_limit = 222673 
CCDLc_limit = 698079 
rwq = 0 
CCDLc_limit_alone = 679794 
WTRc_limit_alone = 51209 
RTWc_limit_alone = 207571 

Commands details: 
total_CMD = 6851505 
n_nop = 5498760 
Read = 645977 
Write = 0 
L2_Alloc = 0 
L2_WB = 3286 
n_act = 469985 
n_pre = 469969 
n_ref = 0 
n_req = 646905 
total_req = 649263 

Dual Bus Interface Util: 
issued_total_row = 939954 
issued_total_col = 649263 
Row_Bus_Util =  0.137189 
CoL_Bus_Util = 0.094762 
Either_Row_CoL_Bus_Util = 0.197438 
Issued_on_Two_Bus_Simul_Util = 0.034514 
issued_two_Eff = 0.174809 
queue_avg = 31.155670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5501147 n_act=468930 n_pre=468914 n_ref_event=0 n_req=648171 n_rd=647251 n_rd_L2_A=0 n_write=0 n_wr_bk=3314 bw_util=0.3798
n_activity=6283608 dram_eff=0.4141
bk0: 41288a 2640087i bk1: 40086a 2702264i bk2: 42680a 2573964i bk3: 42629a 2602001i bk4: 41285a 2625813i bk5: 40745a 2653243i bk6: 39232a 2785843i bk7: 37458a 2865468i bk8: 41437a 2629679i bk9: 39928a 2689835i bk10: 40476a 2726758i bk11: 40810a 2663512i bk12: 40601a 2660071i bk13: 40909a 2666246i bk14: 39175a 2721384i bk15: 38512a 2760387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276549
Row_Buffer_Locality_read = 0.276415
Row_Buffer_Locality_write = 0.370652
Bank_Level_Parallism = 10.889390
Bank_Level_Parallism_Col = 2.210258
Bank_Level_Parallism_Ready = 1.082330
write_to_read_ratio_blp_rw_average = 0.019957
GrpLevelPara = 1.947669 

BW Util details:
bwutil = 0.379809 
total_CMD = 6851505 
util_bw = 2602260 
Wasted_Col = 3422933 
Wasted_Row = 161403 
Idle = 664909 

BW Util Bottlenecks: 
RCDc_limit = 6478780 
RCDWRc_limit = 3486 
WTRc_limit = 51329 
RTWc_limit = 218936 
CCDLc_limit = 697993 
rwq = 0 
CCDLc_limit_alone = 679319 
WTRc_limit_alone = 47944 
RTWc_limit_alone = 203647 

Commands details: 
total_CMD = 6851505 
n_nop = 5501147 
Read = 647251 
Write = 0 
L2_Alloc = 0 
L2_WB = 3314 
n_act = 468930 
n_pre = 468914 
n_ref = 0 
n_req = 648171 
total_req = 650565 

Dual Bus Interface Util: 
issued_total_row = 937844 
issued_total_col = 650565 
Row_Bus_Util =  0.136881 
CoL_Bus_Util = 0.094952 
Either_Row_CoL_Bus_Util = 0.197089 
Issued_on_Two_Bus_Simul_Util = 0.034744 
issued_two_Eff = 0.176287 
queue_avg = 32.011719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5498294 n_act=470132 n_pre=470116 n_ref_event=0 n_req=648735 n_rd=647812 n_rd_L2_A=0 n_write=0 n_wr_bk=3309 bw_util=0.3801
n_activity=6297335 dram_eff=0.4136
bk0: 41058a 2658547i bk1: 41013a 2620399i bk2: 43172a 2533176i bk3: 42622a 2548547i bk4: 41438a 2648458i bk5: 40014a 2735040i bk6: 38782a 2839631i bk7: 38234a 2860913i bk8: 41936a 2628288i bk9: 41426a 2637711i bk10: 41682a 2669002i bk11: 40075a 2748758i bk12: 39460a 2762162i bk13: 40030a 2718670i bk14: 38068a 2813164i bk15: 38802a 2775327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275325
Row_Buffer_Locality_read = 0.275211
Row_Buffer_Locality_write = 0.355363
Bank_Level_Parallism = 10.831366
Bank_Level_Parallism_Col = 2.202749
Bank_Level_Parallism_Ready = 1.081488
write_to_read_ratio_blp_rw_average = 0.018617
GrpLevelPara = 1.942005 

BW Util details:
bwutil = 0.380133 
total_CMD = 6851505 
util_bw = 2604484 
Wasted_Col = 3434284 
Wasted_Row = 159691 
Idle = 653046 

BW Util Bottlenecks: 
RCDc_limit = 6503955 
RCDWRc_limit = 3689 
WTRc_limit = 52272 
RTWc_limit = 200215 
CCDLc_limit = 699225 
rwq = 0 
CCDLc_limit_alone = 682100 
WTRc_limit_alone = 49039 
RTWc_limit_alone = 186323 

Commands details: 
total_CMD = 6851505 
n_nop = 5498294 
Read = 647812 
Write = 0 
L2_Alloc = 0 
L2_WB = 3309 
n_act = 470132 
n_pre = 470116 
n_ref = 0 
n_req = 648735 
total_req = 651121 

Dual Bus Interface Util: 
issued_total_row = 940248 
issued_total_col = 651121 
Row_Bus_Util =  0.137232 
CoL_Bus_Util = 0.095033 
Either_Row_CoL_Bus_Util = 0.197506 
Issued_on_Two_Bus_Simul_Util = 0.034760 
issued_two_Eff = 0.175995 
queue_avg = 30.792788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5483028 n_act=474979 n_pre=474963 n_ref_event=0 n_req=661231 n_rd=660245 n_rd_L2_A=0 n_write=0 n_wr_bk=3385 bw_util=0.3874
n_activity=6305481 dram_eff=0.421
bk0: 41083a 2551042i bk1: 42653a 2473647i bk2: 44543a 2407663i bk3: 43627a 2399342i bk4: 41347a 2564130i bk5: 41297a 2568199i bk6: 38749a 2745391i bk7: 39171a 2733727i bk8: 41511a 2517554i bk9: 42784a 2498419i bk10: 41949a 2504987i bk11: 41514a 2554284i bk12: 41431a 2539959i bk13: 40641a 2587484i bk14: 39481a 2620368i bk15: 38464a 2667134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281690
Row_Buffer_Locality_read = 0.281558
Row_Buffer_Locality_write = 0.370183
Bank_Level_Parallism = 11.166267
Bank_Level_Parallism_Col = 2.235661
Bank_Level_Parallism_Ready = 1.082745
write_to_read_ratio_blp_rw_average = 0.023668
GrpLevelPara = 1.966686 

BW Util details:
bwutil = 0.387436 
total_CMD = 6851505 
util_bw = 2654520 
Wasted_Col = 3417416 
Wasted_Row = 144203 
Idle = 635366 

BW Util Bottlenecks: 
RCDc_limit = 6498464 
RCDWRc_limit = 3729 
WTRc_limit = 57086 
RTWc_limit = 255442 
CCDLc_limit = 723521 
rwq = 0 
CCDLc_limit_alone = 702294 
WTRc_limit_alone = 53456 
RTWc_limit_alone = 237845 

Commands details: 
total_CMD = 6851505 
n_nop = 5483028 
Read = 660245 
Write = 0 
L2_Alloc = 0 
L2_WB = 3385 
n_act = 474979 
n_pre = 474963 
n_ref = 0 
n_req = 661231 
total_req = 663630 

Dual Bus Interface Util: 
issued_total_row = 949942 
issued_total_col = 663630 
Row_Bus_Util =  0.138647 
CoL_Bus_Util = 0.096859 
Either_Row_CoL_Bus_Util = 0.199734 
Issued_on_Two_Bus_Simul_Util = 0.035772 
issued_two_Eff = 0.179101 
queue_avg = 34.242401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5489624 n_act=472616 n_pre=472600 n_ref_event=0 n_req=656840 n_rd=655875 n_rd_L2_A=0 n_write=0 n_wr_bk=3372 bw_util=0.3849
n_activity=6303697 dram_eff=0.4183
bk0: 41292a 2579521i bk1: 40919a 2580028i bk2: 43171a 2464604i bk3: 44189a 2452575i bk4: 40503a 2607462i bk5: 41054a 2611902i bk6: 39004a 2749105i bk7: 39026a 2761642i bk8: 42585a 2534412i bk9: 41484a 2595572i bk10: 41184a 2606740i bk11: 41520a 2562158i bk12: 41158a 2561865i bk13: 40757a 2594498i bk14: 40597a 2644470i bk15: 37432a 2791922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280485
Row_Buffer_Locality_read = 0.280390
Row_Buffer_Locality_write = 0.345078
Bank_Level_Parallism = 11.057332
Bank_Level_Parallism_Col = 2.225759
Bank_Level_Parallism_Ready = 1.082192
write_to_read_ratio_blp_rw_average = 0.022700
GrpLevelPara = 1.958621 

BW Util details:
bwutil = 0.384877 
total_CMD = 6851505 
util_bw = 2636988 
Wasted_Col = 3418906 
Wasted_Row = 152579 
Idle = 643032 

BW Util Bottlenecks: 
RCDc_limit = 6486657 
RCDWRc_limit = 3743 
WTRc_limit = 56366 
RTWc_limit = 241208 
CCDLc_limit = 714470 
rwq = 0 
CCDLc_limit_alone = 694302 
WTRc_limit_alone = 52872 
RTWc_limit_alone = 224534 

Commands details: 
total_CMD = 6851505 
n_nop = 5489624 
Read = 655875 
Write = 0 
L2_Alloc = 0 
L2_WB = 3372 
n_act = 472616 
n_pre = 472600 
n_ref = 0 
n_req = 656840 
total_req = 659247 

Dual Bus Interface Util: 
issued_total_row = 945216 
issued_total_col = 659247 
Row_Bus_Util =  0.137957 
CoL_Bus_Util = 0.096219 
Either_Row_CoL_Bus_Util = 0.198771 
Issued_on_Two_Bus_Simul_Util = 0.035406 
issued_two_Eff = 0.178123 
queue_avg = 33.496620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4966
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5474039 n_act=475265 n_pre=475249 n_ref_event=0 n_req=664677 n_rd=663715 n_rd_L2_A=0 n_write=0 n_wr_bk=3381 bw_util=0.3895
n_activity=6310655 dram_eff=0.4228
bk0: 42773a 2464031i bk1: 40722a 2553063i bk2: 44819a 2372546i bk3: 43905a 2471566i bk4: 42970a 2480902i bk5: 40420a 2604400i bk6: 38912a 2746172i bk7: 38542a 2774499i bk8: 43159a 2450126i bk9: 42022a 2574225i bk10: 42352a 2523813i bk11: 41148a 2615428i bk12: 42679a 2474678i bk13: 40287a 2629670i bk14: 39611a 2603364i bk15: 39394a 2720169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284984
Row_Buffer_Locality_read = 0.284889
Row_Buffer_Locality_write = 0.350312
Bank_Level_Parallism = 11.142947
Bank_Level_Parallism_Col = 2.239389
Bank_Level_Parallism_Ready = 1.084481
write_to_read_ratio_blp_rw_average = 0.023349
GrpLevelPara = 1.968370 

BW Util details:
bwutil = 0.389460 
total_CMD = 6851505 
util_bw = 2668384 
Wasted_Col = 3406902 
Wasted_Row = 143336 
Idle = 632883 

BW Util Bottlenecks: 
RCDc_limit = 6480479 
RCDWRc_limit = 3741 
WTRc_limit = 58129 
RTWc_limit = 250778 
CCDLc_limit = 724965 
rwq = 0 
CCDLc_limit_alone = 704079 
WTRc_limit_alone = 54507 
RTWc_limit_alone = 233514 

Commands details: 
total_CMD = 6851505 
n_nop = 5474039 
Read = 663715 
Write = 0 
L2_Alloc = 0 
L2_WB = 3381 
n_act = 475265 
n_pre = 475249 
n_ref = 0 
n_req = 664677 
total_req = 667096 

Dual Bus Interface Util: 
issued_total_row = 950514 
issued_total_col = 667096 
Row_Bus_Util =  0.138731 
CoL_Bus_Util = 0.097365 
Either_Row_CoL_Bus_Util = 0.201046 
Issued_on_Two_Bus_Simul_Util = 0.035050 
issued_two_Eff = 0.174338 
queue_avg = 34.498013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.498
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5481315 n_act=474769 n_pre=474753 n_ref_event=0 n_req=664463 n_rd=663498 n_rd_L2_A=0 n_write=0 n_wr_bk=3390 bw_util=0.3893
n_activity=6306697 dram_eff=0.423
bk0: 42030a 2461749i bk1: 40356a 2554494i bk2: 45182a 2374977i bk3: 43377a 2424978i bk4: 42722a 2453748i bk5: 41830a 2512904i bk6: 39822a 2652654i bk7: 38016a 2756192i bk8: 43163a 2432021i bk9: 41560a 2490230i bk10: 42625a 2492740i bk11: 41114a 2594002i bk12: 42729a 2470058i bk13: 40957a 2522366i bk14: 39058a 2596920i bk15: 38957a 2659669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285500
Row_Buffer_Locality_read = 0.285368
Row_Buffer_Locality_write = 0.376166
Bank_Level_Parallism = 11.254758
Bank_Level_Parallism_Col = 2.251688
Bank_Level_Parallism_Ready = 1.083962
write_to_read_ratio_blp_rw_average = 0.025949
GrpLevelPara = 1.976624 

BW Util details:
bwutil = 0.389338 
total_CMD = 6851505 
util_bw = 2667552 
Wasted_Col = 3397581 
Wasted_Row = 146462 
Idle = 639910 

BW Util Bottlenecks: 
RCDc_limit = 6462912 
RCDWRc_limit = 3533 
WTRc_limit = 55326 
RTWc_limit = 279467 
CCDLc_limit = 731811 
rwq = 0 
CCDLc_limit_alone = 709162 
WTRc_limit_alone = 51774 
RTWc_limit_alone = 260370 

Commands details: 
total_CMD = 6851505 
n_nop = 5481315 
Read = 663498 
Write = 0 
L2_Alloc = 0 
L2_WB = 3390 
n_act = 474769 
n_pre = 474753 
n_ref = 0 
n_req = 664463 
total_req = 666888 

Dual Bus Interface Util: 
issued_total_row = 949522 
issued_total_col = 666888 
Row_Bus_Util =  0.138586 
CoL_Bus_Util = 0.097335 
Either_Row_CoL_Bus_Util = 0.199984 
Issued_on_Two_Bus_Simul_Util = 0.035937 
issued_two_Eff = 0.179698 
queue_avg = 35.269806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2698
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5480489 n_act=473926 n_pre=473910 n_ref_event=0 n_req=666113 n_rd=665145 n_rd_L2_A=0 n_write=0 n_wr_bk=3392 bw_util=0.3903
n_activity=6304150 dram_eff=0.4242
bk0: 41466a 2539010i bk1: 41954a 2470976i bk2: 44738a 2410729i bk3: 44749a 2359734i bk4: 41102a 2571114i bk5: 42525a 2522299i bk6: 38214a 2768872i bk7: 39374a 2715722i bk8: 42291a 2556406i bk9: 43334a 2446503i bk10: 42263a 2562649i bk11: 42903a 2535190i bk12: 40347a 2562504i bk13: 41791a 2518585i bk14: 38315a 2747122i bk15: 39779a 2619442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288535
Row_Buffer_Locality_read = 0.288444
Row_Buffer_Locality_write = 0.351240
Bank_Level_Parallism = 11.184185
Bank_Level_Parallism_Col = 2.235883
Bank_Level_Parallism_Ready = 1.082668
write_to_read_ratio_blp_rw_average = 0.021112
GrpLevelPara = 1.966203 

BW Util details:
bwutil = 0.390301 
total_CMD = 6851505 
util_bw = 2674148 
Wasted_Col = 3383542 
Wasted_Row = 152161 
Idle = 641654 

BW Util Bottlenecks: 
RCDc_limit = 6431418 
RCDWRc_limit = 3745 
WTRc_limit = 54260 
RTWc_limit = 227840 
CCDLc_limit = 732760 
rwq = 0 
CCDLc_limit_alone = 714283 
WTRc_limit_alone = 51068 
RTWc_limit_alone = 212555 

Commands details: 
total_CMD = 6851505 
n_nop = 5480489 
Read = 665145 
Write = 0 
L2_Alloc = 0 
L2_WB = 3392 
n_act = 473926 
n_pre = 473910 
n_ref = 0 
n_req = 666113 
total_req = 668537 

Dual Bus Interface Util: 
issued_total_row = 947836 
issued_total_col = 668537 
Row_Bus_Util =  0.138340 
CoL_Bus_Util = 0.097575 
Either_Row_CoL_Bus_Util = 0.200104 
Issued_on_Two_Bus_Simul_Util = 0.035811 
issued_two_Eff = 0.178960 
queue_avg = 34.938217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.9382
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6851505 n_nop=5489063 n_act=472510 n_pre=472494 n_ref_event=0 n_req=657213 n_rd=656264 n_rd_L2_A=0 n_write=0 n_wr_bk=3305 bw_util=0.3851
n_activity=6308232 dram_eff=0.4182
bk0: 39836a 2603683i bk1: 41996a 2516864i bk2: 43657a 2499301i bk3: 44654a 2427267i bk4: 40066a 2673044i bk5: 42532a 2529849i bk6: 37694a 2799119i bk7: 39056a 2738740i bk8: 40477a 2627796i bk9: 43156a 2499947i bk10: 40867a 2645918i bk11: 42245a 2572738i bk12: 39502a 2692854i bk13: 41655a 2555495i bk14: 38478a 2752248i bk15: 40393a 2624037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281055
Row_Buffer_Locality_read = 0.280937
Row_Buffer_Locality_write = 0.362487
Bank_Level_Parallism = 11.036703
Bank_Level_Parallism_Col = 2.228011
Bank_Level_Parallism_Ready = 1.082943
write_to_read_ratio_blp_rw_average = 0.023601
GrpLevelPara = 1.960687 

BW Util details:
bwutil = 0.385065 
total_CMD = 6851505 
util_bw = 2638276 
Wasted_Col = 3421501 
Wasted_Row = 154380 
Idle = 637348 

BW Util Bottlenecks: 
RCDc_limit = 6484446 
RCDWRc_limit = 3604 
WTRc_limit = 52656 
RTWc_limit = 251720 
CCDLc_limit = 715082 
rwq = 0 
CCDLc_limit_alone = 694521 
WTRc_limit_alone = 49351 
RTWc_limit_alone = 234464 

Commands details: 
total_CMD = 6851505 
n_nop = 5489063 
Read = 656264 
Write = 0 
L2_Alloc = 0 
L2_WB = 3305 
n_act = 472510 
n_pre = 472494 
n_ref = 0 
n_req = 657213 
total_req = 659569 

Dual Bus Interface Util: 
issued_total_row = 945004 
issued_total_col = 659569 
Row_Bus_Util =  0.137926 
CoL_Bus_Util = 0.096266 
Either_Row_CoL_Bus_Util = 0.198853 
Issued_on_Two_Bus_Simul_Util = 0.035340 
issued_two_Eff = 0.177718 
queue_avg = 33.732426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 927026, Miss = 321768, Miss_rate = 0.347, Pending_hits = 652, Reservation_fails = 21
L2_cache_bank[1]: Access = 918491, Miss = 329700, Miss_rate = 0.359, Pending_hits = 555, Reservation_fails = 14767
L2_cache_bank[2]: Access = 922547, Miss = 328274, Miss_rate = 0.356, Pending_hits = 562, Reservation_fails = 1575
L2_cache_bank[3]: Access = 924488, Miss = 325618, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 9704
L2_cache_bank[4]: Access = 921972, Miss = 324255, Miss_rate = 0.352, Pending_hits = 584, Reservation_fails = 1379
L2_cache_bank[5]: Access = 923916, Miss = 326264, Miss_rate = 0.353, Pending_hits = 512, Reservation_fails = 438
L2_cache_bank[6]: Access = 918679, Miss = 319883, Miss_rate = 0.348, Pending_hits = 561, Reservation_fails = 2798
L2_cache_bank[7]: Access = 922410, Miss = 326182, Miss_rate = 0.354, Pending_hits = 465, Reservation_fails = 684
L2_cache_bank[8]: Access = 926721, Miss = 326208, Miss_rate = 0.352, Pending_hits = 680, Reservation_fails = 22006
L2_cache_bank[9]: Access = 919434, Miss = 321109, Miss_rate = 0.349, Pending_hits = 571, Reservation_fails = 6438
L2_cache_bank[10]: Access = 922880, Miss = 325611, Miss_rate = 0.353, Pending_hits = 526, Reservation_fails = 11900
L2_cache_bank[11]: Access = 921111, Miss = 322250, Miss_rate = 0.350, Pending_hits = 433, Reservation_fails = 287
L2_cache_bank[12]: Access = 925639, Miss = 330131, Miss_rate = 0.357, Pending_hits = 716, Reservation_fails = 6783
L2_cache_bank[13]: Access = 927629, Miss = 330197, Miss_rate = 0.356, Pending_hits = 598, Reservation_fails = 3016
L2_cache_bank[14]: Access = 924739, Miss = 329528, Miss_rate = 0.356, Pending_hits = 581, Reservation_fails = 10867
L2_cache_bank[15]: Access = 922125, Miss = 326432, Miss_rate = 0.354, Pending_hits = 698, Reservation_fails = 4122
L2_cache_bank[16]: Access = 931905, Miss = 337323, Miss_rate = 0.362, Pending_hits = 787, Reservation_fails = 62761
L2_cache_bank[17]: Access = 921519, Miss = 326484, Miss_rate = 0.354, Pending_hits = 607, Reservation_fails = 23091
L2_cache_bank[18]: Access = 927837, Miss = 337392, Miss_rate = 0.364, Pending_hits = 684, Reservation_fails = 38582
L2_cache_bank[19]: Access = 932197, Miss = 326207, Miss_rate = 0.350, Pending_hits = 532, Reservation_fails = 27177
L2_cache_bank[20]: Access = 928844, Miss = 328814, Miss_rate = 0.354, Pending_hits = 388, Reservation_fails = 771
L2_cache_bank[21]: Access = 931076, Miss = 336447, Miss_rate = 0.361, Pending_hits = 437, Reservation_fails = 13727
L2_cache_bank[22]: Access = 919478, Miss = 320622, Miss_rate = 0.349, Pending_hits = 423, Reservation_fails = 423
L2_cache_bank[23]: Access = 919407, Miss = 335722, Miss_rate = 0.365, Pending_hits = 679, Reservation_fails = 17519
L2_total_cache_accesses = 22182070
L2_total_cache_misses = 7862421
L2_total_cache_miss_rate = 0.3544
L2_total_cache_pending_hits = 13893
L2_total_cache_reservation_fails = 280836
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14229340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5733918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 280836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2127461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22104585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77485
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 234
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 265839
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14763
L2_cache_data_port_util = 0.223
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=22182070
icnt_total_pkts_simt_to_mem=22182070
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22182070
Req_Network_cycles = 2671714
Req_Network_injected_packets_per_cycle =       8.3026 
Req_Network_conflicts_per_cycle =       9.4541
Req_Network_conflicts_per_cycle_util =      10.2187
Req_Bank_Level_Parallism =       8.9740
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.9234
Req_Network_out_buffer_full_per_cycle =       0.2321
Req_Network_out_buffer_avg_util =      21.9590

Reply_Network_injected_packets_num = 22182070
Reply_Network_cycles = 2671714
Reply_Network_injected_packets_per_cycle =        8.3026
Reply_Network_conflicts_per_cycle =        5.3803
Reply_Network_conflicts_per_cycle_util =       5.8244
Reply_Bank_Level_Parallism =       8.9879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0667
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2768
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 44 min, 58 sec (20698 sec)
gpgpu_simulation_rate = 12567 (inst/sec)
gpgpu_simulation_rate = 129 (cycle/sec)
gpgpu_silicon_slowdown = 10581395x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 5.
	runtime [cuda_base] = 20691377.457000 ms.
Verifying...
	runtime [serial] = 63.547000 ms.
Correct
GPGPU-Sim: *** exit detected ***
