

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:45:21 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_31 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 36 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 37 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 38 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add27418_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add27418_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add33720_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add33720_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add21323_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add21323_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add301_125_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add301_125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add239_127_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add239_127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add371_129_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add371_129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add11813_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add11813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add13114_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add13114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add15115_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add15115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add18016_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add18016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_1_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_0_1_010_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_1_011_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_1_012_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_0_2_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_1_2_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_2_2_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_0_3_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_1_3_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_2_3_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 61 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 62 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 65 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 66 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 68 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 69 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 71 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 72 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 74 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 76 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 78 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 78 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc_load = load i32 %arg1_r_2_1_012_loc"   --->   Operation 79 'load' 'arg1_r_2_1_012_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_2_1_012_loc_load"   --->   Operation 80 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 81 '%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38'
ST_12 : Operation 81 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38"   --->   Operation 81 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc_load = load i32 %arg1_r_2_3_018_loc"   --->   Operation 82 'load' 'arg1_r_2_3_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc_load = load i32 %arg1_r_1_3_017_loc"   --->   Operation 83 'load' 'arg1_r_1_3_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc_load = load i32 %arg1_r_0_3_016_loc"   --->   Operation 84 'load' 'arg1_r_0_3_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc_load = load i32 %arg1_r_2_2_015_loc"   --->   Operation 85 'load' 'arg1_r_2_2_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc_load = load i32 %arg1_r_1_2_014_loc"   --->   Operation 86 'load' 'arg1_r_1_2_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc_load = load i32 %arg1_r_0_2_013_loc"   --->   Operation 87 'load' 'arg1_r_0_2_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc_load = load i32 %arg1_r_1_1_011_loc"   --->   Operation 88 'load' 'arg1_r_1_1_011_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc_load = load i32 %arg1_r_0_1_010_loc"   --->   Operation 89 'load' 'arg1_r_0_1_010_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc_load = load i32 %arg1_r_2_07_loc"   --->   Operation 90 'load' 'arg1_r_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc_load = load i32 %arg1_r_1_04_loc"   --->   Operation 91 'load' 'arg1_r_1_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc_load = load i32 %arg1_r_0_01_loc"   --->   Operation 92 'load' 'arg1_r_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %arg1_r_0_3_016_loc_load"   --->   Operation 93 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_0_2_013_loc_load"   --->   Operation 94 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_0_1_010_loc_load"   --->   Operation 95 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %arg1_r_0_01_loc_load"   --->   Operation 96 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %arg1_r_2_3_018_loc_load"   --->   Operation 97 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_1_3_017_loc_load"   --->   Operation 98 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_2_015_loc_load"   --->   Operation 99 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_1_2_014_loc_load"   --->   Operation 100 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_1_1_011_loc_load"   --->   Operation 101 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_2_07_loc_load"   --->   Operation 102 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %arg1_r_1_04_loc_load"   --->   Operation 103 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (1.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.42>
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 106 '%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19'
ST_15 : Operation 106 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19"   --->   Operation 106 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:40]   --->   Operation 107 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:40]   --->   Operation 108 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%arr_addr_7 = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 109 'getelementptr' 'arr_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [2/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:60]   --->   Operation 110 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 3.42>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 111 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:40]   --->   Operation 112 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%arr_addr_8 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 113 'getelementptr' 'arr_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%arr_addr_9 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 114 'getelementptr' 'arr_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_2_07_loc_load"   --->   Operation 115 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.87ns)   --->   Input mux for Operation 116 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_16 : Operation 116 [1/1] (2.54ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 116 'mul' 'mul157' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:60]   --->   Operation 117 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 118 [2/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 118 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 119 [2/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:62]   --->   Operation 119 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.93>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %mul45" [d3.cpp:40]   --->   Operation 120 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %arg1_r_1_3_017_loc_load" [d3.cpp:40]   --->   Operation 121 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.75ns)   --->   Input mux for Operation 122 '%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7'
ST_17 : Operation 122 [1/1] (2.66ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7" [d3.cpp:40]   --->   Operation 122 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %arr_load, i64 %shl_ln" [d3.cpp:40]   --->   Operation 124 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:40]   --->   Operation 125 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [2/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:40]   --->   Operation 126 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 5" [d3.cpp:40]   --->   Operation 127 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [2/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:40]   --->   Operation 128 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 129 [1/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 129 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 130 [1/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:62]   --->   Operation 130 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 131 [2/2] (0.42ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %add_ln40, i64 %arr_load_9, i64 %arr_load_8, i64 %arr_load_7, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i31 %empty_31, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:40]   --->   Operation 131 'call' 'call_ln40' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 132 [1/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:40]   --->   Operation 132 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 133 [1/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:40]   --->   Operation 133 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 6" [d3.cpp:40]   --->   Operation 134 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [2/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:40]   --->   Operation 135 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 7" [d3.cpp:40]   --->   Operation 136 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [2/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:40]   --->   Operation 137 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 138 [1/2] (0.67ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %add_ln40, i64 %arr_load_9, i64 %arr_load_8, i64 %arr_load_7, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i31 %empty_31, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:40]   --->   Operation 138 'call' 'call_ln40' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 139 [1/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:40]   --->   Operation 139 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 140 [1/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:40]   --->   Operation 140 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%arr_addr_5 = getelementptr i64 %arr, i64 0, i64 8" [d3.cpp:40]   --->   Operation 141 'getelementptr' 'arr_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [2/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:40]   --->   Operation 142 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%arr_addr_6 = getelementptr i64 %arr, i64 0, i64 9"   --->   Operation 143 'getelementptr' 'arr_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [2/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 144 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 145 '%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38'
ST_19 : Operation 145 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38"   --->   Operation 145 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 146 '%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19'
ST_19 : Operation 146 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19"   --->   Operation 146 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 147 '%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38'
ST_19 : Operation 147 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38"   --->   Operation 147 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 148 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %arg1_r_1_3_017_loc_load" [d3.cpp:40]   --->   Operation 149 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %arg1_r_1_2_014_loc_load" [d3.cpp:40]   --->   Operation 150 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i32 %arg1_r_1_2_014_loc_load" [d3.cpp:40]   --->   Operation 151 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 152 '%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8'
ST_20 : Operation 152 [1/1] (2.66ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8" [d3.cpp:40]   --->   Operation 152 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 153 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln40_1 = add i64 %arr_load_1, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 154 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %arg1_r_1_1_011_loc_load" [d3.cpp:40]   --->   Operation 155 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i32 %arg1_r_1_1_011_loc_load" [d3.cpp:40]   --->   Operation 156 'zext' 'zext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 157 '%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9'
ST_20 : Operation 157 [1/1] (2.66ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 157 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 158 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %arr_load_2, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 159 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %arg1_r_1_04_loc_load" [d3.cpp:40]   --->   Operation 160 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i32 %arg1_r_1_04_loc_load" [d3.cpp:40]   --->   Operation 161 'zext' 'zext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 162 '%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10'
ST_20 : Operation 162 [1/1] (2.66ns)   --->   "%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 162 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_3, i1 0" [d3.cpp:40]   --->   Operation 163 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %arr_load_3, i64 %shl_ln40_3" [d3.cpp:40]   --->   Operation 164 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %arg1_r_0_3_016_loc_load" [d3.cpp:40]   --->   Operation 165 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i32 %arg1_r_0_3_016_loc_load" [d3.cpp:40]   --->   Operation 166 'zext' 'zext_ln40_11' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 167 '%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11'
ST_20 : Operation 167 [1/1] (2.66ns)   --->   "%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 167 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0" [d3.cpp:40]   --->   Operation 168 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln40_4 = add i64 %arr_load_4, i64 %shl_ln40_4" [d3.cpp:40]   --->   Operation 169 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %arg1_r_0_2_013_loc_load" [d3.cpp:40]   --->   Operation 170 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i32 %arg1_r_0_2_013_loc_load" [d3.cpp:40]   --->   Operation 171 'zext' 'zext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 172 '%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12'
ST_20 : Operation 172 [1/1] (2.66ns)   --->   "%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12" [d3.cpp:40]   --->   Operation 172 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0" [d3.cpp:40]   --->   Operation 173 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:40]   --->   Operation 174 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 175 [1/1] (1.08ns)   --->   "%add_ln40_5 = add i64 %arr_load_5, i64 %shl_ln40_5" [d3.cpp:40]   --->   Operation 175 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_0_01_loc_load" [d3.cpp:50]   --->   Operation 176 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_2_1_012_loc_load, i32 1" [d3.cpp:50]   --->   Operation 177 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 178 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 179 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_20 : Operation 179 [1/1] (2.54ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 179 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 180 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_0_1_010_loc_load" [d3.cpp:50]   --->   Operation 181 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_2_07_loc_load, i32 1" [d3.cpp:50]   --->   Operation 182 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 183 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 184 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_20 : Operation 184 [1/1] (2.54ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 184 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_1_3_017_loc_load, i32 1" [d3.cpp:50]   --->   Operation 185 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 186 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 187 '%mul_ln50_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_4'
ST_20 : Operation 187 [1/1] (2.54ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 187 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_1_2_014_loc_load, i32 1" [d3.cpp:50]   --->   Operation 188 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 189 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 190 '%mul_ln50_3 = mul i64 %zext_ln40_4, i64 %zext_ln50_5'
ST_20 : Operation 190 [1/1] (2.54ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln40_4, i64 %zext_ln50_5" [d3.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_1_1_011_loc_load, i32 1" [d3.cpp:50]   --->   Operation 191 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 192 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 193 '%mul_ln50_4 = mul i64 %zext_ln40_3, i64 %zext_ln50_6'
ST_20 : Operation 193 [1/1] (2.54ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln40_3, i64 %zext_ln50_6" [d3.cpp:50]   --->   Operation 193 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 194 'add' 'add_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 195 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i64 %add_ln50, i64 %arr_load_6" [d3.cpp:50]   --->   Operation 195 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_2 = add i64 %mul_ln50_3, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 196 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 197 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 197 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 198 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 199 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %add_ln50_3, i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 200 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 201 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%add13114_loc_load = load i64 %add13114_loc"   --->   Operation 202 'load' 'add13114_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%add11813_loc_load = load i64 %add11813_loc"   --->   Operation 203 'load' 'add11813_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add13114_loc_load, i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 204 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 205 '%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3'
ST_20 : Operation 205 [1/1] (2.54ns)   --->   "%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 205 'mul' 'mul202' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_2_1_012_loc_load"   --->   Operation 206 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 207 '%mul211 = mul i64 %zext_ln30_1, i64 %conv206'
ST_20 : Operation 207 [1/1] (2.54ns)   --->   "%mul211 = mul i64 %zext_ln30_1, i64 %conv206" [d3.cpp:30]   --->   Operation 207 'mul' 'mul211' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 208 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 209 '%mul221 = mul i64 %zext_ln40_1, i64 %conv220'
ST_20 : Operation 209 [1/1] (2.54ns)   --->   "%mul221 = mul i64 %zext_ln40_1, i64 %conv220" [d3.cpp:40]   --->   Operation 209 'mul' 'mul221' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%empty_43 = shl i32 %arg1_r_0_3_016_loc_load, i32 1"   --->   Operation 210 'shl' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_43"   --->   Operation 211 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 212 '%mul229 = mul i64 %zext_ln50, i64 %conv228'
ST_20 : Operation 212 [1/1] (2.54ns)   --->   "%mul229 = mul i64 %zext_ln50, i64 %conv228" [d3.cpp:50]   --->   Operation 212 'mul' 'mul229' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%empty_44 = shl i32 %arg1_r_0_2_013_loc_load, i32 1"   --->   Operation 213 'shl' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_44"   --->   Operation 214 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 215 '%mul237 = mul i64 %zext_ln50_2, i64 %conv236'
ST_20 : Operation 215 [1/1] (2.54ns)   --->   "%mul237 = mul i64 %zext_ln50_2, i64 %conv236" [d3.cpp:50]   --->   Operation 215 'mul' 'mul237' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 216 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 217 '%mul246 = mul i64 %conv245, i64 %zext_ln40_1'
ST_20 : Operation 217 [1/1] (2.54ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln40_1" [d3.cpp:40]   --->   Operation 217 'mul' 'mul246' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 218 '%mul254 = mul i64 %zext_ln50, i64 %conv236'
ST_20 : Operation 218 [1/1] (2.54ns)   --->   "%mul254 = mul i64 %zext_ln50, i64 %conv236" [d3.cpp:50]   --->   Operation 218 'mul' 'mul254' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_0_1_010_loc_load, i32 1"   --->   Operation 219 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_45"   --->   Operation 220 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 221 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_20 : Operation 221 [1/1] (2.54ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 221 'mul' 'mul262' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 222 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 223 '%mul2722532 = mul i63 %mul219_cast, i63 %zext_ln40_9'
ST_20 : Operation 223 [1/1] (2.66ns)   --->   "%mul2722532 = mul i63 %mul219_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 223 'mul' 'mul2722532' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722532, i1 0" [d3.cpp:40]   --->   Operation 224 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 225 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 226 '%mul2822430 = mul i63 %mul244_cast, i63 %zext_ln40_9'
ST_20 : Operation 226 [1/1] (2.66ns)   --->   "%mul2822430 = mul i63 %mul244_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 226 'mul' 'mul2822430' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822430, i1 0" [d3.cpp:40]   --->   Operation 227 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 228 '%mul290 = mul i64 %conv261, i64 %zext_ln50'
ST_20 : Operation 228 [1/1] (2.54ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 228 'mul' 'mul290' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 229 '%mul299 = mul i64 %zext_ln40_3, i64 %conv220'
ST_20 : Operation 229 [1/1] (2.54ns)   --->   "%mul299 = mul i64 %zext_ln40_3, i64 %conv220" [d3.cpp:40]   --->   Operation 229 'mul' 'mul299' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 230 '%mul3092328 = mul i63 %mul244_cast, i63 %zext_ln40_10'
ST_20 : Operation 230 [1/1] (2.66ns)   --->   "%mul3092328 = mul i63 %mul244_cast, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 230 'mul' 'mul3092328' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092328, i1 0" [d3.cpp:40]   --->   Operation 231 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 232 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 233 '%mul318 = mul i64 %conv317, i64 %zext_ln40_2'
ST_20 : Operation 233 [1/1] (2.54ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln40_2" [d3.cpp:40]   --->   Operation 233 'mul' 'mul318' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 234 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_20 : Operation 234 [1/1] (2.54ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 234 'mul' 'mul325' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 235 '%mul3352226 = mul i63 %mul219_cast, i63 %zext_ln40_11'
ST_20 : Operation 235 [1/1] (2.66ns)   --->   "%mul3352226 = mul i63 %mul219_cast, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 235 'mul' 'mul3352226' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3352226, i1 0" [d3.cpp:40]   --->   Operation 236 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_1_04_loc_load, i32 1"   --->   Operation 237 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_46"   --->   Operation 238 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 239 '%mul344 = mul i64 %zext_ln50, i64 %conv343'
ST_20 : Operation 239 [1/1] (2.54ns)   --->   "%mul344 = mul i64 %zext_ln50, i64 %conv343" [d3.cpp:50]   --->   Operation 239 'mul' 'mul344' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%empty_47 = shl i32 %arg1_r_0_3_016_loc_load, i32 2"   --->   Operation 240 'shl' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_47"   --->   Operation 241 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 242 '%mul353 = mul i64 %zext_ln50_2, i64 %conv352'
ST_20 : Operation 242 [1/1] (2.54ns)   --->   "%mul353 = mul i64 %zext_ln50_2, i64 %conv352" [d3.cpp:50]   --->   Operation 242 'mul' 'mul353' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 243 '%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5'
ST_20 : Operation 243 [1/1] (2.54ns)   --->   "%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5" [d3.cpp:40]   --->   Operation 243 'mul' 'mul360' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 244 '%mul369 = mul i64 %conv220, i64 %zext_ln40'
ST_20 : Operation 244 [1/1] (2.54ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln40" [d3.cpp:40]   --->   Operation 244 'mul' 'mul369' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [2/2] (0.42ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40_1, i64 %add_ln40_2, i64 %add_ln40_4, i64 %add11813_loc_load, i64 %add_ln40_5, i64 %add_ln40_3, i64 %mul211, i64 %mul202, i64 %mul3, i64 %mul246, i64 %mul262, i64 %mul254, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul360, i64 %mul369, i64 %mul353, i64 %mul344, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul229, i64 %mul221, i64 %mul237, i64 %add371_129_loc, i64 %add239_127_loc, i64 %add301_125_loc, i64 %add21323_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc" [d3.cpp:40]   --->   Operation 245 'call' 'call_ln40' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 246 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%add18016_loc_load = load i64 %add18016_loc"   --->   Operation 247 'load' 'add18016_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%add15115_loc_load = load i64 %add15115_loc"   --->   Operation 248 'load' 'add15115_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add15115_loc_load, i4 %arr_addr_9" [d3.cpp:62]   --->   Operation 249 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 250 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add18016_loc_load, i4 %arr_addr" [d3.cpp:64]   --->   Operation 250 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 251 [1/2] (0.67ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40_1, i64 %add_ln40_2, i64 %add_ln40_4, i64 %add11813_loc_load, i64 %add_ln40_5, i64 %add_ln40_3, i64 %mul211, i64 %mul202, i64 %mul3, i64 %mul246, i64 %mul262, i64 %mul254, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul360, i64 %mul369, i64 %mul353, i64 %mul344, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul229, i64 %mul221, i64 %mul237, i64 %add371_129_loc, i64 %add239_127_loc, i64 %add301_125_loc, i64 %add21323_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc" [d3.cpp:40]   --->   Operation 251 'call' 'call_ln40' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 252 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 253 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.51>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%add371_129_loc_load = load i64 %add371_129_loc"   --->   Operation 254 'load' 'add371_129_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%add239_127_loc_load = load i64 %add239_127_loc"   --->   Operation 255 'load' 'add239_127_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%add301_125_loc_load = load i64 %add301_125_loc"   --->   Operation 256 'load' 'add301_125_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%add33720_loc_load = load i64 %add33720_loc"   --->   Operation 257 'load' 'add33720_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%add27418_loc_load = load i64 %add27418_loc"   --->   Operation 258 'load' 'add27418_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27418_loc_load, i4 %arr_addr_3" [d3.cpp:89]   --->   Operation 259 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 260 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33720_loc_load, i4 %arr_addr_5" [d3.cpp:100]   --->   Operation 260 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33720_loc_load" [d3.cpp:113]   --->   Operation 261 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33720_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 262 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 263 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33720_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 264 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add301_125_loc_load" [d3.cpp:113]   --->   Operation 265 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %add301_125_loc_load, i64 %zext_ln113_2" [d3.cpp:113]   --->   Operation 266 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 267 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 268 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = trunc i64 %add27418_loc_load" [d3.cpp:113]   --->   Operation 269 'trunc' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 270 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27418_loc_load" [d3.cpp:113]   --->   Operation 271 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 272 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 273 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add239_127_loc_load" [d3.cpp:113]   --->   Operation 274 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 275 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add239_127_loc_load" [d3.cpp:113]   --->   Operation 276 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 277 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 278 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add371_129_loc_load" [d3.cpp:113]   --->   Operation 279 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 280 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add371_129_loc_load" [d3.cpp:113]   --->   Operation 281 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 282 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 283 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 284 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 285 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 286 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 287 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 288 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 289 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 290 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 291 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_1, i25 %trunc_ln113_2" [d3.cpp:114]   --->   Operation 292 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_3" [d3.cpp:115]   --->   Operation 293 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 294 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 295 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 296 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 297 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%add21323_loc_load = load i64 %add21323_loc"   --->   Operation 298 'load' 'add21323_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 299 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21323_loc_load, i4 %arr_addr_7" [d3.cpp:78]   --->   Operation 300 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_125_loc_load, i4 %arr_addr_4" [d3.cpp:94]   --->   Operation 301 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 302 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 303 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 304 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 305 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 306 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 307 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 308 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 309 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:113]   --->   Operation 311 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 312 'partselect' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 314 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 315 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 316 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %trunc_ln113_16, i25 %add_ln113_10" [d3.cpp:122]   --->   Operation 317 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 6.13>
ST_24 : Operation 318 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_127_loc_load, i4 %arr_addr_2" [d3.cpp:83]   --->   Operation 318 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 319 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_129_loc_load, i4 %arr_addr_1" [d3.cpp:106]   --->   Operation 319 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_17" [d3.cpp:113]   --->   Operation 320 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 321 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 322 'trunc' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_18, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 323 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 324 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 325 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 326 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 327 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 328 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 329 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 330 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 331 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 332 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 333 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 334 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 335 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 336 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 337 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 338 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.63>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 339 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 340 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 341 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 342 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 343 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 344 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 345 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 346 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 0.67>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 347 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 348 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 349 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 349 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 350 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 351 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 352 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 353 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 354 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 355 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 356 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 357 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 358 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 358 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 359 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 360 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 361 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 362 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 363 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 364 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 365 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 366 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 367 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 368 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 368 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 369 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 369 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 370 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 370 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 371 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 371 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 372 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 372 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 373 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 373 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 374 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 376 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 382 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 382 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 383 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 383 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [42]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [44]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_1_012_loc_load') on local variable 'arg1_r_2_1_012_loc' [51]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [69]  (2.846 ns)

 <State 13>: 1.001ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_3_018_loc_load') on local variable 'arg1_r_2_3_018_loc' [45]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1' [71]  (1.001 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [72]  (2.846 ns)

 <State 16>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul157') [148]  (2.543 ns)

 <State 17>: 4.932ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.754 ns)
'mul' operation ('mul_ln40_1', d3.cpp:40) [77]  (2.666 ns)
	'add' operation ('add_ln40', d3.cpp:40) [81]  (1.085 ns)
	'call' operation ('call_ln40', d3.cpp:40) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7' [152]  (0.427 ns)

 <State 18>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_1', d3.cpp:40) on array 'arr', d3.cpp:13 [87]  (0.677 ns)

 <State 19>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [163]  (2.846 ns)

 <State 20>: 6.001ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul_ln50_4', d3.cpp:50) [135]  (2.543 ns)
	'add' operation ('add_ln50_3', d3.cpp:50) [139]  (0.819 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [142]  (1.085 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [143]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'load' operation ('add15115_loc_load') on local variable 'add15115_loc' [154]  (0.000 ns)
	'store' operation ('store_ln62', d3.cpp:62) of variable 'add15115_loc_load' on array 'arr', d3.cpp:13 [158]  (0.677 ns)

 <State 22>: 6.510ns
The critical path consists of the following:
	'load' operation ('add301_125_loc_load') on local variable 'add301_125_loc' [206]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [222]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [227]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [232]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [237]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [242]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [247]  (1.085 ns)

 <State 23>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [252]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [257]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [262]  (1.085 ns)

 <State 24>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [265]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [272]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [277]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [280]  (0.677 ns)

 <State 25>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [287]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [289]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [297]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [305]  (0.677 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [320]  (0.000 ns)
	bus request operation ('empty_48', d3.cpp:126) on port 'mem' (d3.cpp:126) [321]  (7.300 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', d3.cpp:131) on port 'mem' (d3.cpp:131) [323]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', d3.cpp:131) on port 'mem' (d3.cpp:131) [323]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', d3.cpp:131) on port 'mem' (d3.cpp:131) [323]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', d3.cpp:131) on port 'mem' (d3.cpp:131) [323]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_49', d3.cpp:131) on port 'mem' (d3.cpp:131) [323]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
