// Seed: 3100153154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout tri0 id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  assign module_1.id_4 = 0;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = id_18;
  logic id_22, id_23;
  assign id_21 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd48,
    parameter id_5 = 32'd3
) (
    input  tri   id_0,
    input  wor   _id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri1  id_4,
    input  tri   _id_5,
    input  tri1  id_6,
    output uwire id_7
);
  wire  id_9;
  wire  id_10 [-1 : 1  -  -1];
  logic id_11;
  ;
  wire id_12;
  wor id_13;
  wire [id_1 : (  id_5  )] id_14;
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_15,
      id_12,
      id_13,
      id_9,
      id_13,
      id_11,
      id_9,
      id_10,
      id_11,
      id_14,
      id_14,
      id_14,
      id_13,
      id_10,
      id_9,
      id_12,
      id_14,
      id_9
  );
  assign id_13 = (-1);
endmodule
