INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_3/sim/axi_traffic_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_2/sim/axi_traffic_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_1/sim/axi_traffic_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_quad_spi_0/sim/axi_quad_spi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0_exdes_tb'
