=== Thiele Machine Verification Summary ===
Generated: Wed Jan 28 21:10:32 UTC 2026

1. Coq Proofs:
   - Files: 275
   - Compiled: 0
N/A files
   - Status: PASS

2. Hardware Synthesis:
   - Cells: 2688
   - Wires: 2778
   - Status: PASS

3. Hardware Simulation:
   - Completed: PASS
   - μ-Enforcement: 19 detections
   - Final PC: 00000028

4. Waveform Analysis:
   - Signals: 262
   - Time range: 0 - 345000 ns
   - μ Signal changes: 17

5. 3-Layer Isomorphism Tests:
   - Passed: 2 tests

5. FPGA Bitstream:
   - Generated: NO (Vivado not available or failed)

Reports Location: /workspaces/The-Thiele-Machine/verification_reports
All artifacts verified for reproducibility.
