{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 20:32:46 2018 " "Info: Processing started: Mon Apr 16 20:32:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "UP EP2C70F672C6 " "Info: Selected device EP2C70F672C6 for design \"UP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Info: Device EP2C35F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "335 335 " "Critical Warning: No exact pin location assignment(s) for 335 pins of 335 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Info: Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Info: Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Info: Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Info: Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Info: Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Info: Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Info: Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Info: Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[8\] " "Info: Pin Address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[9\] " "Info: Pin Address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[10\] " "Info: Pin Address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[11\] " "Info: Pin Address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[12\] " "Info: Pin Address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[13\] " "Info: Pin Address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[14\] " "Info: Pin Address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[15\] " "Info: Pin Address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[16\] " "Info: Pin Address\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[17\] " "Info: Pin Address\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[18\] " "Info: Pin Address\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[19\] " "Info: Pin Address\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[20\] " "Info: Pin Address\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[21\] " "Info: Pin Address\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[22\] " "Info: Pin Address\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[23\] " "Info: Pin Address\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[24\] " "Info: Pin Address\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[25\] " "Info: Pin Address\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[26\] " "Info: Pin Address\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[27\] " "Info: Pin Address\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[28\] " "Info: Pin Address\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[29\] " "Info: Pin Address\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[30\] " "Info: Pin Address\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[31\] " "Info: Pin Address\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[0\] " "Info: Pin MemData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[1\] " "Info: Pin MemData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[2\] " "Info: Pin MemData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[3\] " "Info: Pin MemData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[4\] " "Info: Pin MemData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[5\] " "Info: Pin MemData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[6\] " "Info: Pin MemData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[7\] " "Info: Pin MemData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[8\] " "Info: Pin MemData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[9\] " "Info: Pin MemData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[10\] " "Info: Pin MemData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[11\] " "Info: Pin MemData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[12\] " "Info: Pin MemData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[13\] " "Info: Pin MemData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[14\] " "Info: Pin MemData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[15\] " "Info: Pin MemData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[16\] " "Info: Pin MemData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[17\] " "Info: Pin MemData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[18\] " "Info: Pin MemData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[19\] " "Info: Pin MemData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[20\] " "Info: Pin MemData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[21\] " "Info: Pin MemData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[22\] " "Info: Pin MemData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[23\] " "Info: Pin MemData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[24\] " "Info: Pin MemData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[25\] " "Info: Pin MemData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[26\] " "Info: Pin MemData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[27\] " "Info: Pin MemData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[28\] " "Info: Pin MemData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[29\] " "Info: Pin MemData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[30\] " "Info: Pin MemData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[31\] " "Info: Pin MemData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[0\] " "Info: Pin Alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[1\] " "Info: Pin Alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[2\] " "Info: Pin Alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[3\] " "Info: Pin Alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[4\] " "Info: Pin Alu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[5\] " "Info: Pin Alu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[6\] " "Info: Pin Alu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[7\] " "Info: Pin Alu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[8\] " "Info: Pin Alu\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[9\] " "Info: Pin Alu\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[10\] " "Info: Pin Alu\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[11\] " "Info: Pin Alu\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[12\] " "Info: Pin Alu\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[13\] " "Info: Pin Alu\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[14\] " "Info: Pin Alu\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[15\] " "Info: Pin Alu\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[16\] " "Info: Pin Alu\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[17\] " "Info: Pin Alu\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[18\] " "Info: Pin Alu\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[19\] " "Info: Pin Alu\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[20\] " "Info: Pin Alu\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[21\] " "Info: Pin Alu\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[22\] " "Info: Pin Alu\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[23\] " "Info: Pin Alu\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[24\] " "Info: Pin Alu\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[25\] " "Info: Pin Alu\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[26\] " "Info: Pin Alu\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[27\] " "Info: Pin Alu\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[28\] " "Info: Pin Alu\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[29\] " "Info: Pin Alu\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[30\] " "Info: Pin Alu\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[31\] " "Info: Pin Alu\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[0\] " "Info: Pin WriteDataMem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[1\] " "Info: Pin WriteDataMem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[2\] " "Info: Pin WriteDataMem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[3\] " "Info: Pin WriteDataMem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[4\] " "Info: Pin WriteDataMem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[5\] " "Info: Pin WriteDataMem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[6\] " "Info: Pin WriteDataMem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[7\] " "Info: Pin WriteDataMem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[8\] " "Info: Pin WriteDataMem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[9\] " "Info: Pin WriteDataMem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[10\] " "Info: Pin WriteDataMem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[11\] " "Info: Pin WriteDataMem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[12\] " "Info: Pin WriteDataMem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[13\] " "Info: Pin WriteDataMem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[14\] " "Info: Pin WriteDataMem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[15\] " "Info: Pin WriteDataMem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[16\] " "Info: Pin WriteDataMem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[17\] " "Info: Pin WriteDataMem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[18\] " "Info: Pin WriteDataMem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[19\] " "Info: Pin WriteDataMem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[20\] " "Info: Pin WriteDataMem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[21\] " "Info: Pin WriteDataMem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[22\] " "Info: Pin WriteDataMem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[23\] " "Info: Pin WriteDataMem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[24\] " "Info: Pin WriteDataMem\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[25\] " "Info: Pin WriteDataMem\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[26\] " "Info: Pin WriteDataMem\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[27\] " "Info: Pin WriteDataMem\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[28\] " "Info: Pin WriteDataMem\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[29\] " "Info: Pin WriteDataMem\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[30\] " "Info: Pin WriteDataMem\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataMem\[31\] " "Info: Pin WriteDataMem\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataMem[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataMem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[0\] " "Info: Pin extrapcnext\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[1\] " "Info: Pin extrapcnext\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[2\] " "Info: Pin extrapcnext\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[3\] " "Info: Pin extrapcnext\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[4\] " "Info: Pin extrapcnext\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[5\] " "Info: Pin extrapcnext\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[6\] " "Info: Pin extrapcnext\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[7\] " "Info: Pin extrapcnext\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[8\] " "Info: Pin extrapcnext\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[9\] " "Info: Pin extrapcnext\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[10\] " "Info: Pin extrapcnext\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[11\] " "Info: Pin extrapcnext\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[12\] " "Info: Pin extrapcnext\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[13\] " "Info: Pin extrapcnext\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[14\] " "Info: Pin extrapcnext\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[15\] " "Info: Pin extrapcnext\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[16\] " "Info: Pin extrapcnext\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[17\] " "Info: Pin extrapcnext\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[18\] " "Info: Pin extrapcnext\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[19\] " "Info: Pin extrapcnext\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[20\] " "Info: Pin extrapcnext\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[21\] " "Info: Pin extrapcnext\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[22\] " "Info: Pin extrapcnext\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[23\] " "Info: Pin extrapcnext\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[24\] " "Info: Pin extrapcnext\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[25\] " "Info: Pin extrapcnext\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[26\] " "Info: Pin extrapcnext\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[27\] " "Info: Pin extrapcnext\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[28\] " "Info: Pin extrapcnext\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[29\] " "Info: Pin extrapcnext\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[30\] " "Info: Pin extrapcnext\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[31\] " "Info: Pin extrapcnext\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Info: Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Info: Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Info: Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Info: Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Info: Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Info: Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Info: Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Info: Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Info: Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Info: Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Info: Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Info: Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Info: Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Info: Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Info: Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Info: Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[0\] " "Info: Pin WriteDataReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[1\] " "Info: Pin WriteDataReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[2\] " "Info: Pin WriteDataReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[3\] " "Info: Pin WriteDataReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[4\] " "Info: Pin WriteDataReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[5\] " "Info: Pin WriteDataReg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[6\] " "Info: Pin WriteDataReg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[7\] " "Info: Pin WriteDataReg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[8\] " "Info: Pin WriteDataReg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[9\] " "Info: Pin WriteDataReg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[10\] " "Info: Pin WriteDataReg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[11\] " "Info: Pin WriteDataReg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[12\] " "Info: Pin WriteDataReg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[13\] " "Info: Pin WriteDataReg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[14\] " "Info: Pin WriteDataReg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[15\] " "Info: Pin WriteDataReg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[16\] " "Info: Pin WriteDataReg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[17\] " "Info: Pin WriteDataReg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[18\] " "Info: Pin WriteDataReg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[19\] " "Info: Pin WriteDataReg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[20\] " "Info: Pin WriteDataReg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[21\] " "Info: Pin WriteDataReg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[22\] " "Info: Pin WriteDataReg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[23\] " "Info: Pin WriteDataReg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[24\] " "Info: Pin WriteDataReg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[25\] " "Info: Pin WriteDataReg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[26\] " "Info: Pin WriteDataReg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[27\] " "Info: Pin WriteDataReg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[28\] " "Info: Pin WriteDataReg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[29\] " "Info: Pin WriteDataReg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[30\] " "Info: Pin WriteDataReg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[31\] " "Info: Pin WriteDataReg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[0\] " "Info: Pin WriteRegister\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[1\] " "Info: Pin WriteRegister\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[2\] " "Info: Pin WriteRegister\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[3\] " "Info: Pin WriteRegister\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[4\] " "Info: Pin WriteRegister\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[0\] " "Info: Pin DeslocInst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[1\] " "Info: Pin DeslocInst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[2\] " "Info: Pin DeslocInst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[3\] " "Info: Pin DeslocInst\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[4\] " "Info: Pin DeslocInst\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[5\] " "Info: Pin DeslocInst\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[6\] " "Info: Pin DeslocInst\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[7\] " "Info: Pin DeslocInst\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[8\] " "Info: Pin DeslocInst\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[9\] " "Info: Pin DeslocInst\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[10\] " "Info: Pin DeslocInst\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[11\] " "Info: Pin DeslocInst\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[12\] " "Info: Pin DeslocInst\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[13\] " "Info: Pin DeslocInst\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[14\] " "Info: Pin DeslocInst\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[15\] " "Info: Pin DeslocInst\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[16\] " "Info: Pin DeslocInst\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[17\] " "Info: Pin DeslocInst\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[18\] " "Info: Pin DeslocInst\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[19\] " "Info: Pin DeslocInst\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[20\] " "Info: Pin DeslocInst\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[21\] " "Info: Pin DeslocInst\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[22\] " "Info: Pin DeslocInst\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[23\] " "Info: Pin DeslocInst\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[24\] " "Info: Pin DeslocInst\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[25\] " "Info: Pin DeslocInst\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[26\] " "Info: Pin DeslocInst\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[27\] " "Info: Pin DeslocInst\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[28\] " "Info: Pin DeslocInst\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[29\] " "Info: Pin DeslocInst\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[30\] " "Info: Pin DeslocInst\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[31\] " "Info: Pin DeslocInst\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[0\] " "Info: Pin DeslocSinal\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[1\] " "Info: Pin DeslocSinal\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[2\] " "Info: Pin DeslocSinal\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[3\] " "Info: Pin DeslocSinal\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[4\] " "Info: Pin DeslocSinal\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[5\] " "Info: Pin DeslocSinal\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[6\] " "Info: Pin DeslocSinal\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[7\] " "Info: Pin DeslocSinal\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[8\] " "Info: Pin DeslocSinal\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[9\] " "Info: Pin DeslocSinal\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[10\] " "Info: Pin DeslocSinal\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[11\] " "Info: Pin DeslocSinal\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[12\] " "Info: Pin DeslocSinal\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[13\] " "Info: Pin DeslocSinal\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[14\] " "Info: Pin DeslocSinal\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[15\] " "Info: Pin DeslocSinal\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[16\] " "Info: Pin DeslocSinal\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[17\] " "Info: Pin DeslocSinal\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[18\] " "Info: Pin DeslocSinal\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[19\] " "Info: Pin DeslocSinal\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[20\] " "Info: Pin DeslocSinal\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[21\] " "Info: Pin DeslocSinal\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[22\] " "Info: Pin DeslocSinal\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[23\] " "Info: Pin DeslocSinal\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[24\] " "Info: Pin DeslocSinal\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[25\] " "Info: Pin DeslocSinal\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[26\] " "Info: Pin DeslocSinal\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[27\] " "Info: Pin DeslocSinal\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[28\] " "Info: Pin DeslocSinal\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[29\] " "Info: Pin DeslocSinal\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[30\] " "Info: Pin DeslocSinal\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[31\] " "Info: Pin DeslocSinal\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { wr } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RegWrite } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Info: Pin IRWrite not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IRWrite } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[0\] " "Info: Pin AluOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[1\] " "Info: Pin AluOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[2\] " "Info: Pin AluOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[3\] " "Info: Pin AluOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[4\] " "Info: Pin AluOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[5\] " "Info: Pin AluOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[6\] " "Info: Pin AluOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[7\] " "Info: Pin AluOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[8\] " "Info: Pin AluOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[9\] " "Info: Pin AluOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[10\] " "Info: Pin AluOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[11\] " "Info: Pin AluOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[12\] " "Info: Pin AluOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[13\] " "Info: Pin AluOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[14\] " "Info: Pin AluOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[15\] " "Info: Pin AluOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[16\] " "Info: Pin AluOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[17\] " "Info: Pin AluOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[18\] " "Info: Pin AluOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[19\] " "Info: Pin AluOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[20\] " "Info: Pin AluOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[21\] " "Info: Pin AluOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[22\] " "Info: Pin AluOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[23\] " "Info: Pin AluOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[24\] " "Info: Pin AluOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[25\] " "Info: Pin AluOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[26\] " "Info: Pin AluOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[27\] " "Info: Pin AluOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[28\] " "Info: Pin AluOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[29\] " "Info: Pin AluOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[30\] " "Info: Pin AluOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[31\] " "Info: Pin AluOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[0\] " "Info: Pin State\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[1\] " "Info: Pin State\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[2\] " "Info: Pin State\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[3\] " "Info: Pin State\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[4\] " "Info: Pin State\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_l " "Info: Pin reset_l not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset_l } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_l (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset_l (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset_l } } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1757 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "333 unused 3.3V 0 333 0 " "Info: Number of I/O pins in group: 333 (unused VREF, 3.3V VCCIO, 0 input, 333 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "30.887 ns register register " "Info: Estimated most critical path is register to register delay of 30.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:RegInstrucao\|Instr20_16\[3\] 1 REG LAB_X45_Y40 244 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X45_Y40; Fanout = 244; REG Node = 'Instr_Reg:RegInstrucao\|Instr20_16\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:RegInstrucao|Instr20_16[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.275 ns) 1.683 ns Multiplex2bit:MuxSrcB\|Mux30~17 2 COMB LAB_X42_Y34 1 " "Info: 2: + IC(1.408 ns) + CELL(0.275 ns) = 1.683 ns; Loc. = LAB_X42_Y34; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { Instr_Reg:RegInstrucao|Instr20_16[3] Multiplex2bit:MuxSrcB|Mux30~17 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.244 ns Multiplex2bit:MuxSrcB\|Mux30~18 3 COMB LAB_X42_Y34 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 2.244 ns; Loc. = LAB_X42_Y34; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Multiplex2bit:MuxSrcB|Mux30~17 Multiplex2bit:MuxSrcB|Mux30~18 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.150 ns) 4.125 ns Multiplex2bit:MuxSrcB\|Mux30~19 4 COMB LAB_X36_Y39 1 " "Info: 4: + IC(1.731 ns) + CELL(0.150 ns) = 4.125 ns; Loc. = LAB_X36_Y39; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { Multiplex2bit:MuxSrcB|Mux30~18 Multiplex2bit:MuxSrcB|Mux30~19 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.271 ns) 5.466 ns Multiplex2bit:MuxSrcB\|Mux30~22 5 COMB LAB_X35_Y34 1 " "Info: 5: + IC(1.070 ns) + CELL(0.271 ns) = 5.466 ns; Loc. = LAB_X35_Y34; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { Multiplex2bit:MuxSrcB|Mux30~19 Multiplex2bit:MuxSrcB|Mux30~22 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.275 ns) 7.062 ns Multiplex2bit:MuxSrcB\|Mux30~23 6 COMB LAB_X42_Y31 2 " "Info: 6: + IC(1.321 ns) + CELL(0.275 ns) = 7.062 ns; Loc. = LAB_X42_Y31; Fanout = 2; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Multiplex2bit:MuxSrcB|Mux30~22 Multiplex2bit:MuxSrcB|Mux30~23 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 7.818 ns Ula32:ULA\|Mux62~0 7 COMB LAB_X41_Y31 2 " "Info: 7: + IC(0.481 ns) + CELL(0.275 ns) = 7.818 ns; Loc. = LAB_X41_Y31; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux62~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Multiplex2bit:MuxSrcB|Mux30~23 Ula32:ULA|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.150 ns) 8.842 ns Ula32:ULA\|carry_temp\[1\]~30 8 COMB LAB_X44_Y31 3 " "Info: 8: + IC(0.874 ns) + CELL(0.150 ns) = 8.842 ns; Loc. = LAB_X44_Y31; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Ula32:ULA|Mux62~0 Ula32:ULA|carry_temp[1]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.407 ns Ula32:ULA\|carry_temp\[3\]~31 9 COMB LAB_X44_Y31 1 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 9.407 ns; Loc. = LAB_X44_Y31; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.972 ns Ula32:ULA\|carry_temp\[3\]~58 10 COMB LAB_X44_Y31 3 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 9.972 ns; Loc. = LAB_X44_Y31; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.537 ns Ula32:ULA\|carry_temp\[5\]~32 11 COMB LAB_X44_Y31 1 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 10.537 ns; Loc. = LAB_X44_Y31; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.102 ns Ula32:ULA\|carry_temp\[5\]~59 12 COMB LAB_X44_Y31 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 11.102 ns; Loc. = LAB_X44_Y31; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.667 ns Ula32:ULA\|carry_temp\[6\]~60 13 COMB LAB_X44_Y31 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 11.667 ns; Loc. = LAB_X44_Y31; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 12.232 ns Ula32:ULA\|carry_temp\[7\]~34 14 COMB LAB_X44_Y31 3 " "Info: 14: + IC(0.127 ns) + CELL(0.438 ns) = 12.232 ns; Loc. = LAB_X44_Y31; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 13.273 ns Ula32:ULA\|carry_temp\[8\]~61 15 COMB LAB_X43_Y30 2 " "Info: 15: + IC(0.891 ns) + CELL(0.150 ns) = 13.273 ns; Loc. = LAB_X43_Y30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 13.838 ns Ula32:ULA\|carry_temp\[9\]~36 16 COMB LAB_X43_Y30 3 " "Info: 16: + IC(0.127 ns) + CELL(0.438 ns) = 13.838 ns; Loc. = LAB_X43_Y30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[8]~61 Ula32:ULA|carry_temp[9]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.403 ns Ula32:ULA\|carry_temp\[10\]~62 17 COMB LAB_X43_Y30 2 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 14.403 ns; Loc. = LAB_X43_Y30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 14.968 ns Ula32:ULA\|carry_temp\[11\]~38 18 COMB LAB_X43_Y30 3 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 14.968 ns; Loc. = LAB_X43_Y30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 15.533 ns Ula32:ULA\|carry_temp\[12\]~63 19 COMB LAB_X43_Y30 2 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 15.533 ns; Loc. = LAB_X43_Y30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.438 ns) 16.574 ns Ula32:ULA\|carry_temp\[13\]~40 20 COMB LAB_X43_Y29 3 " "Info: 20: + IC(0.603 ns) + CELL(0.438 ns) = 16.574 ns; Loc. = LAB_X43_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 17.139 ns Ula32:ULA\|carry_temp\[14\]~64 21 COMB LAB_X43_Y29 2 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 17.139 ns; Loc. = LAB_X43_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 17.704 ns Ula32:ULA\|carry_temp\[15\]~42 22 COMB LAB_X43_Y29 3 " "Info: 22: + IC(0.127 ns) + CELL(0.438 ns) = 17.704 ns; Loc. = LAB_X43_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 18.269 ns Ula32:ULA\|carry_temp\[16\]~65 23 COMB LAB_X43_Y29 2 " "Info: 23: + IC(0.415 ns) + CELL(0.150 ns) = 18.269 ns; Loc. = LAB_X43_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 18.834 ns Ula32:ULA\|carry_temp\[17\]~44 24 COMB LAB_X43_Y29 3 " "Info: 24: + IC(0.127 ns) + CELL(0.438 ns) = 18.834 ns; Loc. = LAB_X43_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 19.399 ns Ula32:ULA\|carry_temp\[18\]~66 25 COMB LAB_X43_Y29 2 " "Info: 25: + IC(0.415 ns) + CELL(0.150 ns) = 19.399 ns; Loc. = LAB_X43_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 19.964 ns Ula32:ULA\|carry_temp\[19\]~46 26 COMB LAB_X43_Y29 3 " "Info: 26: + IC(0.127 ns) + CELL(0.438 ns) = 19.964 ns; Loc. = LAB_X43_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 20.529 ns Ula32:ULA\|carry_temp\[20\]~67 27 COMB LAB_X43_Y29 2 " "Info: 27: + IC(0.415 ns) + CELL(0.150 ns) = 20.529 ns; Loc. = LAB_X43_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.094 ns Ula32:ULA\|carry_temp\[21\]~48 28 COMB LAB_X43_Y29 3 " "Info: 28: + IC(0.127 ns) + CELL(0.438 ns) = 21.094 ns; Loc. = LAB_X43_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 21.850 ns Ula32:ULA\|carry_temp\[22\]~68 29 COMB LAB_X44_Y29 2 " "Info: 29: + IC(0.606 ns) + CELL(0.150 ns) = 21.850 ns; Loc. = LAB_X44_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 22.415 ns Ula32:ULA\|carry_temp\[23\]~50 30 COMB LAB_X44_Y29 3 " "Info: 30: + IC(0.127 ns) + CELL(0.438 ns) = 22.415 ns; Loc. = LAB_X44_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[22]~68 Ula32:ULA|carry_temp[23]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.980 ns Ula32:ULA\|carry_temp\[24\]~69 31 COMB LAB_X44_Y29 2 " "Info: 31: + IC(0.415 ns) + CELL(0.150 ns) = 22.980 ns; Loc. = LAB_X44_Y29; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 23.545 ns Ula32:ULA\|carry_temp\[25\]~52 32 COMB LAB_X44_Y29 3 " "Info: 32: + IC(0.127 ns) + CELL(0.438 ns) = 23.545 ns; Loc. = LAB_X44_Y29; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 24.586 ns Ula32:ULA\|carry_temp\[26\]~70 33 COMB LAB_X44_Y28 2 " "Info: 33: + IC(0.891 ns) + CELL(0.150 ns) = 24.586 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 25.151 ns Ula32:ULA\|carry_temp\[27\]~54 34 COMB LAB_X44_Y28 3 " "Info: 34: + IC(0.127 ns) + CELL(0.438 ns) = 25.151 ns; Loc. = LAB_X44_Y28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 25.907 ns Ula32:ULA\|carry_temp\[28\]~71 35 COMB LAB_X43_Y28 2 " "Info: 35: + IC(0.606 ns) + CELL(0.150 ns) = 25.907 ns; Loc. = LAB_X43_Y28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 26.472 ns Ula32:ULA\|carry_temp\[29\]~56 36 COMB LAB_X43_Y28 2 " "Info: 36: + IC(0.127 ns) + CELL(0.438 ns) = 26.472 ns; Loc. = LAB_X43_Y28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 27.037 ns Ula32:ULA\|carry_temp\[30\]~57 37 COMB LAB_X43_Y28 1 " "Info: 37: + IC(0.145 ns) + CELL(0.420 ns) = 27.037 ns; Loc. = LAB_X43_Y28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 27.602 ns Ula32:ULA\|soma_temp\[31\] 38 COMB LAB_X43_Y28 1 " "Info: 38: + IC(0.415 ns) + CELL(0.150 ns) = 27.602 ns; Loc. = LAB_X43_Y28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 28.167 ns Registrador:RegPC\|Saida\[31\]~31 39 COMB LAB_X43_Y28 4 " "Info: 39: + IC(0.145 ns) + CELL(0.420 ns) = 28.167 ns; Loc. = LAB_X43_Y28; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 28.923 ns g1~2 40 COMB LAB_X44_Y28 2 " "Info: 40: + IC(0.481 ns) + CELL(0.275 ns) = 28.923 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'g1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Registrador:RegPC|Saida[31]~31 g1~2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 29.488 ns g2 41 COMB LAB_X44_Y28 28 " "Info: 41: + IC(0.290 ns) + CELL(0.275 ns) = 29.488 ns; Loc. = LAB_X44_Y28; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { g1~2 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.660 ns) 30.887 ns Registrador:RegPC\|Saida\[3\] 42 REG LAB_X44_Y31 3 " "Info: 42: + IC(0.739 ns) + CELL(0.660 ns) = 30.887 ns; Loc. = LAB_X44_Y31; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { g2 Registrador:RegPC|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.523 ns ( 37.31 % ) " "Info: Total cell delay = 11.523 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.364 ns ( 62.69 % ) " "Info: Total interconnect delay = 19.364 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.887 ns" { Instr_Reg:RegInstrucao|Instr20_16[3] Multiplex2bit:MuxSrcB|Mux30~17 Multiplex2bit:MuxSrcB|Mux30~18 Multiplex2bit:MuxSrcB|Mux30~19 Multiplex2bit:MuxSrcB|Mux30~22 Multiplex2bit:MuxSrcB|Mux30~23 Ula32:ULA|Mux62~0 Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~58 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~59 Ula32:ULA|carry_temp[6]~60 Ula32:ULA|carry_temp[7]~34 Ula32:ULA|carry_temp[8]~61 Ula32:ULA|carry_temp[9]~36 Ula32:ULA|carry_temp[10]~62 Ula32:ULA|carry_temp[11]~38 Ula32:ULA|carry_temp[12]~63 Ula32:ULA|carry_temp[13]~40 Ula32:ULA|carry_temp[14]~64 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[16]~65 Ula32:ULA|carry_temp[17]~44 Ula32:ULA|carry_temp[18]~66 Ula32:ULA|carry_temp[19]~46 Ula32:ULA|carry_temp[20]~67 Ula32:ULA|carry_temp[21]~48 Ula32:ULA|carry_temp[22]~68 Ula32:ULA|carry_temp[23]~50 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[25]~52 Ula32:ULA|carry_temp[26]~70 Ula32:ULA|carry_temp[27]~54 Ula32:ULA|carry_temp[28]~71 Ula32:ULA|carry_temp[29]~56 Ula32:ULA|carry_temp[30]~57 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 g1~2 g2 Registrador:RegPC|Saida[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 41% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "333 " "Warning: Found 333 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[0\] 0 " "Info: Pin \"Address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[1\] 0 " "Info: Pin \"Address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[2\] 0 " "Info: Pin \"Address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[3\] 0 " "Info: Pin \"Address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[4\] 0 " "Info: Pin \"Address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[5\] 0 " "Info: Pin \"Address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[6\] 0 " "Info: Pin \"Address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[7\] 0 " "Info: Pin \"Address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[8\] 0 " "Info: Pin \"Address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[9\] 0 " "Info: Pin \"Address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[10\] 0 " "Info: Pin \"Address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[11\] 0 " "Info: Pin \"Address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[12\] 0 " "Info: Pin \"Address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[13\] 0 " "Info: Pin \"Address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[14\] 0 " "Info: Pin \"Address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[15\] 0 " "Info: Pin \"Address\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[16\] 0 " "Info: Pin \"Address\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[17\] 0 " "Info: Pin \"Address\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[18\] 0 " "Info: Pin \"Address\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[19\] 0 " "Info: Pin \"Address\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[20\] 0 " "Info: Pin \"Address\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[21\] 0 " "Info: Pin \"Address\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[22\] 0 " "Info: Pin \"Address\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[23\] 0 " "Info: Pin \"Address\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[24\] 0 " "Info: Pin \"Address\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[25\] 0 " "Info: Pin \"Address\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[26\] 0 " "Info: Pin \"Address\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[27\] 0 " "Info: Pin \"Address\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[28\] 0 " "Info: Pin \"Address\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[29\] 0 " "Info: Pin \"Address\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[30\] 0 " "Info: Pin \"Address\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[31\] 0 " "Info: Pin \"Address\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[0\] 0 " "Info: Pin \"MemData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[1\] 0 " "Info: Pin \"MemData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[2\] 0 " "Info: Pin \"MemData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[3\] 0 " "Info: Pin \"MemData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[4\] 0 " "Info: Pin \"MemData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[5\] 0 " "Info: Pin \"MemData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[6\] 0 " "Info: Pin \"MemData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[7\] 0 " "Info: Pin \"MemData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[8\] 0 " "Info: Pin \"MemData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[9\] 0 " "Info: Pin \"MemData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[10\] 0 " "Info: Pin \"MemData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[11\] 0 " "Info: Pin \"MemData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[12\] 0 " "Info: Pin \"MemData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[13\] 0 " "Info: Pin \"MemData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[14\] 0 " "Info: Pin \"MemData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[15\] 0 " "Info: Pin \"MemData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[16\] 0 " "Info: Pin \"MemData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[17\] 0 " "Info: Pin \"MemData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[18\] 0 " "Info: Pin \"MemData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[19\] 0 " "Info: Pin \"MemData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[20\] 0 " "Info: Pin \"MemData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[21\] 0 " "Info: Pin \"MemData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[22\] 0 " "Info: Pin \"MemData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[23\] 0 " "Info: Pin \"MemData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[24\] 0 " "Info: Pin \"MemData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[25\] 0 " "Info: Pin \"MemData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[26\] 0 " "Info: Pin \"MemData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[27\] 0 " "Info: Pin \"MemData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[28\] 0 " "Info: Pin \"MemData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[29\] 0 " "Info: Pin \"MemData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[30\] 0 " "Info: Pin \"MemData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[31\] 0 " "Info: Pin \"MemData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[0\] 0 " "Info: Pin \"Alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[1\] 0 " "Info: Pin \"Alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[2\] 0 " "Info: Pin \"Alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[3\] 0 " "Info: Pin \"Alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[4\] 0 " "Info: Pin \"Alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[5\] 0 " "Info: Pin \"Alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[6\] 0 " "Info: Pin \"Alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[7\] 0 " "Info: Pin \"Alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[8\] 0 " "Info: Pin \"Alu\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[9\] 0 " "Info: Pin \"Alu\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[10\] 0 " "Info: Pin \"Alu\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[11\] 0 " "Info: Pin \"Alu\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[12\] 0 " "Info: Pin \"Alu\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[13\] 0 " "Info: Pin \"Alu\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[14\] 0 " "Info: Pin \"Alu\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[15\] 0 " "Info: Pin \"Alu\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[16\] 0 " "Info: Pin \"Alu\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[17\] 0 " "Info: Pin \"Alu\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[18\] 0 " "Info: Pin \"Alu\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[19\] 0 " "Info: Pin \"Alu\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[20\] 0 " "Info: Pin \"Alu\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[21\] 0 " "Info: Pin \"Alu\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[22\] 0 " "Info: Pin \"Alu\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[23\] 0 " "Info: Pin \"Alu\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[24\] 0 " "Info: Pin \"Alu\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[25\] 0 " "Info: Pin \"Alu\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[26\] 0 " "Info: Pin \"Alu\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[27\] 0 " "Info: Pin \"Alu\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[28\] 0 " "Info: Pin \"Alu\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[29\] 0 " "Info: Pin \"Alu\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[30\] 0 " "Info: Pin \"Alu\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[31\] 0 " "Info: Pin \"Alu\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[0\] 0 " "Info: Pin \"WriteDataMem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[1\] 0 " "Info: Pin \"WriteDataMem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[2\] 0 " "Info: Pin \"WriteDataMem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[3\] 0 " "Info: Pin \"WriteDataMem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[4\] 0 " "Info: Pin \"WriteDataMem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[5\] 0 " "Info: Pin \"WriteDataMem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[6\] 0 " "Info: Pin \"WriteDataMem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[7\] 0 " "Info: Pin \"WriteDataMem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[8\] 0 " "Info: Pin \"WriteDataMem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[9\] 0 " "Info: Pin \"WriteDataMem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[10\] 0 " "Info: Pin \"WriteDataMem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[11\] 0 " "Info: Pin \"WriteDataMem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[12\] 0 " "Info: Pin \"WriteDataMem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[13\] 0 " "Info: Pin \"WriteDataMem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[14\] 0 " "Info: Pin \"WriteDataMem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[15\] 0 " "Info: Pin \"WriteDataMem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[16\] 0 " "Info: Pin \"WriteDataMem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[17\] 0 " "Info: Pin \"WriteDataMem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[18\] 0 " "Info: Pin \"WriteDataMem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[19\] 0 " "Info: Pin \"WriteDataMem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[20\] 0 " "Info: Pin \"WriteDataMem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[21\] 0 " "Info: Pin \"WriteDataMem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[22\] 0 " "Info: Pin \"WriteDataMem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[23\] 0 " "Info: Pin \"WriteDataMem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[24\] 0 " "Info: Pin \"WriteDataMem\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[25\] 0 " "Info: Pin \"WriteDataMem\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[26\] 0 " "Info: Pin \"WriteDataMem\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[27\] 0 " "Info: Pin \"WriteDataMem\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[28\] 0 " "Info: Pin \"WriteDataMem\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[29\] 0 " "Info: Pin \"WriteDataMem\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[30\] 0 " "Info: Pin \"WriteDataMem\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataMem\[31\] 0 " "Info: Pin \"WriteDataMem\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[0\] 0 " "Info: Pin \"extrapcnext\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[1\] 0 " "Info: Pin \"extrapcnext\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[2\] 0 " "Info: Pin \"extrapcnext\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[3\] 0 " "Info: Pin \"extrapcnext\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[4\] 0 " "Info: Pin \"extrapcnext\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[5\] 0 " "Info: Pin \"extrapcnext\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[6\] 0 " "Info: Pin \"extrapcnext\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[7\] 0 " "Info: Pin \"extrapcnext\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[8\] 0 " "Info: Pin \"extrapcnext\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[9\] 0 " "Info: Pin \"extrapcnext\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[10\] 0 " "Info: Pin \"extrapcnext\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[11\] 0 " "Info: Pin \"extrapcnext\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[12\] 0 " "Info: Pin \"extrapcnext\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[13\] 0 " "Info: Pin \"extrapcnext\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[14\] 0 " "Info: Pin \"extrapcnext\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[15\] 0 " "Info: Pin \"extrapcnext\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[16\] 0 " "Info: Pin \"extrapcnext\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[17\] 0 " "Info: Pin \"extrapcnext\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[18\] 0 " "Info: Pin \"extrapcnext\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[19\] 0 " "Info: Pin \"extrapcnext\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[20\] 0 " "Info: Pin \"extrapcnext\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[21\] 0 " "Info: Pin \"extrapcnext\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[22\] 0 " "Info: Pin \"extrapcnext\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[23\] 0 " "Info: Pin \"extrapcnext\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[24\] 0 " "Info: Pin \"extrapcnext\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[25\] 0 " "Info: Pin \"extrapcnext\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[26\] 0 " "Info: Pin \"extrapcnext\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[27\] 0 " "Info: Pin \"extrapcnext\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[28\] 0 " "Info: Pin \"extrapcnext\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[29\] 0 " "Info: Pin \"extrapcnext\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[30\] 0 " "Info: Pin \"extrapcnext\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[31\] 0 " "Info: Pin \"extrapcnext\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Info: Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Info: Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Info: Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Info: Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Info: Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Info: Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Info: Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Info: Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Info: Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Info: Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Info: Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Info: Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Info: Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Info: Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Info: Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Info: Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Info: Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Info: Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Info: Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Info: Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Info: Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Info: Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[0\] 0 " "Info: Pin \"WriteDataReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[1\] 0 " "Info: Pin \"WriteDataReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[2\] 0 " "Info: Pin \"WriteDataReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[3\] 0 " "Info: Pin \"WriteDataReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[4\] 0 " "Info: Pin \"WriteDataReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[5\] 0 " "Info: Pin \"WriteDataReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[6\] 0 " "Info: Pin \"WriteDataReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[7\] 0 " "Info: Pin \"WriteDataReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[8\] 0 " "Info: Pin \"WriteDataReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[9\] 0 " "Info: Pin \"WriteDataReg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[10\] 0 " "Info: Pin \"WriteDataReg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[11\] 0 " "Info: Pin \"WriteDataReg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[12\] 0 " "Info: Pin \"WriteDataReg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[13\] 0 " "Info: Pin \"WriteDataReg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[14\] 0 " "Info: Pin \"WriteDataReg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[15\] 0 " "Info: Pin \"WriteDataReg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[16\] 0 " "Info: Pin \"WriteDataReg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[17\] 0 " "Info: Pin \"WriteDataReg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[18\] 0 " "Info: Pin \"WriteDataReg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[19\] 0 " "Info: Pin \"WriteDataReg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[20\] 0 " "Info: Pin \"WriteDataReg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[21\] 0 " "Info: Pin \"WriteDataReg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[22\] 0 " "Info: Pin \"WriteDataReg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[23\] 0 " "Info: Pin \"WriteDataReg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[24\] 0 " "Info: Pin \"WriteDataReg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[25\] 0 " "Info: Pin \"WriteDataReg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[26\] 0 " "Info: Pin \"WriteDataReg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[27\] 0 " "Info: Pin \"WriteDataReg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[28\] 0 " "Info: Pin \"WriteDataReg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[29\] 0 " "Info: Pin \"WriteDataReg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[30\] 0 " "Info: Pin \"WriteDataReg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[31\] 0 " "Info: Pin \"WriteDataReg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[0\] 0 " "Info: Pin \"WriteRegister\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[1\] 0 " "Info: Pin \"WriteRegister\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[2\] 0 " "Info: Pin \"WriteRegister\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[3\] 0 " "Info: Pin \"WriteRegister\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[4\] 0 " "Info: Pin \"WriteRegister\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[0\] 0 " "Info: Pin \"DeslocInst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[1\] 0 " "Info: Pin \"DeslocInst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[2\] 0 " "Info: Pin \"DeslocInst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[3\] 0 " "Info: Pin \"DeslocInst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[4\] 0 " "Info: Pin \"DeslocInst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[5\] 0 " "Info: Pin \"DeslocInst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[6\] 0 " "Info: Pin \"DeslocInst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[7\] 0 " "Info: Pin \"DeslocInst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[8\] 0 " "Info: Pin \"DeslocInst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[9\] 0 " "Info: Pin \"DeslocInst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[10\] 0 " "Info: Pin \"DeslocInst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[11\] 0 " "Info: Pin \"DeslocInst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[12\] 0 " "Info: Pin \"DeslocInst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[13\] 0 " "Info: Pin \"DeslocInst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[14\] 0 " "Info: Pin \"DeslocInst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[15\] 0 " "Info: Pin \"DeslocInst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[16\] 0 " "Info: Pin \"DeslocInst\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[17\] 0 " "Info: Pin \"DeslocInst\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[18\] 0 " "Info: Pin \"DeslocInst\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[19\] 0 " "Info: Pin \"DeslocInst\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[20\] 0 " "Info: Pin \"DeslocInst\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[21\] 0 " "Info: Pin \"DeslocInst\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[22\] 0 " "Info: Pin \"DeslocInst\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[23\] 0 " "Info: Pin \"DeslocInst\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[24\] 0 " "Info: Pin \"DeslocInst\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[25\] 0 " "Info: Pin \"DeslocInst\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[26\] 0 " "Info: Pin \"DeslocInst\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[27\] 0 " "Info: Pin \"DeslocInst\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[28\] 0 " "Info: Pin \"DeslocInst\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[29\] 0 " "Info: Pin \"DeslocInst\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[30\] 0 " "Info: Pin \"DeslocInst\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[31\] 0 " "Info: Pin \"DeslocInst\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[0\] 0 " "Info: Pin \"DeslocSinal\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[1\] 0 " "Info: Pin \"DeslocSinal\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[2\] 0 " "Info: Pin \"DeslocSinal\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[3\] 0 " "Info: Pin \"DeslocSinal\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[4\] 0 " "Info: Pin \"DeslocSinal\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[5\] 0 " "Info: Pin \"DeslocSinal\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[6\] 0 " "Info: Pin \"DeslocSinal\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[7\] 0 " "Info: Pin \"DeslocSinal\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[8\] 0 " "Info: Pin \"DeslocSinal\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[9\] 0 " "Info: Pin \"DeslocSinal\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[10\] 0 " "Info: Pin \"DeslocSinal\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[11\] 0 " "Info: Pin \"DeslocSinal\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[12\] 0 " "Info: Pin \"DeslocSinal\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[13\] 0 " "Info: Pin \"DeslocSinal\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[14\] 0 " "Info: Pin \"DeslocSinal\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[15\] 0 " "Info: Pin \"DeslocSinal\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[16\] 0 " "Info: Pin \"DeslocSinal\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[17\] 0 " "Info: Pin \"DeslocSinal\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[18\] 0 " "Info: Pin \"DeslocSinal\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[19\] 0 " "Info: Pin \"DeslocSinal\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[20\] 0 " "Info: Pin \"DeslocSinal\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[21\] 0 " "Info: Pin \"DeslocSinal\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[22\] 0 " "Info: Pin \"DeslocSinal\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[23\] 0 " "Info: Pin \"DeslocSinal\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[24\] 0 " "Info: Pin \"DeslocSinal\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[25\] 0 " "Info: Pin \"DeslocSinal\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[26\] 0 " "Info: Pin \"DeslocSinal\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[27\] 0 " "Info: Pin \"DeslocSinal\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[28\] 0 " "Info: Pin \"DeslocSinal\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[29\] 0 " "Info: Pin \"DeslocSinal\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[30\] 0 " "Info: Pin \"DeslocSinal\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[31\] 0 " "Info: Pin \"DeslocSinal\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Info: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRWrite 0 " "Info: Pin \"IRWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[0\] 0 " "Info: Pin \"AluOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[1\] 0 " "Info: Pin \"AluOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[2\] 0 " "Info: Pin \"AluOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[3\] 0 " "Info: Pin \"AluOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[4\] 0 " "Info: Pin \"AluOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[5\] 0 " "Info: Pin \"AluOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[6\] 0 " "Info: Pin \"AluOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[7\] 0 " "Info: Pin \"AluOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[8\] 0 " "Info: Pin \"AluOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[9\] 0 " "Info: Pin \"AluOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[10\] 0 " "Info: Pin \"AluOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[11\] 0 " "Info: Pin \"AluOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[12\] 0 " "Info: Pin \"AluOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[13\] 0 " "Info: Pin \"AluOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[14\] 0 " "Info: Pin \"AluOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[15\] 0 " "Info: Pin \"AluOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[16\] 0 " "Info: Pin \"AluOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[17\] 0 " "Info: Pin \"AluOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[18\] 0 " "Info: Pin \"AluOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[19\] 0 " "Info: Pin \"AluOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[20\] 0 " "Info: Pin \"AluOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[21\] 0 " "Info: Pin \"AluOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[22\] 0 " "Info: Pin \"AluOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[23\] 0 " "Info: Pin \"AluOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[24\] 0 " "Info: Pin \"AluOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[25\] 0 " "Info: Pin \"AluOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[26\] 0 " "Info: Pin \"AluOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[27\] 0 " "Info: Pin \"AluOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[28\] 0 " "Info: Pin \"AluOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[29\] 0 " "Info: Pin \"AluOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[30\] 0 " "Info: Pin \"AluOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[31\] 0 " "Info: Pin \"AluOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[0\] 0 " "Info: Pin \"State\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[1\] 0 " "Info: Pin \"State\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[2\] 0 " "Info: Pin \"State\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[3\] 0 " "Info: Pin \"State\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[4\] 0 " "Info: Pin \"State\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UP.fit.smsg " "Info: Generated suppressed messages file C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Info: Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 20:33:00 2018 " "Info: Processing ended: Mon Apr 16 20:33:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
