Warning (10268): Verilog HDL information at Control_Module.v(72): always construct contains both blocking and non-blocking assignments File: C:/Users/aleja/Desktop/Control Module/Control_Module.v Line: 72
