{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431639863370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431639863374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 23:44:23 2015 " "Processing started: Thu May 14 23:44:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431639863374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431639863374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431639863374 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1431639872739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/io_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_mem/synthesis/io_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem-rtl " "Found design unit 1: io_mem-rtl" {  } { { "io_mem/synthesis/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/io_mem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886071 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_mem " "Found entity 1: io_mem" {  } { { "io_mem/synthesis/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/io_mem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "io_mem/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "io_mem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2 " "Found entity 1: io_mem_mm_interconnect_2" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "io_mem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886082 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "io_mem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_rsp_mux " "Found entity 1: io_mem_mm_interconnect_2_rsp_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_rsp_demux " "Found entity 1: io_mem_mm_interconnect_2_rsp_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_cmd_mux " "Found entity 1: io_mem_mm_interconnect_2_cmd_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_cmd_demux " "Found entity 1: io_mem_mm_interconnect_2_cmd_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "io_mem/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "io_mem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "io_mem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "io_mem/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "io_mem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "io_mem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "io_mem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_router_002_default_decode " "Found entity 1: io_mem_mm_interconnect_2_router_002_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886122 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_2_router_002 " "Found entity 2: io_mem_mm_interconnect_2_router_002" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_2_router_default_decode " "Found entity 1: io_mem_mm_interconnect_2_router_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886124 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_2_router " "Found entity 2: io_mem_mm_interconnect_2_router" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "io_mem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "io_mem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "io_mem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "io_mem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "io_mem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1 " "Found entity 1: io_mem_mm_interconnect_1" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_rsp_mux " "Found entity 1: io_mem_mm_interconnect_1_rsp_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_rsp_demux " "Found entity 1: io_mem_mm_interconnect_1_rsp_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_cmd_mux " "Found entity 1: io_mem_mm_interconnect_1_cmd_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_cmd_demux " "Found entity 1: io_mem_mm_interconnect_1_cmd_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_router_002_default_decode " "Found entity 1: io_mem_mm_interconnect_1_router_002_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886156 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_1_router_002 " "Found entity 2: io_mem_mm_interconnect_1_router_002" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_1_router_default_decode " "Found entity 1: io_mem_mm_interconnect_1_router_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886158 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_1_router " "Found entity 2: io_mem_mm_interconnect_1_router" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0 " "Found entity 1: io_mem_mm_interconnect_0" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0 " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_router_001_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886175 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_0_mm_interconnect_0_router_001 " "Found entity 2: io_mem_mm_interconnect_0_mm_interconnect_0_router_001" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_mm_interconnect_0_router_default_decode " "Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_router_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886178 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_0_mm_interconnect_0_router " "Found entity 2: io_mem_mm_interconnect_0_mm_interconnect_0_router" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "io_mem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "io_mem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_rsp_mux " "Found entity 1: io_mem_mm_interconnect_0_rsp_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_rsp_demux " "Found entity 1: io_mem_mm_interconnect_0_rsp_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_cmd_mux " "Found entity 1: io_mem_mm_interconnect_0_cmd_mux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_cmd_demux " "Found entity 1: io_mem_mm_interconnect_0_cmd_demux" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_router_001_default_decode " "Found entity 1: io_mem_mm_interconnect_0_router_001_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886195 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_0_router_001 " "Found entity 2: io_mem_mm_interconnect_0_router_001" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel io_mem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel io_mem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at io_mem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431639886197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_mm_interconnect_0_router_default_decode " "Found entity 1: io_mem_mm_interconnect_0_router_default_decode" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886199 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_mem_mm_interconnect_0_router " "Found entity 2: io_mem_mm_interconnect_0_router" {  } { { "io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "io_mem/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "io_mem/synthesis/submodules/credit_producer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_hps_0 " "Found entity 1: io_mem_hps_0" {  } { { "io_mem/synthesis/submodules/io_mem_hps_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_hps_0_hps_io " "Found entity 1: io_mem_hps_0_hps_io" {  } { { "io_mem/synthesis/submodules/io_mem_hps_0_hps_io.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "io_mem/synthesis/submodules/hps_sdram.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "io_mem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "io_mem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "io_mem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "io_mem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "io_mem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "io_mem/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "io_mem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_hps_0_hps_io_border " "Found entity 1: io_mem_hps_0_hps_io_border" {  } { { "io_mem/synthesis/submodules/io_mem_hps_0_hps_io_border.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem/synthesis/submodules/io_mem_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_mem_hps_0_fpga_interfaces " "Found entity 1: io_mem_hps_0_fpga_interfaces" {  } { { "io_mem/synthesis/submodules/io_mem_hps_0_fpga_interfaces.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/io_mem/synthesis/submodules/io_mem_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sockit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sockit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sockit-behaviour " "Found design unit 1: sockit-behaviour" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886327 ""} { "Info" "ISGN_ENTITY_NAME" "1 sockit " "Found entity 1: sockit" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_led-behaviour " "Found design unit 1: io_led-behaviour" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886328 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_led " "Found entity 1: io_led" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/compute_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/compute_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute_main-behaviour " "Found design unit 1: compute_main-behaviour" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886330 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute_main " "Found entity 1: compute_main" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem-behaviour " "Found design unit 1: io_mem-behaviour" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886332 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_mem " "Found entity 1: io_mem" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431639886332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431639886332 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_clk_clk sockit.vhd(92) " "VHDL error at sockit.vhd(92): object \"CONNECTED_TO_clk_clk\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 92 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_a sockit.vhd(93) " "VHDL error at sockit.vhd(93): object \"CONNECTED_TO_memory_mem_a\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 93 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_a sockit.vhd(93) " "VHDL error at sockit.vhd(93): cannot associate formal port \"memory_mem_a\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 93 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_ba sockit.vhd(94) " "VHDL error at sockit.vhd(94): object \"CONNECTED_TO_memory_mem_ba\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 94 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_ba sockit.vhd(94) " "VHDL error at sockit.vhd(94): cannot associate formal port \"memory_mem_ba\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 94 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_ck sockit.vhd(95) " "VHDL error at sockit.vhd(95): object \"CONNECTED_TO_memory_mem_ck\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_ck sockit.vhd(95) " "VHDL error at sockit.vhd(95): cannot associate formal port \"memory_mem_ck\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_ck_n sockit.vhd(96) " "VHDL error at sockit.vhd(96): object \"CONNECTED_TO_memory_mem_ck_n\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 96 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_ck_n sockit.vhd(96) " "VHDL error at sockit.vhd(96): cannot associate formal port \"memory_mem_ck_n\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 96 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_cke sockit.vhd(97) " "VHDL error at sockit.vhd(97): object \"CONNECTED_TO_memory_mem_cke\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 97 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_cke sockit.vhd(97) " "VHDL error at sockit.vhd(97): cannot associate formal port \"memory_mem_cke\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 97 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_cs_n sockit.vhd(98) " "VHDL error at sockit.vhd(98): object \"CONNECTED_TO_memory_mem_cs_n\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 98 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_cs_n sockit.vhd(98) " "VHDL error at sockit.vhd(98): cannot associate formal port \"memory_mem_cs_n\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 98 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_ras_n sockit.vhd(99) " "VHDL error at sockit.vhd(99): object \"CONNECTED_TO_memory_mem_ras_n\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 99 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_ras_n sockit.vhd(99) " "VHDL error at sockit.vhd(99): cannot associate formal port \"memory_mem_ras_n\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 99 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886335 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_cas_n sockit.vhd(100) " "VHDL error at sockit.vhd(100): object \"CONNECTED_TO_memory_mem_cas_n\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 100 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886336 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_cas_n sockit.vhd(100) " "VHDL error at sockit.vhd(100): cannot associate formal port \"memory_mem_cas_n\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 100 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886336 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_memory_mem_we_n sockit.vhd(101) " "VHDL error at sockit.vhd(101): object \"CONNECTED_TO_memory_mem_we_n\" is used but not declared" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 101 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1431639886336 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out memory_mem_we_n sockit.vhd(101) " "VHDL error at sockit.vhd(101): cannot associate formal port \"memory_mem_we_n\" of mode \"out\" with an expression" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 101 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1431639886336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg " "Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431639886496 ""}
