 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CEN598_HW2
Version: L-2016.03
Date   : Sat Feb 24 20:45:57 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CEN598_HW2         1000000               saed32rvt_ss0p7v125c
  Interleaved_MAC_PE14_MAC_PE
                     70000                 saed32rvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[11]/CLK (DFFARX1_LVT)
                                                          0.00 #     0.00 r
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[11]/Q (DFFARX1_LVT)
                                                          0.27       0.27 r
  myInterleaved_MAC_PE14/myMAC_PE/U652/Y (XNOR2X2_LVT)
                                                          0.17       0.45 f
  myInterleaved_MAC_PE14/myMAC_PE/U2444/Y (NAND2X0_LVT)
                                                          0.09       0.54 r
  myInterleaved_MAC_PE14/myMAC_PE/U452/Y (NBUFFX2_LVT)
                                                          0.16       0.70 r
  myInterleaved_MAC_PE14/myMAC_PE/U1313/Y (OAI22X1_RVT)
                                                          0.23       0.92 f
  myInterleaved_MAC_PE14/myMAC_PE/U3377/CO (FADDX1_LVT)
                                                          0.15       1.07 f
  myInterleaved_MAC_PE14/myMAC_PE/U3387/S (FADDX1_LVT)
                                                          0.22       1.29 r
  myInterleaved_MAC_PE14/myMAC_PE/U3593/S (FADDX1_LVT)
                                                          0.19       1.49 f
  myInterleaved_MAC_PE14/myMAC_PE/U3609/CO (FADDX1_LVT)
                                                          0.13       1.61 f
  myInterleaved_MAC_PE14/myMAC_PE/U3616/S (FADDX1_LVT)
                                                          0.23       1.84 r
  myInterleaved_MAC_PE14/myMAC_PE/U851/Y (XOR3X2_LVT)     0.21       2.05 f
  myInterleaved_MAC_PE14/myMAC_PE/U3619/S (FADDX1_LVT)
                                                          0.22       2.27 r
  myInterleaved_MAC_PE14/myMAC_PE/U682/Y (OR2X1_LVT)      0.08       2.36 r
  myInterleaved_MAC_PE14/myMAC_PE/U381/Y (INVX0_RVT)      0.04       2.40 f
  myInterleaved_MAC_PE14/myMAC_PE/U680/Y (OA21X1_LVT)     0.10       2.50 f
  myInterleaved_MAC_PE14/myMAC_PE/U676/Y (OA21X1_LVT)     0.11       2.61 f
  myInterleaved_MAC_PE14/myMAC_PE/U734/Y (OA21X1_LVT)     0.10       2.71 f
  myInterleaved_MAC_PE14/myMAC_PE/U2153/Y (AND2X1_LVT)
                                                          0.08       2.79 f
  myInterleaved_MAC_PE14/myMAC_PE/U2103/Y (AO21X1_LVT)
                                                          0.10       2.89 f
  myInterleaved_MAC_PE14/myMAC_PE/U743/Y (NAND3X0_LVT)
                                                          0.06       2.95 r
  myInterleaved_MAC_PE14/myMAC_PE/U745/Y (XOR2X2_LVT)     0.15       3.11 f
  myInterleaved_MAC_PE14/myMAC_PE/U224/Y (INVX4_LVT)      0.09       3.20 r
  myInterleaved_MAC_PE14/myMAC_PE/U6245/Y (INVX4_LVT)     0.07       3.27 f
  myInterleaved_MAC_PE14/myMAC_PE/U6188/Y (MUX21X1_LVT)
                                                          0.16       3.42 f
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[15]/D (DFFARX1_LVT)
                                                          0.00       3.42 f
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.52       3.52
  clock network delay (ideal)                             0.00       3.52
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[15]/CLK (DFFARX1_LVT)
                                                          0.00       3.52 r
  library setup time                                     -0.10       3.42
  data required time                                                 3.42
  --------------------------------------------------------------------------
  data required time                                                 3.42
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
