# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final.ip_user_files/bd/BRAM/sim/BRAM.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/Actrl.vhd" \
"../../../../final.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/Bctrl.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/alu.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/package.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/controller.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/controller_states.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/register.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/multiplier.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/shifter.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/data_path.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/decoder.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/seven_seg.vhd" \
"../../../../../../../../../Me/IIT/Sem 4/COL216/Lab/LAB4_FINAL_SRCS/arm_processor/processor.vhd" \

# Do not sort compile order
nosort
