$comment
	File created using the following command:
		vcd file aula01.msim.vcd -direction
$end
$date
	Thu Sep 22 04:00:41 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " ENTRADAB_ULA [7] $end
$var wire 1 # ENTRADAB_ULA [6] $end
$var wire 1 $ ENTRADAB_ULA [5] $end
$var wire 1 % ENTRADAB_ULA [4] $end
$var wire 1 & ENTRADAB_ULA [3] $end
$var wire 1 ' ENTRADAB_ULA [2] $end
$var wire 1 ( ENTRADAB_ULA [1] $end
$var wire 1 ) ENTRADAB_ULA [0] $end
$var wire 1 * INST_OUT [12] $end
$var wire 1 + INST_OUT [11] $end
$var wire 1 , INST_OUT [10] $end
$var wire 1 - INST_OUT [9] $end
$var wire 1 . INST_OUT [8] $end
$var wire 1 / INST_OUT [7] $end
$var wire 1 0 INST_OUT [6] $end
$var wire 1 1 INST_OUT [5] $end
$var wire 1 2 INST_OUT [4] $end
$var wire 1 3 INST_OUT [3] $end
$var wire 1 4 INST_OUT [2] $end
$var wire 1 5 INST_OUT [1] $end
$var wire 1 6 INST_OUT [0] $end
$var wire 1 7 KEY [3] $end
$var wire 1 8 KEY [2] $end
$var wire 1 9 KEY [1] $end
$var wire 1 : KEY [0] $end
$var wire 1 ; LEDR [9] $end
$var wire 1 < LEDR [8] $end
$var wire 1 = LEDR [7] $end
$var wire 1 > LEDR [6] $end
$var wire 1 ? LEDR [5] $end
$var wire 1 @ LEDR [4] $end
$var wire 1 A LEDR [3] $end
$var wire 1 B LEDR [2] $end
$var wire 1 C LEDR [1] $end
$var wire 1 D LEDR [0] $end
$var wire 1 E Palavra_Controle [8] $end
$var wire 1 F Palavra_Controle [7] $end
$var wire 1 G Palavra_Controle [6] $end
$var wire 1 H Palavra_Controle [5] $end
$var wire 1 I Palavra_Controle [4] $end
$var wire 1 J Palavra_Controle [3] $end
$var wire 1 K Palavra_Controle [2] $end
$var wire 1 L Palavra_Controle [1] $end
$var wire 1 M Palavra_Controle [0] $end
$var wire 1 N PC_OUT [8] $end
$var wire 1 O PC_OUT [7] $end
$var wire 1 P PC_OUT [6] $end
$var wire 1 Q PC_OUT [5] $end
$var wire 1 R PC_OUT [4] $end
$var wire 1 S PC_OUT [3] $end
$var wire 1 T PC_OUT [2] $end
$var wire 1 U PC_OUT [1] $end
$var wire 1 V PC_OUT [0] $end
$var wire 1 W REGA_OUT [7] $end
$var wire 1 X REGA_OUT [6] $end
$var wire 1 Y REGA_OUT [5] $end
$var wire 1 Z REGA_OUT [4] $end
$var wire 1 [ REGA_OUT [3] $end
$var wire 1 \ REGA_OUT [2] $end
$var wire 1 ] REGA_OUT [1] $end
$var wire 1 ^ REGA_OUT [0] $end
$var wire 1 _ SW [9] $end
$var wire 1 ` SW [8] $end
$var wire 1 a SW [7] $end
$var wire 1 b SW [6] $end
$var wire 1 c SW [5] $end
$var wire 1 d SW [4] $end
$var wire 1 e SW [3] $end
$var wire 1 f SW [2] $end
$var wire 1 g SW [1] $end
$var wire 1 h SW [0] $end

$scope module i1 $end
$var wire 1 i gnd $end
$var wire 1 j vcc $end
$var wire 1 k unknown $end
$var wire 1 l devoe $end
$var wire 1 m devclrn $end
$var wire 1 n devpor $end
$var wire 1 o ww_devoe $end
$var wire 1 p ww_devclrn $end
$var wire 1 q ww_devpor $end
$var wire 1 r ww_CLOCK_50 $end
$var wire 1 s ww_KEY [3] $end
$var wire 1 t ww_KEY [2] $end
$var wire 1 u ww_KEY [1] $end
$var wire 1 v ww_KEY [0] $end
$var wire 1 w ww_SW [9] $end
$var wire 1 x ww_SW [8] $end
$var wire 1 y ww_SW [7] $end
$var wire 1 z ww_SW [6] $end
$var wire 1 { ww_SW [5] $end
$var wire 1 | ww_SW [4] $end
$var wire 1 } ww_SW [3] $end
$var wire 1 ~ ww_SW [2] $end
$var wire 1 !! ww_SW [1] $end
$var wire 1 "! ww_SW [0] $end
$var wire 1 #! ww_PC_OUT [8] $end
$var wire 1 $! ww_PC_OUT [7] $end
$var wire 1 %! ww_PC_OUT [6] $end
$var wire 1 &! ww_PC_OUT [5] $end
$var wire 1 '! ww_PC_OUT [4] $end
$var wire 1 (! ww_PC_OUT [3] $end
$var wire 1 )! ww_PC_OUT [2] $end
$var wire 1 *! ww_PC_OUT [1] $end
$var wire 1 +! ww_PC_OUT [0] $end
$var wire 1 ,! ww_LEDR [9] $end
$var wire 1 -! ww_LEDR [8] $end
$var wire 1 .! ww_LEDR [7] $end
$var wire 1 /! ww_LEDR [6] $end
$var wire 1 0! ww_LEDR [5] $end
$var wire 1 1! ww_LEDR [4] $end
$var wire 1 2! ww_LEDR [3] $end
$var wire 1 3! ww_LEDR [2] $end
$var wire 1 4! ww_LEDR [1] $end
$var wire 1 5! ww_LEDR [0] $end
$var wire 1 6! ww_REGA_OUT [7] $end
$var wire 1 7! ww_REGA_OUT [6] $end
$var wire 1 8! ww_REGA_OUT [5] $end
$var wire 1 9! ww_REGA_OUT [4] $end
$var wire 1 :! ww_REGA_OUT [3] $end
$var wire 1 ;! ww_REGA_OUT [2] $end
$var wire 1 <! ww_REGA_OUT [1] $end
$var wire 1 =! ww_REGA_OUT [0] $end
$var wire 1 >! ww_INST_OUT [12] $end
$var wire 1 ?! ww_INST_OUT [11] $end
$var wire 1 @! ww_INST_OUT [10] $end
$var wire 1 A! ww_INST_OUT [9] $end
$var wire 1 B! ww_INST_OUT [8] $end
$var wire 1 C! ww_INST_OUT [7] $end
$var wire 1 D! ww_INST_OUT [6] $end
$var wire 1 E! ww_INST_OUT [5] $end
$var wire 1 F! ww_INST_OUT [4] $end
$var wire 1 G! ww_INST_OUT [3] $end
$var wire 1 H! ww_INST_OUT [2] $end
$var wire 1 I! ww_INST_OUT [1] $end
$var wire 1 J! ww_INST_OUT [0] $end
$var wire 1 K! ww_ENTRADAB_ULA [7] $end
$var wire 1 L! ww_ENTRADAB_ULA [6] $end
$var wire 1 M! ww_ENTRADAB_ULA [5] $end
$var wire 1 N! ww_ENTRADAB_ULA [4] $end
$var wire 1 O! ww_ENTRADAB_ULA [3] $end
$var wire 1 P! ww_ENTRADAB_ULA [2] $end
$var wire 1 Q! ww_ENTRADAB_ULA [1] $end
$var wire 1 R! ww_ENTRADAB_ULA [0] $end
$var wire 1 S! ww_Palavra_Controle [8] $end
$var wire 1 T! ww_Palavra_Controle [7] $end
$var wire 1 U! ww_Palavra_Controle [6] $end
$var wire 1 V! ww_Palavra_Controle [5] $end
$var wire 1 W! ww_Palavra_Controle [4] $end
$var wire 1 X! ww_Palavra_Controle [3] $end
$var wire 1 Y! ww_Palavra_Controle [2] $end
$var wire 1 Z! ww_Palavra_Controle [1] $end
$var wire 1 [! ww_Palavra_Controle [0] $end
$var wire 1 \! \CLOCK_50~input_o\ $end
$var wire 1 ]! \KEY[1]~input_o\ $end
$var wire 1 ^! \KEY[2]~input_o\ $end
$var wire 1 _! \KEY[3]~input_o\ $end
$var wire 1 `! \SW[0]~input_o\ $end
$var wire 1 a! \SW[1]~input_o\ $end
$var wire 1 b! \SW[2]~input_o\ $end
$var wire 1 c! \SW[3]~input_o\ $end
$var wire 1 d! \SW[4]~input_o\ $end
$var wire 1 e! \SW[5]~input_o\ $end
$var wire 1 f! \SW[6]~input_o\ $end
$var wire 1 g! \SW[7]~input_o\ $end
$var wire 1 h! \SW[8]~input_o\ $end
$var wire 1 i! \SW[9]~input_o\ $end
$var wire 1 j! \KEY[0]~input_o\ $end
$var wire 1 k! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 l! \incrementaPC|Add0~2\ $end
$var wire 1 m! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 n! \ROM1|memROM~4_combout\ $end
$var wire 1 o! \ROM1|memROM~16_combout\ $end
$var wire 1 p! \ROM1|memROM~12_combout\ $end
$var wire 1 q! \ROM1|memROM~1_combout\ $end
$var wire 1 r! \ROM1|memROM~13_combout\ $end
$var wire 1 s! \ROM1|memROM~13_wirecell_combout\ $end
$var wire 1 t! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 u! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 v! \ROM1|memROM~14_combout\ $end
$var wire 1 w! \ROM1|memROM~15_combout\ $end
$var wire 1 x! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 y! \ROM1|memROM~8_combout\ $end
$var wire 1 z! \ROM1|memROM~3_combout\ $end
$var wire 1 {! \ROM1|memROM~17_combout\ $end
$var wire 1 |! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 }! \ROM1|memROM~0_combout\ $end
$var wire 1 ~! \ROM1|memROM~2_combout\ $end
$var wire 1 !" \ROM1|memROM~9_combout\ $end
$var wire 1 "" \ROM1|memROM~6_combout\ $end
$var wire 1 #" \ROM1|memROM~7_combout\ $end
$var wire 1 $" \ROM1|memROM~5_combout\ $end
$var wire 1 %" \DECODER1|saida~3_combout\ $end
$var wire 1 &" \DECODER1|saida~7_combout\ $end
$var wire 1 '" \ROM1|memROM~21_combout\ $end
$var wire 1 (" \DECODER1|Equal3~0_combout\ $end
$var wire 1 )" \RAM1|ram~161_combout\ $end
$var wire 1 *" \RAM1|ram~21_q\ $end
$var wire 1 +" \RAM1|ram~153_combout\ $end
$var wire 1 ," \RAM1|ram~154_combout\ $end
$var wire 1 -" \DECODER1|saida~1_combout\ $end
$var wire 1 ." \ROM1|memROM~20_combout\ $end
$var wire 1 /" \ROM1|memROM~19_combout\ $end
$var wire 1 0" \RAM1|ram~18_q\ $end
$var wire 1 1" \RAM1|ram~147_combout\ $end
$var wire 1 2" \RAM1|ram~148_combout\ $end
$var wire 1 3" \RAM1|ram~17_q\ $end
$var wire 1 4" \RAM1|ram~145_combout\ $end
$var wire 1 5" \RAM1|ram~146_combout\ $end
$var wire 1 6" \ULA1|Add0~1_sumout\ $end
$var wire 1 7" \DECODER1|saida[4]~2_combout\ $end
$var wire 1 8" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 9" \ROM1|memROM~10_combout\ $end
$var wire 1 :" \ROM1|memROM~18_combout\ $end
$var wire 1 ;" \ULA1|Add1~34_cout\ $end
$var wire 1 <" \ULA1|Add1~1_sumout\ $end
$var wire 1 =" \ULA1|saida[0]~8_combout\ $end
$var wire 1 >" \DECODER1|saida[3]~0_combout\ $end
$var wire 1 ?" \DECODER1|saida[5]~4_combout\ $end
$var wire 1 @" \ULA1|Add0~2\ $end
$var wire 1 A" \ULA1|Add0~5_sumout\ $end
$var wire 1 B" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 C" \ULA1|Add1~2\ $end
$var wire 1 D" \ULA1|Add1~5_sumout\ $end
$var wire 1 E" \ULA1|saida[1]~9_combout\ $end
$var wire 1 F" \ULA1|Add0~6\ $end
$var wire 1 G" \ULA1|Add0~9_sumout\ $end
$var wire 1 H" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 I" \ULA1|Add1~6\ $end
$var wire 1 J" \ULA1|Add1~9_sumout\ $end
$var wire 1 K" \ULA1|saida[2]~10_combout\ $end
$var wire 1 L" \RAM1|ram~19_q\ $end
$var wire 1 M" \RAM1|ram~149_combout\ $end
$var wire 1 N" \RAM1|ram~150_combout\ $end
$var wire 1 O" \ULA1|Add0~10\ $end
$var wire 1 P" \ULA1|Add0~13_sumout\ $end
$var wire 1 Q" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 R" \ULA1|Add1~10\ $end
$var wire 1 S" \ULA1|Add1~13_sumout\ $end
$var wire 1 T" \ULA1|saida[3]~11_combout\ $end
$var wire 1 U" \RAM1|ram~20_q\ $end
$var wire 1 V" \RAM1|ram~151_combout\ $end
$var wire 1 W" \RAM1|ram~152_combout\ $end
$var wire 1 X" \ULA1|Add0~14\ $end
$var wire 1 Y" \ULA1|Add0~17_sumout\ $end
$var wire 1 Z" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 [" \ULA1|Add1~14\ $end
$var wire 1 \" \ULA1|Add1~17_sumout\ $end
$var wire 1 ]" \ULA1|saida[4]~12_combout\ $end
$var wire 1 ^" \ULA1|Add0~18\ $end
$var wire 1 _" \ULA1|Add0~21_sumout\ $end
$var wire 1 `" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 a" \ULA1|saida[5]~13_combout\ $end
$var wire 1 b" \RAM1|ram~22_q\ $end
$var wire 1 c" \RAM1|ram~155_combout\ $end
$var wire 1 d" \RAM1|ram~156_combout\ $end
$var wire 1 e" \ULA1|Add1~18\ $end
$var wire 1 f" \ULA1|Add1~21_sumout\ $end
$var wire 1 g" \RAM1|ram~23_q\ $end
$var wire 1 h" \RAM1|ram~157_combout\ $end
$var wire 1 i" \RAM1|ram~158_combout\ $end
$var wire 1 j" \ULA1|Add0~22\ $end
$var wire 1 k" \ULA1|Add0~25_sumout\ $end
$var wire 1 l" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 m" \ULA1|Add1~22\ $end
$var wire 1 n" \ULA1|Add1~25_sumout\ $end
$var wire 1 o" \ULA1|saida[6]~14_combout\ $end
$var wire 1 p" \ULA1|Add0~26\ $end
$var wire 1 q" \ULA1|Add0~29_sumout\ $end
$var wire 1 r" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 s" \ULA1|saida[7]~15_combout\ $end
$var wire 1 t" \RAM1|ram~24_q\ $end
$var wire 1 u" \RAM1|ram~159_combout\ $end
$var wire 1 v" \RAM1|ram~160_combout\ $end
$var wire 1 w" \ULA1|Add1~26\ $end
$var wire 1 x" \ULA1|Add1~29_sumout\ $end
$var wire 1 y" \FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 z" \FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 {" \FLIPFLOP1|DOUT~q\ $end
$var wire 1 |" \DESVIO1|comb~1_combout\ $end
$var wire 1 }" \DECODER1|Equal2~0_combout\ $end
$var wire 1 ~" \DESVIO1|comb~0_combout\ $end
$var wire 1 !# \DESVIO1|Sel~combout\ $end
$var wire 1 "# \incrementaPC|Add0~6\ $end
$var wire 1 ## \incrementaPC|Add0~9_sumout\ $end
$var wire 1 $# \incrementaPC|Add0~10\ $end
$var wire 1 %# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 &# \incrementaPC|Add0~14\ $end
$var wire 1 '# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 (# \~GND~combout\ $end
$var wire 1 )# \incrementaPC|Add0~18\ $end
$var wire 1 *# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 +# \incrementaPC|Add0~22\ $end
$var wire 1 ,# \incrementaPC|Add0~25_sumout\ $end
$var wire 1 -# \incrementaPC|Add0~26\ $end
$var wire 1 .# \incrementaPC|Add0~29_sumout\ $end
$var wire 1 /# \incrementaPC|Add0~30\ $end
$var wire 1 0# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 1# \ROM1|memROM~11_combout\ $end
$var wire 1 2# \incrementaPC|Add0~1_sumout\ $end
$var wire 1 3# \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 4# \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 5# \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 6# \ULA1|saida[0]~0_combout\ $end
$var wire 1 7# \ULA1|saida[1]~1_combout\ $end
$var wire 1 8# \ULA1|saida[2]~2_combout\ $end
$var wire 1 9# \ULA1|saida[3]~3_combout\ $end
$var wire 1 :# \ULA1|saida[4]~4_combout\ $end
$var wire 1 ;# \ULA1|saida[5]~5_combout\ $end
$var wire 1 <# \ULA1|saida[6]~6_combout\ $end
$var wire 1 =# \ULA1|saida[7]~7_combout\ $end
$var wire 1 ># \DECODER1|saida[6]~5_combout\ $end
$var wire 1 ?# \DECODER1|saida~6_combout\ $end
$var wire 1 @# \PC|DOUT\ [8] $end
$var wire 1 A# \PC|DOUT\ [7] $end
$var wire 1 B# \PC|DOUT\ [6] $end
$var wire 1 C# \PC|DOUT\ [5] $end
$var wire 1 D# \PC|DOUT\ [4] $end
$var wire 1 E# \PC|DOUT\ [3] $end
$var wire 1 F# \PC|DOUT\ [2] $end
$var wire 1 G# \PC|DOUT\ [1] $end
$var wire 1 H# \PC|DOUT\ [0] $end
$var wire 1 I# \REGA|DOUT\ [7] $end
$var wire 1 J# \REGA|DOUT\ [6] $end
$var wire 1 K# \REGA|DOUT\ [5] $end
$var wire 1 L# \REGA|DOUT\ [4] $end
$var wire 1 M# \REGA|DOUT\ [3] $end
$var wire 1 N# \REGA|DOUT\ [2] $end
$var wire 1 O# \REGA|DOUT\ [1] $end
$var wire 1 P# \REGA|DOUT\ [0] $end
$var wire 1 Q# \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 R# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 S# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 T# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 U# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 V# \DESVIO1|ALT_INV_Sel~combout\ $end
$var wire 1 W# \FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 X# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Y# \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 Z# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 [# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 \# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ]# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 ^# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 _# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 `# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 a# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 b# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 c# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 d# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 e# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 f# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 g# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 h# \DESVIO1|ALT_INV_comb~1_combout\ $end
$var wire 1 i# \DESVIO1|ALT_INV_comb~0_combout\ $end
$var wire 1 j# \FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 k# \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 o# \DECODER1|ALT_INV_saida~7_combout\ $end
$var wire 1 p# \DECODER1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 q# \DECODER1|ALT_INV_saida[6]~5_combout\ $end
$var wire 1 r# \DECODER1|ALT_INV_saida~3_combout\ $end
$var wire 1 s# \DECODER1|ALT_INV_Equal3~0_combout\ $end
$var wire 1 t# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 u# \MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 y# \MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 }# \MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 #$ \MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 '$ \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 +$ \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 /$ \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 3$ \DECODER1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 4$ \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 5$ \DECODER1|ALT_INV_saida~1_combout\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 7$ \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 9$ \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 :$ \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 ;$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 <$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 >$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 ?$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 @$ \DECODER1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 A$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 B$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 C$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 D$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 E$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 F$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 G$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 H$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 I$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 J$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 K$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 L$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 M$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 N$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 O$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 P$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 Q$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 R$ \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 S$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 T$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 U$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 V$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 W$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 X$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Y$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 Z$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 [$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0i
1j
xk
1l
1m
1n
1o
1p
1q
xr
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
1j!
1k!
0l!
0m!
1n!
0o!
1p!
1q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
1>#
0?#
1Q#
1R#
1S#
1T#
1U#
0V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1h#
0i#
1j#
1k#
1l#
1m#
1n#
0o#
0p#
0q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
05$
16$
17$
18$
19$
1:$
1;$
0<$
1=$
1>$
1?$
1@$
0A$
1B$
1C$
1D$
1E$
0F$
0G$
1H$
0I$
1J$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
x7
x8
x9
1:
xs
xt
xu
1v
xw
xx
xy
xz
x{
x|
x}
x~
x!!
x"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
1,
0-
0.
0/
00
01
02
03
14
05
06
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
$end
#10000
0:
0v
0j!
0k!
#20000
1:
1v
1j!
1k!
1t!
1F#
0e#
0S#
0z!
19"
1##
0?$
1G$
1)!
1$"
0&"
0-"
17"
1|"
0}"
1:"
11#
1T
0>$
0n#
1p#
0h#
03$
15$
1o#
0E$
1?"
1J"
0R"
1G"
1H"
0>#
0~"
1<"
0C"
16"
18"
04$
0^#
0]#
1i#
1q#
0+$
0Z#
0Y#
1J!
0S!
1,!
1W!
1D"
0I"
1S"
0["
0@!
1K"
18#
0!#
1="
16#
0[$
0[#
16
1I
0E
1;
1\"
0e"
0J"
1V#
0,
1R!
1P!
1V!
1Y#
0Y$
1U!
1f"
0m"
1)
1'
1H
0W$
1G
15!
13!
1n"
0w"
0U$
1D
1B
1x"
0S$
#30000
0:
0v
0j!
0k!
#40000
1:
1v
1j!
1k!
1P#
1N#
1H#
13#
0U#
0g#
0P$
0R$
06"
1@"
0<"
1C"
0G"
1O"
1J"
02#
1l!
0p!
09"
1{!
1}!
0J$
0t#
1?$
1<$
0Y#
1Z#
1]#
1^#
1+!
1;!
1=!
1m!
1P"
0D"
1I"
1A"
1r!
1/"
0:"
01#
1~!
1'"
1("
1-"
0\#
1[#
0X#
1V
1^
1\
0J"
1R"
05$
0s#
0k#
0H$
1>$
1n#
0m#
0;$
1B!
1Y#
0s!
16"
0@"
07"
0?"
1J"
1)"
08"
1<"
1G"
0O"
0H"
1>#
0S"
1["
1.
1[$
0q#
1+$
0Z#
0]#
14$
0Y#
13$
0^#
1[!
1A!
0J!
0\"
1e"
0P"
0A"
0H!
1]"
1a"
1o"
1s"
1:#
1;#
1<#
1=#
1\#
1X#
1Y$
1M
06
1-
0f"
1m"
04
0P!
0R!
0V!
0,!
0W!
0]"
0:#
1W$
0U!
0n"
1w"
0)
0'
0I
0H
0;
0a"
0;#
1U$
0G
1.!
1/!
10!
11!
0x"
0o"
0<#
1S$
1@
1?
1>
1=
01!
0s"
0=#
0@
00!
0?
0/!
0>
0.!
0=
#50000
0:
0v
0j!
0k!
#60000
1:
1v
1j!
1k!
1u!
13"
1L"
1G#
0H#
03#
1U#
1g#
0f#
0.$
0=$
0T#
14"
1M"
0m!
1"#
12#
0l!
1y!
0}!
1""
0D$
1J$
0B$
0-$
08$
0+!
1*!
1m!
0"#
0##
1$#
15"
1N"
0!"
0~!
0'"
1#"
1&"
0("
0V
1U
1%#
1##
0$#
1s#
0o#
0C$
1k#
1H$
1A$
0,$
06$
18"
0<"
0G"
1O"
1H"
1%"
06"
1@"
0J"
0)"
0%#
1Y#
1^#
0r#
0+$
1Z#
1]#
04$
0[!
1>!
0A!
0?!
1A"
1P"
0="
06#
0K"
1y"
08#
0X#
0\#
0M
0-
0+
1*
0W#
1Y!
1P!
1R!
1z"
1K
1)
1'
03!
05!
0D
0B
#70000
0:
0v
0j!
0k!
#80000
1:
1v
1j!
1k!
1{"
1H#
13#
0U#
0g#
0j#
1~"
02#
1l!
19"
0y!
1z!
0{!
0""
1D$
1t#
0G$
1B$
0?$
0i#
1+!
0m!
1"#
1:"
11#
1!"
0$"
0#"
1}"
1V
0##
1$#
0p#
1C$
1E$
0A$
0>$
0n#
0B!
05"
0N"
0%"
1%#
0.
1r#
1,$
16$
1S!
0>!
1?!
1J!
1@!
16"
0@"
08"
1<"
1G"
0O"
0H"
1J"
1E
16
1+
0*
0Y#
1+$
0Z#
0]#
14$
0^#
1,
0Y!
0P"
0A"
1="
16#
1K"
18#
1\#
1X#
0K
0P!
0R!
0)
0'
13!
15!
1D
1B
#90000
0:
0v
0j!
0k!
#100000
1:
1v
1j!
1k!
0t!
0u!
1x!
0G#
0F#
1E#
0H#
03#
1U#
1g#
0d#
1e#
1f#
0R#
1T#
1S#
1m!
0"#
1##
0$#
0%#
1&#
12#
0l!
09"
1y!
0z!
1G$
0B$
1?$
0+!
1(!
0*!
0)!
0m!
1'#
1%#
0&#
0##
0:"
01#
0!"
1$"
0}"
0V
0U
0T
1S
0'#
1p#
0E$
1A$
1>$
1n#
15"
1N"
0,$
06$
0S!
0?!
0J!
0@!
06"
1@"
18"
0<"
0G"
1O"
1H"
0J"
0E
06
0+
1Y#
0+$
1Z#
1]#
04$
1^#
0,
1P"
1A"
0="
06#
0K"
08#
0\#
0X#
1P!
1R!
1)
1'
03!
05!
0D
0B
#110000
0:
0v
0j!
0k!
#120000
1:
1v
1j!
1k!
1H#
13#
0U#
0g#
02#
1l!
1p!
0y!
1B$
0<$
1+!
1m!
0r!
0/"
1!"
0&"
0-"
17"
1V
03$
15$
1o#
0A$
1m#
1;$
1s!
04"
0M"
1?"
16"
0@"
08"
1<"
0>#
1="
1K"
16#
18#
1q#
0]#
14$
0^#
1-$
18$
1,!
1W!
1?!
0A"
1H!
05"
0N"
0="
06#
1\#
1;
1I
1+
1,$
16$
14
13!
15!
0R!
1V!
1U!
1D
1B
0)
1H
1G
05!
0D
#130000
0:
0v
0j!
0k!
#140000
1:
1v
1j!
1k!
1u!
0P#
1G#
0H#
03#
1U#
1g#
0f#
1R$
0T#
06"
0<"
0m!
1"#
12#
0l!
0p!
1y!
1{!
1""
0D$
0t#
0B$
1<$
1]#
1^#
0+!
0=!
1*!
1m!
0"#
1##
1r!
1/"
0!"
1#"
1&"
1-"
07"
0V
1U
0^
0##
13$
05$
0o#
0C$
1A$
0m#
0;$
1B!
0s!
14"
1M"
1%"
0?"
1J"
1G"
0O"
0H"
1>#
0K"
08#
1.
0q#
1+$
0Z#
0Y#
0r#
0-$
08$
0,!
0W!
1>!
0?!
0P"
0H!
15"
1N"
0y"
1K"
18#
1X#
0;
0I
0+
1*
1W#
0,$
06$
04
03!
0P!
0V!
1Y!
0U!
16"
18"
1<"
0C"
0G"
1O"
1H"
0J"
0z"
0B
0'
1K
0H
1Y#
0+$
1Z#
0]#
04$
0^#
0G
13!
1P"
1D"
0I"
1="
16#
0K"
08#
0[#
0X#
1B
1J"
0R"
1P!
1R!
1E"
17#
0Y#
1S"
0["
1)
1'
1K"
18#
0[$
03!
15!
1\"
0e"
1T"
19#
0Y$
1D
0B
14!
1f"
0m"
1]"
1:#
0W$
1C
13!
1n"
0w"
1a"
1;#
0U$
1B
12!
1x"
1o"
1<#
0S$
1A
11!
1s"
1=#
1@
10!
1?
1/!
1>
1.!
1=
#150000
0:
0v
0j!
0k!
#160000
1:
1v
1j!
1k!
0{"
1H#
13#
0U#
0g#
1j#
0~"
02#
1l!
19"
1o!
0y!
1z!
0{!
1}!
0""
1D$
0J$
1t#
0G$
1B$
07$
0?$
1i#
1+!
0m!
1"#
1:"
11#
05"
0N"
1!"
0$"
1~!
1'"
0#"
0|"
1V
1##
1h#
1C$
0k#
0H$
1E$
0A$
1,$
16$
0>$
0n#
0B!
1I!
08"
0<"
1C"
1G"
0O"
0H"
06"
0J"
1R"
1|"
1?#
0%"
15
0.
1r#
0h#
1Y#
1^#
1+$
0Z#
1]#
14$
0>!
1A!
1?!
1J!
0S"
1["
0P"
0D"
1I"
1@!
0="
06#
0K"
08#
1[#
1X#
1[$
16
1-
1+
0*
1J"
0\"
1e"
1,
0Y!
1T!
0P!
0R!
0T"
09#
0E"
07#
1Y$
0Y#
0f"
1m"
0K
1F
0)
0'
1K"
18#
0]"
0:#
1W$
03!
05!
0n"
1w"
0a"
0;#
1U$
0D
0B
04!
02!
0x"
0o"
0<#
1S$
0C
0A
01!
13!
0s"
0=#
1B
0@
00!
0?
0/!
0>
0.!
0=
#170000
0:
0v
0j!
0k!
#180000
1:
1v
1j!
1k!
1t!
0u!
0G#
1F#
0H#
03#
1U#
1g#
0e#
1f#
1T#
0S#
1m!
0"#
0##
1$#
12#
0l!
1p!
1v!
09"
0o!
0}!
1J$
17$
1?$
0:$
0<$
0+!
0*!
1)!
0m!
0%#
1&#
1##
0$#
0r!
0/"
1w!
1."
0:"
01#
0~!
0'"
1}"
0V
0U
1T
1%#
0&#
1'#
0p#
1k#
1H$
1>$
1n#
0l#
09$
1m#
1;$
0I!
1s!
04"
0M"
15"
1N"
0|"
0?#
1~"
0'#
05
0i#
1h#
0,$
06$
1-$
18$
1S!
0A!
0J!
1G!
1H!
05"
0N"
16"
18"
1<"
0C"
0G"
1O"
1H"
0J"
1!#
1E
06
13
0-
0V#
1Y#
0+$
1Z#
0]#
04$
0^#
1,$
16$
14
0T!
1P"
1D"
0I"
06"
08"
0<"
1C"
1G"
0O"
0H"
1J"
1="
16#
0K"
08#
0[#
0X#
0F
0J"
0Y#
1+$
0Z#
1]#
14$
1^#
1P!
1R!
1E"
17#
0P"
0D"
1I"
1Y#
0="
06#
1K"
18#
1[#
1X#
1)
1'
0K"
08#
1J"
03!
15!
0P!
0R!
0E"
07#
0Y#
1D
0B
0)
0'
14!
1K"
18#
13!
05!
1C
03!
0D
1B
04!
0B
0C
13!
1B
#190000
0:
0v
0j!
0k!
#200000
1:
1v
1j!
1k!
#210000
0:
0v
0j!
0k!
#220000
1:
1v
1j!
1k!
#230000
0:
0v
0j!
0k!
#240000
