static int T_1 F_1 ( T_2 * V_1 )\r\n{\r\nif ( V_1 -> V_2 & V_3 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_2 ( unsigned long V_4 )\r\n{\r\nT_2 * V_1 ;\r\nF_3 (md) {\r\nif ( ! ( V_1 -> V_2 & V_5 ) )\r\ncontinue;\r\nif ( V_1 -> V_6 == 0 )\r\nbreak;\r\nif ( V_1 -> V_6 <= V_4 &&\r\n( V_4 - V_1 -> V_6 ) < ( V_1 -> V_7 << V_8 ) )\r\nreturn V_1 -> V_9 + V_4 - V_1 -> V_6 ;\r\n}\r\nreturn V_4 ;\r\n}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nstruct V_10 * V_11 ;\r\nif ( V_12 != V_13 ) {\r\nV_11 = F_5 ( V_12 , sizeof( * V_11 ) ) ;\r\nif ( ! V_11 ) {\r\nF_6 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_10 = * V_11 ;\r\nF_7 ( V_11 , sizeof( * V_11 ) ) ;\r\nV_10 . V_14 = 80 ;\r\nV_10 . V_15 = 25 ;\r\n}\r\nif ( V_10 . V_16 == V_17 &&\r\nF_8 ( V_10 . V_18 ) )\r\nF_9 ( V_10 . V_18 , V_10 . V_19 ) ;\r\n}\r\nstatic int T_1 F_10 ( void )\r\n{\r\nT_4 * V_20 ;\r\nvoid * V_21 ;\r\nT_5 V_22 ;\r\nchar V_23 [ 100 ] = L_2 ;\r\nint V_24 , V_25 ;\r\nV_26 . V_27 = F_5 ( V_28 ,\r\nsizeof( V_29 ) ) ;\r\nif ( V_26 . V_27 == NULL ) {\r\nF_11 ( L_3 ) ;\r\nreturn - V_30 ;\r\n}\r\nF_12 ( V_31 , & V_26 . V_32 ) ;\r\nif ( F_13 ( V_33 ) )\r\nF_12 ( V_34 , & V_26 . V_32 ) ;\r\nif ( V_26 . V_27 -> V_35 . V_36 != V_37 ) {\r\nF_6 ( L_4 ) ;\r\nV_25 = - V_38 ;\r\ngoto V_39;\r\n}\r\nif ( ( V_26 . V_27 -> V_35 . V_40 >> 16 ) < 2 )\r\nF_11 ( L_5 ,\r\nV_26 . V_27 -> V_35 . V_40 >> 16 ,\r\nV_26 . V_27 -> V_35 . V_40 & 0xffff ) ;\r\nV_26 . V_41 = V_26 . V_27 -> V_35 . V_40 ;\r\nV_20 = F_5 ( F_2 ( V_26 . V_27 -> V_42 ) ,\r\nsizeof( V_23 ) * sizeof( T_4 ) ) ;\r\nif ( V_20 ) {\r\nfor ( V_24 = 0 ; V_24 < ( int ) sizeof( V_23 ) - 1 && * V_20 ; ++ V_24 )\r\nV_23 [ V_24 ] = V_20 [ V_24 ] ;\r\nV_23 [ V_24 ] = '\0' ;\r\nF_7 ( V_20 , sizeof( V_23 ) * sizeof( T_4 ) ) ;\r\n}\r\nF_14 ( L_6 ,\r\nV_26 . V_27 -> V_35 . V_40 >> 16 ,\r\nV_26 . V_27 -> V_35 . V_40 & 0xffff , V_23 ) ;\r\nV_22 = sizeof( V_43 ) * V_26 . V_27 -> V_44 ;\r\nV_21 = F_5 ( F_2 ( V_26 . V_27 -> V_45 ) ,\r\nV_22 ) ;\r\nif ( V_21 == NULL ) {\r\nF_11 ( L_7 ) ;\r\nV_25 = - V_30 ;\r\ngoto V_39;\r\n}\r\nV_25 = F_15 ( V_21 , V_26 . V_27 -> V_44 ,\r\nsizeof( V_46 ) ,\r\nV_47 ) ;\r\nF_7 ( V_21 , V_22 ) ;\r\nV_39:\r\nF_7 ( V_26 . V_27 , sizeof( V_29 ) ) ;\r\nreturn V_25 ;\r\n}\r\nstatic T_1 int F_16 ( T_2 * V_1 )\r\n{\r\nswitch ( V_1 -> type ) {\r\ncase V_48 :\r\ncase V_49 :\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\ncase V_53 :\r\nreturn 0 ;\r\ndefault:\r\nbreak;\r\n}\r\nreturn F_1 ( V_1 ) ;\r\n}\r\nstatic T_1 void F_17 ( void )\r\n{\r\nT_2 * V_1 ;\r\nT_6 V_54 , V_55 , V_56 ;\r\nint V_57 ;\r\nif ( F_18 ( V_58 ) )\r\nF_14 ( L_8 ) ;\r\nF_19 () ;\r\nF_20 ( 0 , ( T_3 ) V_59 ) ;\r\nF_3 (md) {\r\nV_54 = V_1 -> V_9 ;\r\nV_55 = V_1 -> V_7 ;\r\nV_57 = F_16 ( V_1 ) ;\r\nif ( F_18 ( V_58 ) ) {\r\nchar V_60 [ 64 ] ;\r\nF_14 ( L_9 ,\r\nV_54 , V_54 + ( V_55 << V_8 ) - 1 ,\r\nF_21 ( V_60 , sizeof( V_60 ) , V_1 ) ,\r\nV_57 ? L_10 : L_11 ) ;\r\n}\r\nF_22 ( & V_54 , & V_55 ) ;\r\nV_56 = V_55 << V_61 ;\r\nif ( F_1 ( V_1 ) )\r\nF_23 ( V_54 , V_56 ) ;\r\nif ( V_57 )\r\nF_9 ( V_54 , V_56 ) ;\r\n}\r\nF_12 ( V_62 , & V_26 . V_32 ) ;\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nstruct V_63 V_64 ;\r\nif ( ! F_25 ( & V_64 ) )\r\nreturn;\r\nV_28 = V_64 . V_65 ;\r\nV_26 . V_66 . V_67 = V_64 . V_68 ;\r\nV_26 . V_66 . V_69 = F_5 ( V_64 . V_68 , V_64 . V_70 ) ;\r\nif ( V_26 . V_66 . V_69 == NULL ) {\r\nF_26 ( L_12 ) ;\r\n}\r\nV_26 . V_66 . V_71 = V_26 . V_66 . V_69 + V_64 . V_70 ;\r\nV_26 . V_66 . V_72 = V_64 . V_72 ;\r\nV_26 . V_66 . V_73 = V_64 . V_74 ;\r\nF_27 ( V_26 . V_66 . V_73 != 1 ,\r\nL_13 ,\r\nV_26 . V_66 . V_73 ) ;\r\nif ( F_10 () < 0 )\r\nreturn;\r\nF_17 () ;\r\nF_28 () ;\r\nF_7 ( V_26 . V_66 . V_69 , V_64 . V_70 ) ;\r\nF_29 ( V_64 . V_68 & V_75 ,\r\nF_30 ( V_64 . V_70 +\r\n( V_64 . V_68 & ~ V_75 ) ) ) ;\r\nF_4 () ;\r\n}\r\nstatic int T_1 F_31 ( void )\r\n{\r\nvoid * V_76 ;\r\nif ( V_10 . V_16 != V_17 )\r\nreturn 0 ;\r\nV_76 = F_32 ( NULL , L_14 , 0 ,\r\n& V_10 , sizeof( V_10 ) ) ;\r\nreturn F_33 ( V_76 ) ;\r\n}
