
attempt3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061e4  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080063a0  080063a0  000073a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063e0  080063e0  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080063e0  080063e0  0000800c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080063e0  080063e0  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063e0  080063e0  000073e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063e4  080063e4  000073e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20040000  080063e8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006524  2004000c  080063f4  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20046530  080063f4  00008530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f480  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000211f  00000000  00000000  000174bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  000195e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be8  00000000  00000000  0001a548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a61a  00000000  00000000  0001b130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bd0  00000000  00000000  0004574a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e80d  00000000  00000000  0005631a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164b27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004124  00000000  00000000  00164b6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00168c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004000c 	.word	0x2004000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006388 	.word	0x08006388

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040010 	.word	0x20040010
 80001f8:	08006388 	.word	0x08006388

080001fc <HAL_TIM_PWM_PulseFinishedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// this code runs when the data transfer is complete and stops it from repeating
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000204:	2100      	movs	r1, #0
 8000206:	4805      	ldr	r0, [pc, #20]	@ (800021c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000208:	f004 fec6 	bl	8004f98 <HAL_TIM_PWM_Stop_DMA>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800020c:	2100      	movs	r1, #0
 800020e:	4803      	ldr	r0, [pc, #12]	@ (800021c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000210:	f004 fc0c 	bl	8004a2c <HAL_TIM_PWM_Stop>
}
 8000214:	bf00      	nop
 8000216:	3708      	adds	r7, #8
 8000218:	46bd      	mov	sp, r7
 800021a:	bd80      	pop	{r7, pc}
 800021c:	20040090 	.word	0x20040090

08000220 <writeLedsToBuffer>:
// buffer storage
#define RESET_PULSES 60 // need this because stm has done nothing but ruin my life and im tired of it
uint32_t pwmBuffer[RESET_PULSES + (NUM_LEDS * 24)]; // 24 bits per led (plus our 60 0s at the start)

// write all leds to buffer
void writeLedsToBuffer(){
 8000220:	b480      	push	{r7}
 8000222:	b089      	sub	sp, #36	@ 0x24
 8000224:	af00      	add	r7, sp, #0
	for (int i = 0; i < 60; i++){
 8000226:	2300      	movs	r3, #0
 8000228:	61fb      	str	r3, [r7, #28]
 800022a:	e007      	b.n	800023c <writeLedsToBuffer+0x1c>
		pwmBuffer[i] = 0; // i hate you stm. why.
 800022c:	4a5e      	ldr	r2, [pc, #376]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800022e:	69fb      	ldr	r3, [r7, #28]
 8000230:	2100      	movs	r1, #0
 8000232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 60; i++){
 8000236:	69fb      	ldr	r3, [r7, #28]
 8000238:	3301      	adds	r3, #1
 800023a:	61fb      	str	r3, [r7, #28]
 800023c:	69fb      	ldr	r3, [r7, #28]
 800023e:	2b3b      	cmp	r3, #59	@ 0x3b
 8000240:	ddf4      	ble.n	800022c <writeLedsToBuffer+0xc>
	}

	for (int i = 0; i < NUM_LEDS; i++){
 8000242:	2300      	movs	r3, #0
 8000244:	61bb      	str	r3, [r7, #24]
 8000246:	e0a3      	b.n	8000390 <writeLedsToBuffer+0x170>
		// write g data
		for (int bit = 0; bit < 8; bit++){
 8000248:	2300      	movs	r3, #0
 800024a:	617b      	str	r3, [r7, #20]
 800024c:	e02f      	b.n	80002ae <writeLedsToBuffer+0x8e>
			int temp = (storage[i].g >> bit) & 1; // take one bit at a time
 800024e:	4957      	ldr	r1, [pc, #348]	@ (80003ac <writeLedsToBuffer+0x18c>)
 8000250:	69ba      	ldr	r2, [r7, #24]
 8000252:	4613      	mov	r3, r2
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	4413      	add	r3, r2
 8000258:	440b      	add	r3, r1
 800025a:	3301      	adds	r3, #1
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	461a      	mov	r2, r3
 8000260:	697b      	ldr	r3, [r7, #20]
 8000262:	fa42 f303 	asr.w	r3, r2, r3
 8000266:	f003 0301 	and.w	r3, r3, #1
 800026a:	603b      	str	r3, [r7, #0]
			if (temp == 1){
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	2b01      	cmp	r3, #1
 8000270:	d10d      	bne.n	800028e <writeLedsToBuffer+0x6e>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 7 - bit] = 64; // CCR value for high
 8000272:	69ba      	ldr	r2, [r7, #24]
 8000274:	4613      	mov	r3, r2
 8000276:	005b      	lsls	r3, r3, #1
 8000278:	4413      	add	r3, r2
 800027a:	00db      	lsls	r3, r3, #3
 800027c:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	1ad3      	subs	r3, r2, r3
 8000284:	4a48      	ldr	r2, [pc, #288]	@ (80003a8 <writeLedsToBuffer+0x188>)
 8000286:	2140      	movs	r1, #64	@ 0x40
 8000288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800028c:	e00c      	b.n	80002a8 <writeLedsToBuffer+0x88>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 7 - bit] = 32; // CCR value for low
 800028e:	69ba      	ldr	r2, [r7, #24]
 8000290:	4613      	mov	r3, r2
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	4413      	add	r3, r2
 8000296:	00db      	lsls	r3, r3, #3
 8000298:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	1ad3      	subs	r3, r2, r3
 80002a0:	4a41      	ldr	r2, [pc, #260]	@ (80003a8 <writeLedsToBuffer+0x188>)
 80002a2:	2120      	movs	r1, #32
 80002a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 80002a8:	697b      	ldr	r3, [r7, #20]
 80002aa:	3301      	adds	r3, #1
 80002ac:	617b      	str	r3, [r7, #20]
 80002ae:	697b      	ldr	r3, [r7, #20]
 80002b0:	2b07      	cmp	r3, #7
 80002b2:	ddcc      	ble.n	800024e <writeLedsToBuffer+0x2e>
			}
		}

		// write r data
		for (int bit = 0; bit < 8; bit++){
 80002b4:	2300      	movs	r3, #0
 80002b6:	613b      	str	r3, [r7, #16]
 80002b8:	e02e      	b.n	8000318 <writeLedsToBuffer+0xf8>
			int temp = (storage[i].r >> bit) & 1; // take one bit at a time
 80002ba:	493c      	ldr	r1, [pc, #240]	@ (80003ac <writeLedsToBuffer+0x18c>)
 80002bc:	69ba      	ldr	r2, [r7, #24]
 80002be:	4613      	mov	r3, r2
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	4413      	add	r3, r2
 80002c4:	440b      	add	r3, r1
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	461a      	mov	r2, r3
 80002ca:	693b      	ldr	r3, [r7, #16]
 80002cc:	fa42 f303 	asr.w	r3, r2, r3
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
			if (temp == 1){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d10d      	bne.n	80002f8 <writeLedsToBuffer+0xd8>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 8 + 7 - bit] = 64; // CCR value for high
 80002dc:	69ba      	ldr	r2, [r7, #24]
 80002de:	4613      	mov	r3, r2
 80002e0:	005b      	lsls	r3, r3, #1
 80002e2:	4413      	add	r3, r2
 80002e4:	00db      	lsls	r3, r3, #3
 80002e6:	f103 024b 	add.w	r2, r3, #75	@ 0x4b
 80002ea:	693b      	ldr	r3, [r7, #16]
 80002ec:	1ad3      	subs	r3, r2, r3
 80002ee:	4a2e      	ldr	r2, [pc, #184]	@ (80003a8 <writeLedsToBuffer+0x188>)
 80002f0:	2140      	movs	r1, #64	@ 0x40
 80002f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002f6:	e00c      	b.n	8000312 <writeLedsToBuffer+0xf2>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 8 + 7 - bit] = 32; // CCR value for low
 80002f8:	69ba      	ldr	r2, [r7, #24]
 80002fa:	4613      	mov	r3, r2
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	4413      	add	r3, r2
 8000300:	00db      	lsls	r3, r3, #3
 8000302:	f103 024b 	add.w	r2, r3, #75	@ 0x4b
 8000306:	693b      	ldr	r3, [r7, #16]
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	4a27      	ldr	r2, [pc, #156]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800030c:	2120      	movs	r1, #32
 800030e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 8000312:	693b      	ldr	r3, [r7, #16]
 8000314:	3301      	adds	r3, #1
 8000316:	613b      	str	r3, [r7, #16]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	2b07      	cmp	r3, #7
 800031c:	ddcd      	ble.n	80002ba <writeLedsToBuffer+0x9a>
			}
		}

		// write b data
		for (int bit = 0; bit < 8; bit++){
 800031e:	2300      	movs	r3, #0
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	e02f      	b.n	8000384 <writeLedsToBuffer+0x164>
			int temp = (storage[i].b >> bit) & 1; // take one bit at a time
 8000324:	4921      	ldr	r1, [pc, #132]	@ (80003ac <writeLedsToBuffer+0x18c>)
 8000326:	69ba      	ldr	r2, [r7, #24]
 8000328:	4613      	mov	r3, r2
 800032a:	005b      	lsls	r3, r3, #1
 800032c:	4413      	add	r3, r2
 800032e:	440b      	add	r3, r1
 8000330:	3302      	adds	r3, #2
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	461a      	mov	r2, r3
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	fa42 f303 	asr.w	r3, r2, r3
 800033c:	f003 0301 	and.w	r3, r3, #1
 8000340:	60bb      	str	r3, [r7, #8]
			if (temp == 1){
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d10d      	bne.n	8000364 <writeLedsToBuffer+0x144>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 16 + 7 - bit] = 64; // CCR value for high
 8000348:	69ba      	ldr	r2, [r7, #24]
 800034a:	4613      	mov	r3, r2
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	4413      	add	r3, r2
 8000350:	00db      	lsls	r3, r3, #3
 8000352:	f103 0253 	add.w	r2, r3, #83	@ 0x53
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	1ad3      	subs	r3, r2, r3
 800035a:	4a13      	ldr	r2, [pc, #76]	@ (80003a8 <writeLedsToBuffer+0x188>)
 800035c:	2140      	movs	r1, #64	@ 0x40
 800035e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000362:	e00c      	b.n	800037e <writeLedsToBuffer+0x15e>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 16 + 7 - bit] = 32; // CCR value for low
 8000364:	69ba      	ldr	r2, [r7, #24]
 8000366:	4613      	mov	r3, r2
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	4413      	add	r3, r2
 800036c:	00db      	lsls	r3, r3, #3
 800036e:	f103 0253 	add.w	r2, r3, #83	@ 0x53
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	1ad3      	subs	r3, r2, r3
 8000376:	4a0c      	ldr	r2, [pc, #48]	@ (80003a8 <writeLedsToBuffer+0x188>)
 8000378:	2120      	movs	r1, #32
 800037a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	3301      	adds	r3, #1
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	2b07      	cmp	r3, #7
 8000388:	ddcc      	ble.n	8000324 <writeLedsToBuffer+0x104>
	for (int i = 0; i < NUM_LEDS; i++){
 800038a:	69bb      	ldr	r3, [r7, #24]
 800038c:	3301      	adds	r3, #1
 800038e:	61bb      	str	r3, [r7, #24]
 8000390:	69bb      	ldr	r3, [r7, #24]
 8000392:	2bff      	cmp	r3, #255	@ 0xff
 8000394:	f77f af58 	ble.w	8000248 <writeLedsToBuffer+0x28>
			}
		}
	}
}
 8000398:	bf00      	nop
 800039a:	bf00      	nop
 800039c:	3724      	adds	r7, #36	@ 0x24
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	2004043c 	.word	0x2004043c
 80003ac:	2004013c 	.word	0x2004013c

080003b0 <showLeds>:

void showLeds(){
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	writeLedsToBuffer();
 80003b4:	f7ff ff34 	bl	8000220 <writeLedsToBuffer>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwmBuffer, RESET_PULSES + (NUM_LEDS * 24));
 80003b8:	f641 033c 	movw	r3, #6204	@ 0x183c
 80003bc:	4a03      	ldr	r2, [pc, #12]	@ (80003cc <showLeds+0x1c>)
 80003be:	2100      	movs	r1, #0
 80003c0:	4803      	ldr	r0, [pc, #12]	@ (80003d0 <showLeds+0x20>)
 80003c2:	f004 fbc9 	bl	8004b58 <HAL_TIM_PWM_Start_DMA>
}
 80003c6:	bf00      	nop
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	2004043c 	.word	0x2004043c
 80003d0:	20040090 	.word	0x20040090

080003d4 <clearScreen>:

void clearScreen(){
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 256; i++){
 80003da:	2300      	movs	r3, #0
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	e01c      	b.n	800041a <clearScreen+0x46>
		storage[i] = (struct ledData){0, 0, 0};
 80003e0:	4913      	ldr	r1, [pc, #76]	@ (8000430 <clearScreen+0x5c>)
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	4613      	mov	r3, r2
 80003e6:	005b      	lsls	r3, r3, #1
 80003e8:	4413      	add	r3, r2
 80003ea:	440b      	add	r3, r1
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
 80003f0:	490f      	ldr	r1, [pc, #60]	@ (8000430 <clearScreen+0x5c>)
 80003f2:	687a      	ldr	r2, [r7, #4]
 80003f4:	4613      	mov	r3, r2
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	4413      	add	r3, r2
 80003fa:	440b      	add	r3, r1
 80003fc:	3301      	adds	r3, #1
 80003fe:	2200      	movs	r2, #0
 8000400:	701a      	strb	r2, [r3, #0]
 8000402:	490b      	ldr	r1, [pc, #44]	@ (8000430 <clearScreen+0x5c>)
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	4613      	mov	r3, r2
 8000408:	005b      	lsls	r3, r3, #1
 800040a:	4413      	add	r3, r2
 800040c:	440b      	add	r3, r1
 800040e:	3302      	adds	r3, #2
 8000410:	2200      	movs	r2, #0
 8000412:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 256; i++){
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3301      	adds	r3, #1
 8000418:	607b      	str	r3, [r7, #4]
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	2bff      	cmp	r3, #255	@ 0xff
 800041e:	dddf      	ble.n	80003e0 <clearScreen+0xc>
	}
}
 8000420:	bf00      	nop
 8000422:	bf00      	nop
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	2004013c 	.word	0x2004013c

08000434 <setPixel>:

// x and y -> 0 to 15 each.
// r, g, and b -> 0 to 255 each.
void setPixel(int x, int y, uint8_t r, uint8_t g, uint8_t b){
 8000434:	b480      	push	{r7}
 8000436:	b087      	sub	sp, #28
 8000438:	af00      	add	r7, sp, #0
 800043a:	60f8      	str	r0, [r7, #12]
 800043c:	60b9      	str	r1, [r7, #8]
 800043e:	4611      	mov	r1, r2
 8000440:	461a      	mov	r2, r3
 8000442:	460b      	mov	r3, r1
 8000444:	71fb      	strb	r3, [r7, #7]
 8000446:	4613      	mov	r3, r2
 8000448:	71bb      	strb	r3, [r7, #6]

  int realIndex = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	617b      	str	r3, [r7, #20]

  if (y % 2 == 0) {
 800044e:	68bb      	ldr	r3, [r7, #8]
 8000450:	f003 0301 	and.w	r3, r3, #1
 8000454:	2b00      	cmp	r3, #0
 8000456:	d105      	bne.n	8000464 <setPixel+0x30>
    // even row
    realIndex = y * 16 + x;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	011b      	lsls	r3, r3, #4
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4413      	add	r3, r2
 8000460:	617b      	str	r3, [r7, #20]
 8000462:	e006      	b.n	8000472 <setPixel+0x3e>
  } else {
    // odd row (reversed)
    realIndex = y * 16 + (16 - 1 - x);
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	011a      	lsls	r2, r3, #4
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	f1c3 030f 	rsb	r3, r3, #15
 800046e:	4413      	add	r3, r2
 8000470:	617b      	str	r3, [r7, #20]
  }

  storage[realIndex] = (struct ledData){r, g, b};
 8000472:	4910      	ldr	r1, [pc, #64]	@ (80004b4 <setPixel+0x80>)
 8000474:	697a      	ldr	r2, [r7, #20]
 8000476:	4613      	mov	r3, r2
 8000478:	005b      	lsls	r3, r3, #1
 800047a:	4413      	add	r3, r2
 800047c:	440b      	add	r3, r1
 800047e:	79fa      	ldrb	r2, [r7, #7]
 8000480:	701a      	strb	r2, [r3, #0]
 8000482:	490c      	ldr	r1, [pc, #48]	@ (80004b4 <setPixel+0x80>)
 8000484:	697a      	ldr	r2, [r7, #20]
 8000486:	4613      	mov	r3, r2
 8000488:	005b      	lsls	r3, r3, #1
 800048a:	4413      	add	r3, r2
 800048c:	440b      	add	r3, r1
 800048e:	3301      	adds	r3, #1
 8000490:	79ba      	ldrb	r2, [r7, #6]
 8000492:	701a      	strb	r2, [r3, #0]
 8000494:	4907      	ldr	r1, [pc, #28]	@ (80004b4 <setPixel+0x80>)
 8000496:	697a      	ldr	r2, [r7, #20]
 8000498:	4613      	mov	r3, r2
 800049a:	005b      	lsls	r3, r3, #1
 800049c:	4413      	add	r3, r2
 800049e:	440b      	add	r3, r1
 80004a0:	3302      	adds	r3, #2
 80004a2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80004a6:	701a      	strb	r2, [r3, #0]
}
 80004a8:	bf00      	nop
 80004aa:	371c      	adds	r7, #28
 80004ac:	46bd      	mov	sp, r7
 80004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b2:	4770      	bx	lr
 80004b4:	2004013c 	.word	0x2004013c

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004bc:	f000 fec1 	bl	8001242 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c0:	f000 f962 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c4:	f000 fab6 	bl	8000a34 <MX_GPIO_Init>
  MX_DMA_Init();
 80004c8:	f000 fa8a 	bl	80009e0 <MX_DMA_Init>
  MX_TIM2_Init();
 80004cc:	f000 fa12 	bl	80008f4 <MX_TIM2_Init>
  MX_ADC1_Init();
 80004d0:	f000 f9ac 	bl	800082c <MX_ADC1_Init>


  while (1)
  {
    /* USER CODE END WHILE */
	  playPong();
 80004d4:	f000 f802 	bl	80004dc <playPong>
  {
 80004d8:	bf00      	nop
 80004da:	e7fb      	b.n	80004d4 <main+0x1c>

080004dc <playPong>:
  /* USER CODE END 3 */
}

// GAMES: -------------------------------------------------------------------------

void playPong(){
 80004dc:	b580      	push	{r7, lr}
 80004de:	b08e      	sub	sp, #56	@ 0x38
 80004e0:	af02      	add	r7, sp, #8
	// PONG - rewritten for the game
	// by Ishan Kumar: 11/7/2025

	int ballX = 1;
 80004e2:	2301      	movs	r3, #1
 80004e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int ballY = 4;
 80004e6:	2304      	movs	r3, #4
 80004e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	4 = left fast
	5 = left
	6 = right
	7 = right fast
	*/
	int ballStateMachine = 3;
 80004ea:	2303      	movs	r3, #3
 80004ec:	627b      	str	r3, [r7, #36]	@ 0x24

	// we don't want to move the ball every frame. The prescaler will move the ball every n frames
	int ballPrescaler = 2;
 80004ee:	2302      	movs	r3, #2
 80004f0:	60bb      	str	r3, [r7, #8]
	int ballCurrN = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	623b      	str	r3, [r7, #32]

	int lose = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	61fb      	str	r3, [r7, #28]

	while (!lose){
 80004fa:	e11b      	b.n	8000734 <playPong+0x258>
		// read pot
		uint32_t ADC_VAL = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	607b      	str	r3, [r7, #4]
		HAL_ADC_Start(&hadc1);//start conversion
 8000500:	4891      	ldr	r0, [pc, #580]	@ (8000748 <playPong+0x26c>)
 8000502:	f001 fa57 	bl	80019b4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 0xFFFFFFFF);//wait for conversion to finish
 8000506:	f04f 31ff 	mov.w	r1, #4294967295
 800050a:	488f      	ldr	r0, [pc, #572]	@ (8000748 <playPong+0x26c>)
 800050c:	f001 fab5 	bl	8001a7a <HAL_ADC_PollForConversion>
		ADC_VAL = HAL_ADC_GetValue(&hadc1);//retrieve value
 8000510:	488d      	ldr	r0, [pc, #564]	@ (8000748 <playPong+0x26c>)
 8000512:	f001 fb41 	bl	8001b98 <HAL_ADC_GetValue>
 8000516:	6078      	str	r0, [r7, #4]

		// turn value into x value from 0 to 12
		int pot = ADC_VAL / 16; // standardize
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	091b      	lsrs	r3, r3, #4
 800051c:	61bb      	str	r3, [r7, #24]
		pot = (pot / 8) - 6; // put it on the range from 0 to 12
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	2b00      	cmp	r3, #0
 8000522:	da00      	bge.n	8000526 <playPong+0x4a>
 8000524:	3307      	adds	r3, #7
 8000526:	10db      	asrs	r3, r3, #3
 8000528:	3b06      	subs	r3, #6
 800052a:	61bb      	str	r3, [r7, #24]
		if (pot < 0) pot = 0;
 800052c:	69bb      	ldr	r3, [r7, #24]
 800052e:	2b00      	cmp	r3, #0
 8000530:	da01      	bge.n	8000536 <playPong+0x5a>
 8000532:	2300      	movs	r3, #0
 8000534:	61bb      	str	r3, [r7, #24]
		if (pot > 12) pot = 12;
 8000536:	69bb      	ldr	r3, [r7, #24]
 8000538:	2b0c      	cmp	r3, #12
 800053a:	dd01      	ble.n	8000540 <playPong+0x64>
 800053c:	230c      	movs	r3, #12
 800053e:	61bb      	str	r3, [r7, #24]
		pot = 12 - pot; // guess i had the direction reversed oops
 8000540:	69bb      	ldr	r3, [r7, #24]
 8000542:	f1c3 030c 	rsb	r3, r3, #12
 8000546:	61bb      	str	r3, [r7, #24]

		// start drawing screen
		clearScreen();
 8000548:	f7ff ff44 	bl	80003d4 <clearScreen>

		// draw paddle
		for (int i = pot; i < pot + 4; i++){
 800054c:	69bb      	ldr	r3, [r7, #24]
 800054e:	617b      	str	r3, [r7, #20]
 8000550:	e00a      	b.n	8000568 <playPong+0x8c>
			setPixel(i, 1, 0, 50, 50);
 8000552:	2332      	movs	r3, #50	@ 0x32
 8000554:	9300      	str	r3, [sp, #0]
 8000556:	2332      	movs	r3, #50	@ 0x32
 8000558:	2200      	movs	r2, #0
 800055a:	2101      	movs	r1, #1
 800055c:	6978      	ldr	r0, [r7, #20]
 800055e:	f7ff ff69 	bl	8000434 <setPixel>
		for (int i = pot; i < pot + 4; i++){
 8000562:	697b      	ldr	r3, [r7, #20]
 8000564:	3301      	adds	r3, #1
 8000566:	617b      	str	r3, [r7, #20]
 8000568:	69bb      	ldr	r3, [r7, #24]
 800056a:	3303      	adds	r3, #3
 800056c:	697a      	ldr	r2, [r7, #20]
 800056e:	429a      	cmp	r2, r3
 8000570:	ddef      	ble.n	8000552 <playPong+0x76>
		}

		// decide whether to move the ball
		if (ballCurrN < ballPrescaler){
 8000572:	6a3a      	ldr	r2, [r7, #32]
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	429a      	cmp	r2, r3
 8000578:	da0b      	bge.n	8000592 <playPong+0xb6>
			ballCurrN++;
 800057a:	6a3b      	ldr	r3, [r7, #32]
 800057c:	3301      	adds	r3, #1
 800057e:	623b      	str	r3, [r7, #32]
			setPixel(ballX, ballY, 0, 50, 0);
 8000580:	2300      	movs	r3, #0
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2332      	movs	r3, #50	@ 0x32
 8000586:	2200      	movs	r2, #0
 8000588:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800058a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800058c:	f7ff ff52 	bl	8000434 <setPixel>
 8000590:	e0cb      	b.n	800072a <playPong+0x24e>
		} else {
			ballCurrN = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	623b      	str	r3, [r7, #32]

			// getting rid of edge cases
			if (ballX == 1){
 8000596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000598:	2b01      	cmp	r3, #1
 800059a:	d10a      	bne.n	80005b2 <playPong+0xd6>
				if (ballStateMachine == 0){
 800059c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d101      	bne.n	80005a6 <playPong+0xca>
					ballStateMachine = 1;
 80005a2:	2301      	movs	r3, #1
 80005a4:	627b      	str	r3, [r7, #36]	@ 0x24
				}
				if (ballStateMachine == 4){
 80005a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d10f      	bne.n	80005cc <playPong+0xf0>
					ballStateMachine = 5;
 80005ac:	2305      	movs	r3, #5
 80005ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80005b0:	e00c      	b.n	80005cc <playPong+0xf0>
				}
			} else if (ballX == 14){
 80005b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005b4:	2b0e      	cmp	r3, #14
 80005b6:	d109      	bne.n	80005cc <playPong+0xf0>
				if (ballStateMachine == 7){
 80005b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005ba:	2b07      	cmp	r3, #7
 80005bc:	d101      	bne.n	80005c2 <playPong+0xe6>
					ballStateMachine = 6;
 80005be:	2306      	movs	r3, #6
 80005c0:	627b      	str	r3, [r7, #36]	@ 0x24
				}
				if (ballStateMachine == 3){
 80005c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005c4:	2b03      	cmp	r3, #3
 80005c6:	d101      	bne.n	80005cc <playPong+0xf0>
					ballStateMachine = 2;
 80005c8:	2302      	movs	r3, #2
 80005ca:	627b      	str	r3, [r7, #36]	@ 0x24
				}
			}

			// left side bounce
			if (ballX == 0){
 80005cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d113      	bne.n	80005fa <playPong+0x11e>
				if (ballStateMachine == 0) ballStateMachine = 3;
 80005d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d101      	bne.n	80005dc <playPong+0x100>
 80005d8:	2303      	movs	r3, #3
 80005da:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 1) ballStateMachine = 2;
 80005dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d101      	bne.n	80005e6 <playPong+0x10a>
 80005e2:	2302      	movs	r3, #2
 80005e4:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 4) ballStateMachine = 7;
 80005e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	d101      	bne.n	80005f0 <playPong+0x114>
 80005ec:	2307      	movs	r3, #7
 80005ee:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 5) ballStateMachine = 6;
 80005f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f2:	2b05      	cmp	r3, #5
 80005f4:	d101      	bne.n	80005fa <playPong+0x11e>
 80005f6:	2306      	movs	r3, #6
 80005f8:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			// right side bounce
			if (ballX == 15){
 80005fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005fc:	2b0f      	cmp	r3, #15
 80005fe:	d113      	bne.n	8000628 <playPong+0x14c>
				if (ballStateMachine == 2) ballStateMachine = 1;
 8000600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000602:	2b02      	cmp	r3, #2
 8000604:	d101      	bne.n	800060a <playPong+0x12e>
 8000606:	2301      	movs	r3, #1
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 3) ballStateMachine = 0;
 800060a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800060c:	2b03      	cmp	r3, #3
 800060e:	d101      	bne.n	8000614 <playPong+0x138>
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 6) ballStateMachine = 5;
 8000614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000616:	2b06      	cmp	r3, #6
 8000618:	d101      	bne.n	800061e <playPong+0x142>
 800061a:	2305      	movs	r3, #5
 800061c:	627b      	str	r3, [r7, #36]	@ 0x24
				if (ballStateMachine == 7) ballStateMachine = 4;
 800061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000620:	2b07      	cmp	r3, #7
 8000622:	d101      	bne.n	8000628 <playPong+0x14c>
 8000624:	2304      	movs	r3, #4
 8000626:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			// top bounce
			if (ballY == 15){
 8000628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800062a:	2b0f      	cmp	r3, #15
 800062c:	d102      	bne.n	8000634 <playPong+0x158>
				ballStateMachine += 4;
 800062e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000630:	3304      	adds	r3, #4
 8000632:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			// bottom bounce
			if (ballY == 2){
 8000634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000636:	2b02      	cmp	r3, #2
 8000638:	d120      	bne.n	800067c <playPong+0x1a0>
				if (ballX == pot){
 800063a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	429a      	cmp	r2, r3
 8000640:	d102      	bne.n	8000648 <playPong+0x16c>
					ballStateMachine = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	627b      	str	r3, [r7, #36]	@ 0x24
 8000646:	e019      	b.n	800067c <playPong+0x1a0>
				} else if (ballX == pot + 1){
 8000648:	69bb      	ldr	r3, [r7, #24]
 800064a:	3301      	adds	r3, #1
 800064c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800064e:	429a      	cmp	r2, r3
 8000650:	d102      	bne.n	8000658 <playPong+0x17c>
					ballStateMachine = 1;
 8000652:	2301      	movs	r3, #1
 8000654:	627b      	str	r3, [r7, #36]	@ 0x24
 8000656:	e011      	b.n	800067c <playPong+0x1a0>
				} else if (ballX == pot + 2){
 8000658:	69bb      	ldr	r3, [r7, #24]
 800065a:	3302      	adds	r3, #2
 800065c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800065e:	429a      	cmp	r2, r3
 8000660:	d102      	bne.n	8000668 <playPong+0x18c>
					ballStateMachine = 2;
 8000662:	2302      	movs	r3, #2
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
 8000666:	e009      	b.n	800067c <playPong+0x1a0>
				} else if (ballX == pot + 3){
 8000668:	69bb      	ldr	r3, [r7, #24]
 800066a:	3303      	adds	r3, #3
 800066c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800066e:	429a      	cmp	r2, r3
 8000670:	d102      	bne.n	8000678 <playPong+0x19c>
					ballStateMachine = 3;
 8000672:	2303      	movs	r3, #3
 8000674:	627b      	str	r3, [r7, #36]	@ 0x24
 8000676:	e001      	b.n	800067c <playPong+0x1a0>
				} else {
					lose = 1; // ggs
 8000678:	2301      	movs	r3, #1
 800067a:	61fb      	str	r3, [r7, #28]
				}
			}

			// animate ball
			if (ballStateMachine == 0){
 800067c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800067e:	2b00      	cmp	r3, #0
 8000680:	d106      	bne.n	8000690 <playPong+0x1b4>
				ballX -= 2;
 8000682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000684:	3b02      	subs	r3, #2
 8000686:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY += 1;
 8000688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800068a:	3301      	adds	r3, #1
 800068c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800068e:	e044      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 1){
 8000690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000692:	2b01      	cmp	r3, #1
 8000694:	d106      	bne.n	80006a4 <playPong+0x1c8>
				ballX -= 1;
 8000696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000698:	3b01      	subs	r3, #1
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY += 1;
 800069c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800069e:	3301      	adds	r3, #1
 80006a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006a2:	e03a      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 2){
 80006a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006a6:	2b02      	cmp	r3, #2
 80006a8:	d106      	bne.n	80006b8 <playPong+0x1dc>
				ballX += 1;
 80006aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ac:	3301      	adds	r3, #1
 80006ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY += 1;
 80006b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006b2:	3301      	adds	r3, #1
 80006b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006b6:	e030      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 3){
 80006b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ba:	2b03      	cmp	r3, #3
 80006bc:	d106      	bne.n	80006cc <playPong+0x1f0>
				ballX += 2;
 80006be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c0:	3302      	adds	r3, #2
 80006c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY += 1;
 80006c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c6:	3301      	adds	r3, #1
 80006c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006ca:	e026      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 4){
 80006cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	d106      	bne.n	80006e0 <playPong+0x204>
				ballX -= 2;
 80006d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006d4:	3b02      	subs	r3, #2
 80006d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY -= 1;
 80006d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006da:	3b01      	subs	r3, #1
 80006dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006de:	e01c      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 5){
 80006e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e2:	2b05      	cmp	r3, #5
 80006e4:	d106      	bne.n	80006f4 <playPong+0x218>
				ballX -= 1;
 80006e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e8:	3b01      	subs	r3, #1
 80006ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY -= 1;
 80006ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ee:	3b01      	subs	r3, #1
 80006f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006f2:	e012      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 6){
 80006f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006f6:	2b06      	cmp	r3, #6
 80006f8:	d106      	bne.n	8000708 <playPong+0x22c>
				ballX += 1;
 80006fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006fc:	3301      	adds	r3, #1
 80006fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY -= 1;
 8000700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000702:	3b01      	subs	r3, #1
 8000704:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000706:	e008      	b.n	800071a <playPong+0x23e>
			} else if (ballStateMachine == 7){
 8000708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800070a:	2b07      	cmp	r3, #7
 800070c:	d105      	bne.n	800071a <playPong+0x23e>
				ballX += 2;
 800070e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000710:	3302      	adds	r3, #2
 8000712:	62fb      	str	r3, [r7, #44]	@ 0x2c
				ballY -= 1;
 8000714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000716:	3b01      	subs	r3, #1
 8000718:	62bb      	str	r3, [r7, #40]	@ 0x28
			}
			setPixel(ballX, ballY, 0, 50, 0);
 800071a:	2300      	movs	r3, #0
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2332      	movs	r3, #50	@ 0x32
 8000720:	2200      	movs	r2, #0
 8000722:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000724:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000726:	f7ff fe85 	bl	8000434 <setPixel>
		}
		showLeds();
 800072a:	f7ff fe41 	bl	80003b0 <showLeds>
		HAL_Delay(30);
 800072e:	201e      	movs	r0, #30
 8000730:	f000 fdfc 	bl	800132c <HAL_Delay>
	while (!lose){
 8000734:	69fb      	ldr	r3, [r7, #28]
 8000736:	2b00      	cmp	r3, #0
 8000738:	f43f aee0 	beq.w	80004fc <playPong+0x20>
	}

	// lose animation
	for (int j = 16; j >= 0; j--){
 800073c:	2310      	movs	r3, #16
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	e01a      	b.n	8000778 <playPong+0x29c>
		for (int i = 0; i < 16; i++){
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	e00c      	b.n	8000762 <playPong+0x286>
 8000748:	20040028 	.word	0x20040028
			setPixel(i, j, 50, 0, 0);
 800074c:	2300      	movs	r3, #0
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2300      	movs	r3, #0
 8000752:	2232      	movs	r2, #50	@ 0x32
 8000754:	6939      	ldr	r1, [r7, #16]
 8000756:	68f8      	ldr	r0, [r7, #12]
 8000758:	f7ff fe6c 	bl	8000434 <setPixel>
		for (int i = 0; i < 16; i++){
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	3301      	adds	r3, #1
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2b0f      	cmp	r3, #15
 8000766:	ddf1      	ble.n	800074c <playPong+0x270>
		}
		showLeds();
 8000768:	f7ff fe22 	bl	80003b0 <showLeds>
		HAL_Delay(50);
 800076c:	2032      	movs	r0, #50	@ 0x32
 800076e:	f000 fddd 	bl	800132c <HAL_Delay>
	for (int j = 16; j >= 0; j--){
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	3b01      	subs	r3, #1
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]
 800077a:	2b00      	cmp	r3, #0
 800077c:	dae1      	bge.n	8000742 <playPong+0x266>
	}
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	3730      	adds	r7, #48	@ 0x30
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b096      	sub	sp, #88	@ 0x58
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	2244      	movs	r2, #68	@ 0x44
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f005 fdca 	bl	8006330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	463b      	mov	r3, r7
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ae:	f002 fc19 	bl	8002fe4 <HAL_PWREx_ControlVoltageScaling>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007b8:	f000 fb4a 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007bc:	2310      	movs	r3, #16
 80007be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007c8:	2360      	movs	r3, #96	@ 0x60
 80007ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007cc:	2302      	movs	r3, #2
 80007ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007d0:	2301      	movs	r3, #1
 80007d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007d4:	2301      	movs	r3, #1
 80007d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007d8:	2328      	movs	r3, #40	@ 0x28
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007dc:	2302      	movs	r3, #2
 80007de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 fcad 	bl	800314c <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80007f8:	f000 fb2a 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000800:	2303      	movs	r3, #3
 8000802:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000810:	463b      	mov	r3, r7
 8000812:	2103      	movs	r1, #3
 8000814:	4618      	mov	r0, r3
 8000816:	f003 f8b3 	bl	8003980 <HAL_RCC_ClockConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000820:	f000 fb16 	bl	8000e50 <Error_Handler>
  }
}
 8000824:	bf00      	nop
 8000826:	3758      	adds	r7, #88	@ 0x58
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000832:	463b      	mov	r3, r7
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
 8000840:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000842:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000844:	4a29      	ldr	r2, [pc, #164]	@ (80008ec <MX_ADC1_Init+0xc0>)
 8000846:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8000848:	4b27      	ldr	r3, [pc, #156]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800084a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800084e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000850:	4b25      	ldr	r3, [pc, #148]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000856:	4b24      	ldr	r3, [pc, #144]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000858:	2200      	movs	r2, #0
 800085a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800085c:	4b22      	ldr	r3, [pc, #136]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000864:	2204      	movs	r2, #4
 8000866:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000868:	4b1f      	ldr	r3, [pc, #124]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800086a:	2200      	movs	r2, #0
 800086c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800086e:	4b1e      	ldr	r3, [pc, #120]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000870:	2200      	movs	r2, #0
 8000872:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000874:	4b1c      	ldr	r3, [pc, #112]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000876:	2201      	movs	r2, #1
 8000878:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800087a:	4b1b      	ldr	r3, [pc, #108]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800087c:	2200      	movs	r2, #0
 800087e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000882:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000884:	2200      	movs	r2, #0
 8000886:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000888:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800088a:	2200      	movs	r2, #0
 800088c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800088e:	4b16      	ldr	r3, [pc, #88]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000896:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 8000898:	2200      	movs	r2, #0
 800089a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 800089e:	2200      	movs	r2, #0
 80008a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a4:	4810      	ldr	r0, [pc, #64]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 80008a6:	f000 ff3f 	bl	8001728 <HAL_ADC_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80008b0:	f000 face 	bl	8000e50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008b4:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <MX_ADC1_Init+0xc4>)
 80008b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b8:	2306      	movs	r3, #6
 80008ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80008bc:	2307      	movs	r3, #7
 80008be:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008c0:	237f      	movs	r3, #127	@ 0x7f
 80008c2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008c4:	2304      	movs	r3, #4
 80008c6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008cc:	463b      	mov	r3, r7
 80008ce:	4619      	mov	r1, r3
 80008d0:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_ADC1_Init+0xbc>)
 80008d2:	f001 f96f 	bl	8001bb4 <HAL_ADC_ConfigChannel>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80008dc:	f000 fab8 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20040028 	.word	0x20040028
 80008ec:	50040000 	.word	0x50040000
 80008f0:	04300002 	.word	0x04300002

080008f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08e      	sub	sp, #56	@ 0x38
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000914:	463b      	mov	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]
 8000920:	611a      	str	r2, [r3, #16]
 8000922:	615a      	str	r2, [r3, #20]
 8000924:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000926:	4b2d      	ldr	r3, [pc, #180]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000928:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800092c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800092e:	4b2b      	ldr	r3, [pc, #172]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000934:	4b29      	ldr	r3, [pc, #164]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800093a:	4b28      	ldr	r3, [pc, #160]	@ (80009dc <MX_TIM2_Init+0xe8>)
 800093c:	2263      	movs	r2, #99	@ 0x63
 800093e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000940:	4b26      	ldr	r3, [pc, #152]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000946:	4b25      	ldr	r3, [pc, #148]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800094c:	4823      	ldr	r0, [pc, #140]	@ (80009dc <MX_TIM2_Init+0xe8>)
 800094e:	f003 ffb5 	bl	80048bc <HAL_TIM_Base_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000958:	f000 fa7a 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800095c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000962:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000966:	4619      	mov	r1, r3
 8000968:	481c      	ldr	r0, [pc, #112]	@ (80009dc <MX_TIM2_Init+0xe8>)
 800096a:	f004 fe29 	bl	80055c0 <HAL_TIM_ConfigClockSource>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000974:	f000 fa6c 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000978:	4818      	ldr	r0, [pc, #96]	@ (80009dc <MX_TIM2_Init+0xe8>)
 800097a:	f003 fff6 	bl	800496a <HAL_TIM_PWM_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000984:	f000 fa64 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4811      	ldr	r0, [pc, #68]	@ (80009dc <MX_TIM2_Init+0xe8>)
 8000998:	f005 fc24 	bl	80061e4 <HAL_TIMEx_MasterConfigSynchronization>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80009a2:	f000 fa55 	bl	8000e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009a6:	2360      	movs	r3, #96	@ 0x60
 80009a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009b6:	463b      	mov	r3, r7
 80009b8:	2200      	movs	r2, #0
 80009ba:	4619      	mov	r1, r3
 80009bc:	4807      	ldr	r0, [pc, #28]	@ (80009dc <MX_TIM2_Init+0xe8>)
 80009be:	f004 fceb 	bl	8005398 <HAL_TIM_PWM_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80009c8:	f000 fa42 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009cc:	4803      	ldr	r0, [pc, #12]	@ (80009dc <MX_TIM2_Init+0xe8>)
 80009ce:	f000 fb85 	bl	80010dc <HAL_TIM_MspPostInit>

}
 80009d2:	bf00      	nop
 80009d4:	3738      	adds	r7, #56	@ 0x38
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20040090 	.word	0x20040090

080009e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009e6:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <MX_DMA_Init+0x50>)
 80009e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ea:	4a11      	ldr	r2, [pc, #68]	@ (8000a30 <MX_DMA_Init+0x50>)
 80009ec:	f043 0304 	orr.w	r3, r3, #4
 80009f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80009f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <MX_DMA_Init+0x50>)
 80009f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009f6:	f003 0304 	and.w	r3, r3, #4
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <MX_DMA_Init+0x50>)
 8000a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a02:	4a0b      	ldr	r2, [pc, #44]	@ (8000a30 <MX_DMA_Init+0x50>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a0a:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <MX_DMA_Init+0x50>)
 8000a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	200b      	movs	r0, #11
 8000a1c:	f001 fe27 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a20:	200b      	movs	r0, #11
 8000a22:	f001 fe40 	bl	80026a6 <HAL_NVIC_EnableIRQ>

}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40021000 	.word	0x40021000

08000a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08e      	sub	sp, #56	@ 0x38
 8000a38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a4a:	4bb0      	ldr	r3, [pc, #704]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	4aaf      	ldr	r2, [pc, #700]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a50:	f043 0310 	orr.w	r3, r3, #16
 8000a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a56:	4bad      	ldr	r3, [pc, #692]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	f003 0310 	and.w	r3, r3, #16
 8000a5e:	623b      	str	r3, [r7, #32]
 8000a60:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a62:	4baa      	ldr	r3, [pc, #680]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	4aa9      	ldr	r2, [pc, #676]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6e:	4ba7      	ldr	r3, [pc, #668]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	61fb      	str	r3, [r7, #28]
 8000a78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a7a:	4ba4      	ldr	r3, [pc, #656]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7e:	4aa3      	ldr	r2, [pc, #652]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a80:	f043 0320 	orr.w	r3, r3, #32
 8000a84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a86:	4ba1      	ldr	r3, [pc, #644]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8a:	f003 0320 	and.w	r3, r3, #32
 8000a8e:	61bb      	str	r3, [r7, #24]
 8000a90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a92:	4b9e      	ldr	r3, [pc, #632]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	4a9d      	ldr	r2, [pc, #628]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9e:	4b9b      	ldr	r3, [pc, #620]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa6:	617b      	str	r3, [r7, #20]
 8000aa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	4b98      	ldr	r3, [pc, #608]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	4a97      	ldr	r2, [pc, #604]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab6:	4b95      	ldr	r3, [pc, #596]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	4b92      	ldr	r3, [pc, #584]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	4a91      	ldr	r2, [pc, #580]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ace:	4b8f      	ldr	r3, [pc, #572]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ada:	4b8c      	ldr	r3, [pc, #560]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	4a8b      	ldr	r2, [pc, #556]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ae0:	f043 0308 	orr.w	r3, r3, #8
 8000ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae6:	4b89      	ldr	r3, [pc, #548]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	f003 0308 	and.w	r3, r3, #8
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000af2:	4b86      	ldr	r3, [pc, #536]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a85      	ldr	r2, [pc, #532]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afe:	4b83      	ldr	r3, [pc, #524]	@ (8000d0c <MX_GPIO_Init+0x2d8>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000b0a:	f002 fb0f 	bl	800312c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b0e:	230c      	movs	r3, #12
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b1e:	230d      	movs	r3, #13
 8000b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b26:	4619      	mov	r1, r3
 8000b28:	4879      	ldr	r0, [pc, #484]	@ (8000d10 <MX_GPIO_Init+0x2dc>)
 8000b2a:	f002 f8a9 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b2e:	2307      	movs	r3, #7
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b32:	2312      	movs	r3, #18
 8000b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b3e:	2304      	movs	r3, #4
 8000b40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b46:	4619      	mov	r1, r3
 8000b48:	4872      	ldr	r0, [pc, #456]	@ (8000d14 <MX_GPIO_Init+0x2e0>)
 8000b4a:	f002 f899 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b4e:	2380      	movs	r3, #128	@ 0x80
 8000b50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b5e:	230d      	movs	r3, #13
 8000b60:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b66:	4619      	mov	r1, r3
 8000b68:	486a      	ldr	r0, [pc, #424]	@ (8000d14 <MX_GPIO_Init+0x2e0>)
 8000b6a:	f002 f889 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b6e:	23f0      	movs	r3, #240	@ 0xf0
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b72:	2302      	movs	r3, #2
 8000b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b7e:	2305      	movs	r3, #5
 8000b80:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b86:	4619      	mov	r1, r3
 8000b88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b8c:	f002 f878 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b90:	2301      	movs	r3, #1
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba8:	4619      	mov	r1, r3
 8000baa:	485b      	ldr	r0, [pc, #364]	@ (8000d18 <MX_GPIO_Init+0x2e4>)
 8000bac:	f002 f868 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000bb0:	2344      	movs	r3, #68	@ 0x44
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4855      	ldr	r0, [pc, #340]	@ (8000d18 <MX_GPIO_Init+0x2e4>)
 8000bc4:	f002 f85c 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000bc8:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be2:	4619      	mov	r1, r3
 8000be4:	484a      	ldr	r0, [pc, #296]	@ (8000d10 <MX_GPIO_Init+0x2dc>)
 8000be6:	f002 f84b 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000bea:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	4842      	ldr	r0, [pc, #264]	@ (8000d10 <MX_GPIO_Init+0x2dc>)
 8000c08:	f002 f83a 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000c0c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000c1e:	230d      	movs	r3, #13
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	483b      	ldr	r0, [pc, #236]	@ (8000d18 <MX_GPIO_Init+0x2e4>)
 8000c2a:	f002 f829 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000c40:	230e      	movs	r3, #14
 8000c42:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4833      	ldr	r0, [pc, #204]	@ (8000d18 <MX_GPIO_Init+0x2e4>)
 8000c4c:	f002 f818 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c50:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c62:	2307      	movs	r3, #7
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	482b      	ldr	r0, [pc, #172]	@ (8000d1c <MX_GPIO_Init+0x2e8>)
 8000c6e:	f002 f807 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c72:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000c84:	2302      	movs	r3, #2
 8000c86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4823      	ldr	r0, [pc, #140]	@ (8000d1c <MX_GPIO_Init+0x2e8>)
 8000c90:	f001 fff6 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000c94:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000ca6:	2308      	movs	r3, #8
 8000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cae:	4619      	mov	r1, r3
 8000cb0:	481b      	ldr	r0, [pc, #108]	@ (8000d20 <MX_GPIO_Init+0x2ec>)
 8000cb2:	f001 ffe5 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cb6:	2340      	movs	r3, #64	@ 0x40
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000cc6:	230d      	movs	r3, #13
 8000cc8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4814      	ldr	r0, [pc, #80]	@ (8000d24 <MX_GPIO_Init+0x2f0>)
 8000cd2:	f001 ffd5 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cd6:	2380      	movs	r3, #128	@ 0x80
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cee:	4619      	mov	r1, r3
 8000cf0:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <MX_GPIO_Init+0x2f0>)
 8000cf2:	f001 ffc5 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000cf6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000cfa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d04:	2303      	movs	r3, #3
 8000d06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d08:	230c      	movs	r3, #12
 8000d0a:	e00d      	b.n	8000d28 <MX_GPIO_Init+0x2f4>
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	48001000 	.word	0x48001000
 8000d14:	48001400 	.word	0x48001400
 8000d18:	48000400 	.word	0x48000400
 8000d1c:	48000c00 	.word	0x48000c00
 8000d20:	48001800 	.word	0x48001800
 8000d24:	48000800 	.word	0x48000800
 8000d28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4843      	ldr	r0, [pc, #268]	@ (8000e40 <MX_GPIO_Init+0x40c>)
 8000d32:	f001 ffa5 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000d36:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d44:	2303      	movs	r3, #3
 8000d46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d48:	230a      	movs	r3, #10
 8000d4a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d56:	f001 ff93 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d72:	f001 ff85 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d76:	2301      	movs	r3, #1
 8000d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d86:	2309      	movs	r3, #9
 8000d88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8e:	4619      	mov	r1, r3
 8000d90:	482c      	ldr	r0, [pc, #176]	@ (8000e44 <MX_GPIO_Init+0x410>)
 8000d92:	f001 ff75 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d96:	2304      	movs	r3, #4
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000da6:	230c      	movs	r3, #12
 8000da8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dae:	4619      	mov	r1, r3
 8000db0:	4824      	ldr	r0, [pc, #144]	@ (8000e44 <MX_GPIO_Init+0x410>)
 8000db2:	f001 ff65 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000db6:	2378      	movs	r3, #120	@ 0x78
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dc6:	2307      	movs	r3, #7
 8000dc8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dce:	4619      	mov	r1, r3
 8000dd0:	481c      	ldr	r0, [pc, #112]	@ (8000e44 <MX_GPIO_Init+0x410>)
 8000dd2:	f001 ff55 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000dd6:	2338      	movs	r3, #56	@ 0x38
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de2:	2303      	movs	r3, #3
 8000de4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000de6:	2306      	movs	r3, #6
 8000de8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	4815      	ldr	r0, [pc, #84]	@ (8000e48 <MX_GPIO_Init+0x414>)
 8000df2:	f001 ff45 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000df6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dfc:	2312      	movs	r3, #18
 8000dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e04:	2303      	movs	r3, #3
 8000e06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e08:	2304      	movs	r3, #4
 8000e0a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e10:	4619      	mov	r1, r3
 8000e12:	480d      	ldr	r0, [pc, #52]	@ (8000e48 <MX_GPIO_Init+0x414>)
 8000e14:	f001 ff34 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e30:	4619      	mov	r1, r3
 8000e32:	4806      	ldr	r0, [pc, #24]	@ (8000e4c <MX_GPIO_Init+0x418>)
 8000e34:	f001 ff24 	bl	8002c80 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e38:	bf00      	nop
 8000e3a:	3738      	adds	r7, #56	@ 0x38
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	48000800 	.word	0x48000800
 8000e44:	48000c00 	.word	0x48000c00
 8000e48:	48000400 	.word	0x48000400
 8000e4c:	48001000 	.word	0x48001000

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <Error_Handler+0x8>

08000e5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b0b0      	sub	sp, #192	@ 0xc0
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ebc:	f107 0318 	add.w	r3, r7, #24
 8000ec0:	2294      	movs	r2, #148	@ 0x94
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f005 fa33 	bl	8006330 <memset>
  if(hadc->Instance==ADC1)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a42      	ldr	r2, [pc, #264]	@ (8000fd8 <HAL_ADC_MspInit+0x134>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d17d      	bne.n	8000fd0 <HAL_ADC_MspInit+0x12c>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ed4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ed8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000eda:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ede:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000eea:	2310      	movs	r3, #16
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000efa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000efe:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f00:	f107 0318 	add.w	r3, r7, #24
 8000f04:	4618      	mov	r0, r3
 8000f06:	f002 ffc1 	bl	8003e8c <HAL_RCCEx_PeriphCLKConfig>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000f10:	f7ff ff9e 	bl	8000e50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f14:	4b31      	ldr	r3, [pc, #196]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f18:	4a30      	ldr	r2, [pc, #192]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f20:	4b2e      	ldr	r3, [pc, #184]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f28:	617b      	str	r3, [r7, #20]
 8000f2a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f30:	4a2a      	ldr	r2, [pc, #168]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f32:	f043 0304 	orr.w	r3, r3, #4
 8000f36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f38:	4b28      	ldr	r3, [pc, #160]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3c:	f003 0304 	and.w	r3, r3, #4
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f44:	4b25      	ldr	r3, [pc, #148]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f48:	4a24      	ldr	r2, [pc, #144]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f50:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f60:	4a1e      	ldr	r2, [pc, #120]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f62:	f043 0302 	orr.w	r3, r3, #2
 8000f66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f68:	4b1c      	ldr	r3, [pc, #112]	@ (8000fdc <HAL_ADC_MspInit+0x138>)
 8000f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	60bb      	str	r3, [r7, #8]
 8000f72:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f74:	233f      	movs	r3, #63	@ 0x3f
 8000f76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f7a:	230b      	movs	r3, #11
 8000f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f86:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4814      	ldr	r0, [pc, #80]	@ (8000fe0 <HAL_ADC_MspInit+0x13c>)
 8000f8e:	f001 fe77 	bl	8002c80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000f92:	230a      	movs	r3, #10
 8000f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f98:	230b      	movs	r3, #11
 8000f9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fae:	f001 fe67 	bl	8002c80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fb8:	230b      	movs	r3, #11
 8000fba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4806      	ldr	r0, [pc, #24]	@ (8000fe4 <HAL_ADC_MspInit+0x140>)
 8000fcc:	f001 fe58 	bl	8002c80 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fd0:	bf00      	nop
 8000fd2:	37c0      	adds	r7, #192	@ 0xc0
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	50040000 	.word	0x50040000
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	48000800 	.word	0x48000800
 8000fe4:	48000400 	.word	0x48000400

08000fe8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001008:	d15b      	bne.n	80010c2 <HAL_TIM_Base_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100a:	4b30      	ldr	r3, [pc, #192]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100e:	4a2f      	ldr	r2, [pc, #188]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6593      	str	r3, [r2, #88]	@ 0x58
 8001016:	4b2d      	ldr	r3, [pc, #180]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 8001018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b2a      	ldr	r3, [pc, #168]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102e:	4b27      	ldr	r3, [pc, #156]	@ (80010cc <HAL_TIM_Base_MspInit+0xe4>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800103a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800103e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001040:	2302      	movs	r3, #2
 8001042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800104c:	2301      	movs	r3, #1
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	481e      	ldr	r0, [pc, #120]	@ (80010d0 <HAL_TIM_Base_MspInit+0xe8>)
 8001058:	f001 fe12 	bl	8002c80 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel1;
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 800105e:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <HAL_TIM_Base_MspInit+0xf0>)
 8001060:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8001062:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001064:	2238      	movs	r2, #56	@ 0x38
 8001066:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 800106a:	2210      	movs	r2, #16
 800106c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001074:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001076:	2280      	movs	r2, #128	@ 0x80
 8001078:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 800107c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001080:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001084:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001088:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800108a:	4b12      	ldr	r3, [pc, #72]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 800108c:	2200      	movs	r2, #0
 800108e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001090:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001092:	2200      	movs	r2, #0
 8001094:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001096:	480f      	ldr	r0, [pc, #60]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 8001098:	f001 fb20 	bl	80026dc <HAL_DMA_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 80010a2:	f7ff fed5 	bl	8000e50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 80010aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80010ac:	4a09      	ldr	r2, [pc, #36]	@ (80010d4 <HAL_TIM_Base_MspInit+0xec>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	201c      	movs	r0, #28
 80010b8:	f001 fad9 	bl	800266e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010bc:	201c      	movs	r0, #28
 80010be:	f001 faf2 	bl	80026a6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40021000 	.word	0x40021000
 80010d0:	48000400 	.word	0x48000400
 80010d4:	200400dc 	.word	0x200400dc
 80010d8:	40020008 	.word	0x40020008

080010dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010fc:	d11c      	bne.n	8001138 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <HAL_TIM_MspPostInit+0x64>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4a0f      	ldr	r2, [pc, #60]	@ (8001140 <HAL_TIM_MspPostInit+0x64>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <HAL_TIM_MspPostInit+0x64>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001116:	2301      	movs	r3, #1
 8001118:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111a:	2302      	movs	r3, #2
 800111c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001126:	2301      	movs	r3, #1
 8001128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4619      	mov	r1, r3
 8001130:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001134:	f001 fda4 	bl	8002c80 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001138:	bf00      	nop
 800113a:	3720      	adds	r7, #32
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40021000 	.word	0x40021000

08001144 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <NMI_Handler+0x4>

0800114c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <HardFault_Handler+0x4>

08001154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <MemManage_Handler+0x4>

0800115c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <BusFault_Handler+0x4>

08001164 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <UsageFault_Handler+0x4>

0800116c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119a:	f000 f8a7 	bl	80012ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80011a8:	4802      	ldr	r0, [pc, #8]	@ (80011b4 <DMA1_Channel1_IRQHandler+0x10>)
 80011aa:	f001 fc19 	bl	80029e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200400dc 	.word	0x200400dc

080011b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <TIM2_IRQHandler+0x10>)
 80011be:	f003 ffe3 	bl	8005188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20040090 	.word	0x20040090

080011cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011d0:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <SystemInit+0x20>)
 80011d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d6:	4a05      	ldr	r2, [pc, #20]	@ (80011ec <SystemInit+0x20>)
 80011d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001228 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f4:	f7ff ffea 	bl	80011cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <LoopForever+0x6>)
  ldr r1, =_edata
 80011fa:	490d      	ldr	r1, [pc, #52]	@ (8001230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001234 <LoopForever+0xe>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001210:	4c0a      	ldr	r4, [pc, #40]	@ (800123c <LoopForever+0x16>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800121e:	f005 f88f 	bl	8006340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001222:	f7ff f949 	bl	80004b8 <main>

08001226 <LoopForever>:

LoopForever:
    b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001228:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800122c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001230:	2004000c 	.word	0x2004000c
  ldr r2, =_sidata
 8001234:	080063e8 	.word	0x080063e8
  ldr r2, =_sbss
 8001238:	2004000c 	.word	0x2004000c
  ldr r4, =_ebss
 800123c:	20046530 	.word	0x20046530

08001240 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <ADC1_IRQHandler>

08001242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001248:	2300      	movs	r3, #0
 800124a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800124c:	2003      	movs	r0, #3
 800124e:	f001 fa03 	bl	8002658 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001252:	2000      	movs	r0, #0
 8001254:	f000 f80e 	bl	8001274 <HAL_InitTick>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	71fb      	strb	r3, [r7, #7]
 8001262:	e001      	b.n	8001268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001264:	f7ff fdfa 	bl	8000e5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001268:	79fb      	ldrb	r3, [r7, #7]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <HAL_InitTick+0x6c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d023      	beq.n	80012d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001288:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <HAL_InitTick+0x70>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <HAL_InitTick+0x6c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001296:	fbb3 f3f1 	udiv	r3, r3, r1
 800129a:	fbb2 f3f3 	udiv	r3, r2, r3
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 fa0f 	bl	80026c2 <HAL_SYSTICK_Config>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d10f      	bne.n	80012ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d809      	bhi.n	80012c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b0:	2200      	movs	r2, #0
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	f04f 30ff 	mov.w	r0, #4294967295
 80012b8:	f001 f9d9 	bl	800266e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012bc:	4a0a      	ldr	r2, [pc, #40]	@ (80012e8 <HAL_InitTick+0x74>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	e007      	b.n	80012d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e004      	b.n	80012d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	73fb      	strb	r3, [r7, #15]
 80012ce:	e001      	b.n	80012d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20040008 	.word	0x20040008
 80012e4:	20040000 	.word	0x20040000
 80012e8:	20040004 	.word	0x20040004

080012ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_IncTick+0x20>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <HAL_IncTick+0x24>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4413      	add	r3, r2
 80012fc:	4a04      	ldr	r2, [pc, #16]	@ (8001310 <HAL_IncTick+0x24>)
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	20040008 	.word	0x20040008
 8001310:	2004652c 	.word	0x2004652c

08001314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b03      	ldr	r3, [pc, #12]	@ (8001328 <HAL_GetTick+0x14>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	2004652c 	.word	0x2004652c

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001334:	f7ff ffee 	bl	8001314 <HAL_GetTick>
 8001338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001344:	d005      	beq.n	8001352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001346:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <HAL_Delay+0x44>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4413      	add	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001352:	bf00      	nop
 8001354:	f7ff ffde 	bl	8001314 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	429a      	cmp	r2, r3
 8001362:	d8f7      	bhi.n	8001354 <HAL_Delay+0x28>
  {
  }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20040008 	.word	0x20040008

08001374 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	431a      	orrs	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	609a      	str	r2, [r3, #8]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
 80013a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	609a      	str	r2, [r3, #8]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
 80013e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	3360      	adds	r3, #96	@ 0x60
 80013ee:	461a      	mov	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <LL_ADC_SetOffset+0x44>)
 80013fe:	4013      	ands	r3, r2
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	430a      	orrs	r2, r1
 800140a:	4313      	orrs	r3, r2
 800140c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001414:	bf00      	nop
 8001416:	371c      	adds	r7, #28
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	03fff000 	.word	0x03fff000

08001424 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3360      	adds	r3, #96	@ 0x60
 8001432:	461a      	mov	r2, r3
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001444:	4618      	mov	r0, r3
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001450:	b480      	push	{r7}
 8001452:	b087      	sub	sp, #28
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	3360      	adds	r3, #96	@ 0x60
 8001460:	461a      	mov	r2, r3
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	4413      	add	r3, r2
 8001468:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	431a      	orrs	r2, r3
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800147a:	bf00      	nop
 800147c:	371c      	adds	r7, #28
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001486:	b480      	push	{r7}
 8001488:	b083      	sub	sp, #12
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
 800148e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	431a      	orrs	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	615a      	str	r2, [r3, #20]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e000      	b.n	80014c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b087      	sub	sp, #28
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3330      	adds	r3, #48	@ 0x30
 80014e2:	461a      	mov	r2, r3
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	0a1b      	lsrs	r3, r3, #8
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	4413      	add	r3, r2
 80014f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	f003 031f 	and.w	r3, r3, #31
 80014fc:	211f      	movs	r1, #31
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43db      	mvns	r3, r3
 8001504:	401a      	ands	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	0e9b      	lsrs	r3, r3, #26
 800150a:	f003 011f 	and.w	r1, r3, #31
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	f003 031f 	and.w	r3, r3, #31
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	431a      	orrs	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800151e:	bf00      	nop
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800152a:	b480      	push	{r7}
 800152c:	b087      	sub	sp, #28
 800152e:	af00      	add	r7, sp, #0
 8001530:	60f8      	str	r0, [r7, #12]
 8001532:	60b9      	str	r1, [r7, #8]
 8001534:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3314      	adds	r3, #20
 800153a:	461a      	mov	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	0e5b      	lsrs	r3, r3, #25
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	4413      	add	r3, r2
 8001548:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	0d1b      	lsrs	r3, r3, #20
 8001552:	f003 031f 	and.w	r3, r3, #31
 8001556:	2107      	movs	r1, #7
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	401a      	ands	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	0d1b      	lsrs	r3, r3, #20
 8001564:	f003 031f 	and.w	r3, r3, #31
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	431a      	orrs	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001574:	bf00      	nop
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001598:	43db      	mvns	r3, r3
 800159a:	401a      	ands	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f003 0318 	and.w	r3, r3, #24
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80015a4:	40d9      	lsrs	r1, r3
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	400b      	ands	r3, r1
 80015aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015ae:	431a      	orrs	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	0007ffff 	.word	0x0007ffff

080015c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80015d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	6093      	str	r3, [r2, #8]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001600:	d101      	bne.n	8001606 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001624:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001628:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001650:	d101      	bne.n	8001656 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001674:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001678:	f043 0201 	orr.w	r2, r3, #1
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <LL_ADC_IsEnabled+0x18>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <LL_ADC_IsEnabled+0x1a>
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016c6:	f043 0204 	orr.w	r2, r3, #4
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	2b04      	cmp	r3, #4
 80016ec:	d101      	bne.n	80016f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80016ee:	2301      	movs	r3, #1
 80016f0:	e000      	b.n	80016f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 0308 	and.w	r3, r3, #8
 8001710:	2b08      	cmp	r3, #8
 8001712:	d101      	bne.n	8001718 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d101      	bne.n	8001742 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e129      	b.n	8001996 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174c:	2b00      	cmp	r3, #0
 800174e:	d109      	bne.n	8001764 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fba7 	bl	8000ea4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff3f 	bl	80015ec <LL_ADC_IsDeepPowerDownEnabled>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d004      	beq.n	800177e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff25 	bl	80015c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff ff5a 	bl	800163c <LL_ADC_IsInternalRegulatorEnabled>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d115      	bne.n	80017ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff ff3e 	bl	8001614 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001798:	4b81      	ldr	r3, [pc, #516]	@ (80019a0 <HAL_ADC_Init+0x278>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	099b      	lsrs	r3, r3, #6
 800179e:	4a81      	ldr	r2, [pc, #516]	@ (80019a4 <HAL_ADC_Init+0x27c>)
 80017a0:	fba2 2303 	umull	r2, r3, r2, r3
 80017a4:	099b      	lsrs	r3, r3, #6
 80017a6:	3301      	adds	r3, #1
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017ac:	e002      	b.n	80017b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f9      	bne.n	80017ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff3c 	bl	800163c <LL_ADC_IsInternalRegulatorEnabled>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10d      	bne.n	80017e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ce:	f043 0210 	orr.w	r2, r3, #16
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	f043 0201 	orr.w	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ff75 	bl	80016da <LL_ADC_REG_IsConversionOngoing>
 80017f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f6:	f003 0310 	and.w	r3, r3, #16
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f040 80c2 	bne.w	8001984 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f040 80be 	bne.w	8001984 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001810:	f043 0202 	orr.w	r2, r3, #2
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff35 	bl	800168c <LL_ADC_IsEnabled>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d10b      	bne.n	8001840 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001828:	485f      	ldr	r0, [pc, #380]	@ (80019a8 <HAL_ADC_Init+0x280>)
 800182a:	f7ff ff2f 	bl	800168c <LL_ADC_IsEnabled>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d105      	bne.n	8001840 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4619      	mov	r1, r3
 800183a:	485c      	ldr	r0, [pc, #368]	@ (80019ac <HAL_ADC_Init+0x284>)
 800183c:	f7ff fd9a 	bl	8001374 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	7e5b      	ldrb	r3, [r3, #25]
 8001844:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800184a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001850:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001856:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800185e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f893 3020 	ldrb.w	r3, [r3, #32]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d106      	bne.n	800187c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001872:	3b01      	subs	r3, #1
 8001874:	045b      	lsls	r3, r3, #17
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001880:	2b00      	cmp	r3, #0
 8001882:	d009      	beq.n	8001898 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001888:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001890:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4313      	orrs	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	68da      	ldr	r2, [r3, #12]
 800189e:	4b44      	ldr	r3, [pc, #272]	@ (80019b0 <HAL_ADC_Init+0x288>)
 80018a0:	4013      	ands	r3, r2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6812      	ldr	r2, [r2, #0]
 80018a6:	69b9      	ldr	r1, [r7, #24]
 80018a8:	430b      	orrs	r3, r1
 80018aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff25 	bl	8001700 <LL_ADC_INJ_IsConversionOngoing>
 80018b6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d140      	bne.n	8001940 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d13d      	bne.n	8001940 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	7e1b      	ldrb	r3, [r3, #24]
 80018cc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80018ce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80018d8:	4313      	orrs	r3, r2
 80018da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80018e6:	f023 0306 	bic.w	r3, r3, #6
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	6812      	ldr	r2, [r2, #0]
 80018ee:	69b9      	ldr	r1, [r7, #24]
 80018f0:	430b      	orrs	r3, r1
 80018f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d118      	bne.n	8001930 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001908:	f023 0304 	bic.w	r3, r3, #4
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001914:	4311      	orrs	r1, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800191a:	4311      	orrs	r1, r2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001920:	430a      	orrs	r2, r1
 8001922:	431a      	orrs	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f042 0201 	orr.w	r2, r2, #1
 800192c:	611a      	str	r2, [r3, #16]
 800192e:	e007      	b.n	8001940 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	691a      	ldr	r2, [r3, #16]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 0201 	bic.w	r2, r2, #1
 800193e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d10c      	bne.n	8001962 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	f023 010f 	bic.w	r1, r3, #15
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	1e5a      	subs	r2, r3, #1
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001960:	e007      	b.n	8001972 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 020f 	bic.w	r2, r2, #15
 8001970:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f023 0303 	bic.w	r3, r3, #3
 800197a:	f043 0201 	orr.w	r2, r3, #1
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	659a      	str	r2, [r3, #88]	@ 0x58
 8001982:	e007      	b.n	8001994 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001988:	f043 0210 	orr.w	r2, r3, #16
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001994:	7ffb      	ldrb	r3, [r7, #31]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3720      	adds	r7, #32
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20040000 	.word	0x20040000
 80019a4:	053e2d63 	.word	0x053e2d63
 80019a8:	50040000 	.word	0x50040000
 80019ac:	50040300 	.word	0x50040300
 80019b0:	fff0c007 	.word	0xfff0c007

080019b4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fe8a 	bl	80016da <LL_ADC_REG_IsConversionOngoing>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d14f      	bne.n	8001a6c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d101      	bne.n	80019da <HAL_ADC_Start+0x26>
 80019d6:	2302      	movs	r3, #2
 80019d8:	e04b      	b.n	8001a72 <HAL_ADC_Start+0xbe>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2201      	movs	r2, #1
 80019de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 fce2 	bl	80023ac <ADC_Enable>
 80019e8:	4603      	mov	r3, r0
 80019ea:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d137      	bne.n	8001a62 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80019fa:	f023 0301 	bic.w	r3, r3, #1
 80019fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a12:	d106      	bne.n	8001a22 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a18:	f023 0206 	bic.w	r2, r3, #6
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a20:	e002      	b.n	8001a28 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	221c      	movs	r2, #28
 8001a2e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d007      	beq.n	8001a56 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fe29 	bl	80016b2 <LL_ADC_REG_StartConversion>
 8001a60:	e006      	b.n	8001a70 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001a6a:	e001      	b.n	8001a70 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d102      	bne.n	8001a92 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e010      	b.n	8001ab4 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d007      	beq.n	8001ab0 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa4:	f043 0220 	orr.w	r2, r3, #32
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e06f      	b.n	8001b90 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ab4:	f7ff fc2e 	bl	8001314 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001aba:	e021      	b.n	8001b00 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac2:	d01d      	beq.n	8001b00 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ac4:	f7ff fc26 	bl	8001314 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d302      	bcc.n	8001ada <HAL_ADC_PollForConversion+0x60>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d112      	bne.n	8001b00 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10b      	bne.n	8001b00 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aec:	f043 0204 	orr.w	r2, r3, #4
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e047      	b.n	8001b90 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0d6      	beq.n	8001abc <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b12:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff fcc4 	bl	80014ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d01c      	beq.n	8001b64 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	7e5b      	ldrb	r3, [r3, #25]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d118      	bne.n	8001b64 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0308 	and.w	r3, r3, #8
 8001b3c:	2b08      	cmp	r3, #8
 8001b3e:	d111      	bne.n	8001b64 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d105      	bne.n	8001b64 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	f043 0201 	orr.w	r2, r3, #1
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d104      	bne.n	8001b7c <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2208      	movs	r2, #8
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	e008      	b.n	8001b8e <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d103      	bne.n	8001b8e <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b0b6      	sub	sp, #216	@ 0xd8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x22>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e3d5      	b.n	8002382 <HAL_ADC_ConfigChannel+0x7ce>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fd79 	bl	80016da <LL_ADC_REG_IsConversionOngoing>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f040 83ba 	bne.w	8002364 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d824      	bhi.n	8001c4a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	3b02      	subs	r3, #2
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d81b      	bhi.n	8001c42 <HAL_ADC_ConfigChannel+0x8e>
 8001c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c10 <HAL_ADC_ConfigChannel+0x5c>)
 8001c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c10:	08001c21 	.word	0x08001c21
 8001c14:	08001c29 	.word	0x08001c29
 8001c18:	08001c31 	.word	0x08001c31
 8001c1c:	08001c39 	.word	0x08001c39
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001c20:	230c      	movs	r3, #12
 8001c22:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001c26:	e010      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001c28:	2312      	movs	r3, #18
 8001c2a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001c2e:	e00c      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001c30:	2318      	movs	r3, #24
 8001c32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001c36:	e008      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001c40:	e003      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001c42:	2306      	movs	r3, #6
 8001c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001c48:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6818      	ldr	r0, [r3, #0]
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	461a      	mov	r2, r3
 8001c54:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001c58:	f7ff fc3b 	bl	80014d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fd3a 	bl	80016da <LL_ADC_REG_IsConversionOngoing>
 8001c66:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fd46 	bl	8001700 <LL_ADC_INJ_IsConversionOngoing>
 8001c74:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f040 81bf 	bne.w	8002000 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f040 81ba 	bne.w	8002000 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001c94:	d10f      	bne.n	8001cb6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6818      	ldr	r0, [r3, #0]
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7ff fc42 	bl	800152a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fbe9 	bl	8001486 <LL_ADC_SetSamplingTimeCommonConfig>
 8001cb4:	e00e      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	6819      	ldr	r1, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	f7ff fc31 	bl	800152a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2100      	movs	r1, #0
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fbd9 	bl	8001486 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	695a      	ldr	r2, [r3, #20]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	08db      	lsrs	r3, r3, #3
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d00a      	beq.n	8001d0c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6818      	ldr	r0, [r3, #0]
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	6919      	ldr	r1, [r3, #16]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001d06:	f7ff fb69 	bl	80013dc <LL_ADC_SetOffset>
 8001d0a:	e179      	b.n	8002000 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2100      	movs	r1, #0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fb86 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d10a      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x184>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fb7b 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	0e9b      	lsrs	r3, r3, #26
 8001d32:	f003 021f 	and.w	r2, r3, #31
 8001d36:	e01e      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x1c2>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fb70 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001d44:	4603      	mov	r3, r0
 8001d46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001d66:	2320      	movs	r3, #32
 8001d68:	e004      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001d6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d6e:	fab3 f383 	clz	r3, r3
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d105      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x1da>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0e9b      	lsrs	r3, r3, #26
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	e018      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x20c>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001da2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001da6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001daa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001db2:	2320      	movs	r3, #32
 8001db4:	e004      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001db6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d106      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff fb3f 	bl	8001450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fb23 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10a      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x24a>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2101      	movs	r1, #1
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fb18 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001df4:	4603      	mov	r3, r0
 8001df6:	0e9b      	lsrs	r3, r3, #26
 8001df8:	f003 021f 	and.w	r2, r3, #31
 8001dfc:	e01e      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x288>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2101      	movs	r1, #1
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fb0d 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e14:	fa93 f3a3 	rbit	r3, r3
 8001e18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001e1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001e24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001e2c:	2320      	movs	r3, #32
 8001e2e:	e004      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001e30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e34:	fab3 f383 	clz	r3, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d105      	bne.n	8001e54 <HAL_ADC_ConfigChannel+0x2a0>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	0e9b      	lsrs	r3, r3, #26
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	e018      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x2d2>
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e60:	fa93 f3a3 	rbit	r3, r3
 8001e64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001e68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001e78:	2320      	movs	r3, #32
 8001e7a:	e004      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e80:	fab3 f383 	clz	r3, r3
 8001e84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d106      	bne.n	8001e98 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2101      	movs	r1, #1
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fadc 	bl	8001450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2102      	movs	r1, #2
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fac0 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10a      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x310>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2102      	movs	r1, #2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fab5 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	0e9b      	lsrs	r3, r3, #26
 8001ebe:	f003 021f 	and.w	r2, r3, #31
 8001ec2:	e01e      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x34e>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2102      	movs	r1, #2
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff faaa 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001eda:	fa93 f3a3 	rbit	r3, r3
 8001ede:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ee6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001eea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001ef2:	2320      	movs	r3, #32
 8001ef4:	e004      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8001ef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001efa:	fab3 f383 	clz	r3, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d105      	bne.n	8001f1a <HAL_ADC_ConfigChannel+0x366>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	0e9b      	lsrs	r3, r3, #26
 8001f14:	f003 031f 	and.w	r3, r3, #31
 8001f18:	e014      	b.n	8001f44 <HAL_ADC_ConfigChannel+0x390>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001f22:	fa93 f3a3 	rbit	r3, r3
 8001f26:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001f28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001f2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001f36:	2320      	movs	r3, #32
 8001f38:	e004      	b.n	8001f44 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8001f3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f3e:	fab3 f383 	clz	r3, r3
 8001f42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d106      	bne.n	8001f56 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2102      	movs	r1, #2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff fa7d 	bl	8001450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2103      	movs	r1, #3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fa61 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10a      	bne.n	8001f82 <HAL_ADC_ConfigChannel+0x3ce>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2103      	movs	r1, #3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fa56 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	0e9b      	lsrs	r3, r3, #26
 8001f7c:	f003 021f 	and.w	r2, r3, #31
 8001f80:	e017      	b.n	8001fb2 <HAL_ADC_ConfigChannel+0x3fe>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2103      	movs	r1, #3
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff fa4b 	bl	8001424 <LL_ADC_GetOffsetChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f9c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001f9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8001fa4:	2320      	movs	r3, #32
 8001fa6:	e003      	b.n	8001fb0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8001fa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001faa:	fab3 f383 	clz	r3, r3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d105      	bne.n	8001fca <HAL_ADC_ConfigChannel+0x416>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	0e9b      	lsrs	r3, r3, #26
 8001fc4:	f003 031f 	and.w	r3, r3, #31
 8001fc8:	e011      	b.n	8001fee <HAL_ADC_ConfigChannel+0x43a>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001fd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fda:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001fdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8001fe6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d106      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2103      	movs	r1, #3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fa28 	bl	8001450 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff fb41 	bl	800168c <LL_ADC_IsEnabled>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	f040 813f 	bne.w	8002290 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	6819      	ldr	r1, [r3, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	461a      	mov	r2, r3
 8002020:	f7ff faae 	bl	8001580 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	4a8e      	ldr	r2, [pc, #568]	@ (8002264 <HAL_ADC_ConfigChannel+0x6b0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	f040 8130 	bne.w	8002290 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10b      	bne.n	8002058 <HAL_ADC_ConfigChannel+0x4a4>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0e9b      	lsrs	r3, r3, #26
 8002046:	3301      	adds	r3, #1
 8002048:	f003 031f 	and.w	r3, r3, #31
 800204c:	2b09      	cmp	r3, #9
 800204e:	bf94      	ite	ls
 8002050:	2301      	movls	r3, #1
 8002052:	2300      	movhi	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	e019      	b.n	800208c <HAL_ADC_ConfigChannel+0x4d8>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002060:	fa93 f3a3 	rbit	r3, r3
 8002064:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002068:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800206a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002070:	2320      	movs	r3, #32
 8002072:	e003      	b.n	800207c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	b2db      	uxtb	r3, r3
 800207c:	3301      	adds	r3, #1
 800207e:	f003 031f 	and.w	r3, r3, #31
 8002082:	2b09      	cmp	r3, #9
 8002084:	bf94      	ite	ls
 8002086:	2301      	movls	r3, #1
 8002088:	2300      	movhi	r3, #0
 800208a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800208c:	2b00      	cmp	r3, #0
 800208e:	d079      	beq.n	8002184 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002098:	2b00      	cmp	r3, #0
 800209a:	d107      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x4f8>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	0e9b      	lsrs	r3, r3, #26
 80020a2:	3301      	adds	r3, #1
 80020a4:	069b      	lsls	r3, r3, #26
 80020a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020aa:	e015      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x524>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020b4:	fa93 f3a3 	rbit	r3, r3
 80020b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80020ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020bc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80020be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80020c4:	2320      	movs	r3, #32
 80020c6:	e003      	b.n	80020d0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80020c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020ca:	fab3 f383 	clz	r3, r3
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	3301      	adds	r3, #1
 80020d2:	069b      	lsls	r3, r3, #26
 80020d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d109      	bne.n	80020f8 <HAL_ADC_ConfigChannel+0x544>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	0e9b      	lsrs	r3, r3, #26
 80020ea:	3301      	adds	r3, #1
 80020ec:	f003 031f 	and.w	r3, r3, #31
 80020f0:	2101      	movs	r1, #1
 80020f2:	fa01 f303 	lsl.w	r3, r1, r3
 80020f6:	e017      	b.n	8002128 <HAL_ADC_ConfigChannel+0x574>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002108:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800210a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002110:	2320      	movs	r3, #32
 8002112:	e003      	b.n	800211c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002116:	fab3 f383 	clz	r3, r3
 800211a:	b2db      	uxtb	r3, r3
 800211c:	3301      	adds	r3, #1
 800211e:	f003 031f 	and.w	r3, r3, #31
 8002122:	2101      	movs	r1, #1
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	ea42 0103 	orr.w	r1, r2, r3
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10a      	bne.n	800214e <HAL_ADC_ConfigChannel+0x59a>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	0e9b      	lsrs	r3, r3, #26
 800213e:	3301      	adds	r3, #1
 8002140:	f003 021f 	and.w	r2, r3, #31
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	051b      	lsls	r3, r3, #20
 800214c:	e018      	b.n	8002180 <HAL_ADC_ConfigChannel+0x5cc>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800215c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800215e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002166:	2320      	movs	r3, #32
 8002168:	e003      	b.n	8002172 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800216a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	3301      	adds	r3, #1
 8002174:	f003 021f 	and.w	r2, r3, #31
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002180:	430b      	orrs	r3, r1
 8002182:	e080      	b.n	8002286 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800218c:	2b00      	cmp	r3, #0
 800218e:	d107      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x5ec>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	0e9b      	lsrs	r3, r3, #26
 8002196:	3301      	adds	r3, #1
 8002198:	069b      	lsls	r3, r3, #26
 800219a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800219e:	e015      	b.n	80021cc <HAL_ADC_ConfigChannel+0x618>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a8:	fa93 f3a3 	rbit	r3, r3
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80021b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80021b8:	2320      	movs	r3, #32
 80021ba:	e003      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80021bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021be:	fab3 f383 	clz	r3, r3
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	069b      	lsls	r3, r3, #26
 80021c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d109      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x638>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	0e9b      	lsrs	r3, r3, #26
 80021de:	3301      	adds	r3, #1
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	e017      	b.n	800221c <HAL_ADC_ConfigChannel+0x668>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	61bb      	str	r3, [r7, #24]
  return result;
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002204:	2320      	movs	r3, #32
 8002206:	e003      	b.n	8002210 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002208:	6a3b      	ldr	r3, [r7, #32]
 800220a:	fab3 f383 	clz	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3301      	adds	r3, #1
 8002212:	f003 031f 	and.w	r3, r3, #31
 8002216:	2101      	movs	r1, #1
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	ea42 0103 	orr.w	r1, r2, r3
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10d      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x694>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	0e9b      	lsrs	r3, r3, #26
 8002232:	3301      	adds	r3, #1
 8002234:	f003 021f 	and.w	r2, r3, #31
 8002238:	4613      	mov	r3, r2
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	4413      	add	r3, r2
 800223e:	3b1e      	subs	r3, #30
 8002240:	051b      	lsls	r3, r3, #20
 8002242:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002246:	e01d      	b.n	8002284 <HAL_ADC_ConfigChannel+0x6d0>
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	60fb      	str	r3, [r7, #12]
  return result;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d103      	bne.n	8002268 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002260:	2320      	movs	r3, #32
 8002262:	e005      	b.n	8002270 <HAL_ADC_ConfigChannel+0x6bc>
 8002264:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fab3 f383 	clz	r3, r3
 800226e:	b2db      	uxtb	r3, r3
 8002270:	3301      	adds	r3, #1
 8002272:	f003 021f 	and.w	r2, r3, #31
 8002276:	4613      	mov	r3, r2
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	4413      	add	r3, r2
 800227c:	3b1e      	subs	r3, #30
 800227e:	051b      	lsls	r3, r3, #20
 8002280:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002284:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800228a:	4619      	mov	r1, r3
 800228c:	f7ff f94d 	bl	800152a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b3d      	ldr	r3, [pc, #244]	@ (800238c <HAL_ADC_ConfigChannel+0x7d8>)
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d06c      	beq.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800229c:	483c      	ldr	r0, [pc, #240]	@ (8002390 <HAL_ADC_ConfigChannel+0x7dc>)
 800229e:	f7ff f88f 	bl	80013c0 <LL_ADC_GetCommonPathInternalCh>
 80022a2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002394 <HAL_ADC_ConfigChannel+0x7e0>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d127      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80022b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d121      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a35      	ldr	r2, [pc, #212]	@ (8002398 <HAL_ADC_ConfigChannel+0x7e4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d157      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80022ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022ce:	4619      	mov	r1, r3
 80022d0:	482f      	ldr	r0, [pc, #188]	@ (8002390 <HAL_ADC_ConfigChannel+0x7dc>)
 80022d2:	f7ff f862 	bl	800139a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022d6:	4b31      	ldr	r3, [pc, #196]	@ (800239c <HAL_ADC_ConfigChannel+0x7e8>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	099b      	lsrs	r3, r3, #6
 80022dc:	4a30      	ldr	r2, [pc, #192]	@ (80023a0 <HAL_ADC_ConfigChannel+0x7ec>)
 80022de:	fba2 2303 	umull	r2, r3, r2, r3
 80022e2:	099b      	lsrs	r3, r3, #6
 80022e4:	1c5a      	adds	r2, r3, #1
 80022e6:	4613      	mov	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80022f0:	e002      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f9      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022fe:	e03a      	b.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a27      	ldr	r2, [pc, #156]	@ (80023a4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d113      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800230a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800230e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10d      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a1f      	ldr	r2, [pc, #124]	@ (8002398 <HAL_ADC_ConfigChannel+0x7e4>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d12a      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002320:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002324:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002328:	4619      	mov	r1, r3
 800232a:	4819      	ldr	r0, [pc, #100]	@ (8002390 <HAL_ADC_ConfigChannel+0x7dc>)
 800232c:	f7ff f835 	bl	800139a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002330:	e021      	b.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a1c      	ldr	r2, [pc, #112]	@ (80023a8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d11c      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800233c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002340:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d116      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <HAL_ADC_ConfigChannel+0x7e4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d111      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002352:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002356:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800235a:	4619      	mov	r1, r3
 800235c:	480c      	ldr	r0, [pc, #48]	@ (8002390 <HAL_ADC_ConfigChannel+0x7dc>)
 800235e:	f7ff f81c 	bl	800139a <LL_ADC_SetCommonPathInternalCh>
 8002362:	e008      	b.n	8002376 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002368:	f043 0220 	orr.w	r2, r3, #32
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800237e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002382:	4618      	mov	r0, r3
 8002384:	37d8      	adds	r7, #216	@ 0xd8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	80080000 	.word	0x80080000
 8002390:	50040300 	.word	0x50040300
 8002394:	c7520000 	.word	0xc7520000
 8002398:	50040000 	.word	0x50040000
 800239c:	20040000 	.word	0x20040000
 80023a0:	053e2d63 	.word	0x053e2d63
 80023a4:	cb840000 	.word	0xcb840000
 80023a8:	80000001 	.word	0x80000001

080023ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff f965 	bl	800168c <LL_ADC_IsEnabled>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d169      	bne.n	800249c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	4b36      	ldr	r3, [pc, #216]	@ (80024a8 <ADC_Enable+0xfc>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00d      	beq.n	80023f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023da:	f043 0210 	orr.w	r2, r3, #16
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e055      	b.n	800249e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff f934 	bl	8001664 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80023fc:	482b      	ldr	r0, [pc, #172]	@ (80024ac <ADC_Enable+0x100>)
 80023fe:	f7fe ffdf 	bl	80013c0 <LL_ADC_GetCommonPathInternalCh>
 8002402:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002408:	2b00      	cmp	r3, #0
 800240a:	d013      	beq.n	8002434 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800240c:	4b28      	ldr	r3, [pc, #160]	@ (80024b0 <ADC_Enable+0x104>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	099b      	lsrs	r3, r3, #6
 8002412:	4a28      	ldr	r2, [pc, #160]	@ (80024b4 <ADC_Enable+0x108>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	099b      	lsrs	r3, r3, #6
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002426:	e002      	b.n	800242e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	3b01      	subs	r3, #1
 800242c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f9      	bne.n	8002428 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002434:	f7fe ff6e 	bl	8001314 <HAL_GetTick>
 8002438:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800243a:	e028      	b.n	800248e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff f923 	bl	800168c <LL_ADC_IsEnabled>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d104      	bne.n	8002456 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff f907 	bl	8001664 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002456:	f7fe ff5d 	bl	8001314 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d914      	bls.n	800248e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b01      	cmp	r3, #1
 8002470:	d00d      	beq.n	800248e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002476:	f043 0210 	orr.w	r2, r3, #16
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002482:	f043 0201 	orr.w	r2, r3, #1
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e007      	b.n	800249e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b01      	cmp	r3, #1
 800249a:	d1cf      	bne.n	800243c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	8000003f 	.word	0x8000003f
 80024ac:	50040300 	.word	0x50040300
 80024b0:	20040000 	.word	0x20040000
 80024b4:	053e2d63 	.word	0x053e2d63

080024b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ea:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	60d3      	str	r3, [r2, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <__NVIC_GetPriorityGrouping+0x18>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f003 0307 	and.w	r3, r3, #7
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	2b00      	cmp	r3, #0
 800252c:	db0b      	blt.n	8002546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	f003 021f 	and.w	r2, r3, #31
 8002534:	4907      	ldr	r1, [pc, #28]	@ (8002554 <__NVIC_EnableIRQ+0x38>)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	095b      	lsrs	r3, r3, #5
 800253c:	2001      	movs	r0, #1
 800253e:	fa00 f202 	lsl.w	r2, r0, r2
 8002542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000e100 	.word	0xe000e100

08002558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	db0a      	blt.n	8002582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	b2da      	uxtb	r2, r3
 8002570:	490c      	ldr	r1, [pc, #48]	@ (80025a4 <__NVIC_SetPriority+0x4c>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	440b      	add	r3, r1
 800257c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002580:	e00a      	b.n	8002598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4908      	ldr	r1, [pc, #32]	@ (80025a8 <__NVIC_SetPriority+0x50>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3b04      	subs	r3, #4
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	440b      	add	r3, r1
 8002596:	761a      	strb	r2, [r3, #24]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000e100 	.word	0xe000e100
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b089      	sub	sp, #36	@ 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f1c3 0307 	rsb	r3, r3, #7
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	bf28      	it	cs
 80025ca:	2304      	movcs	r3, #4
 80025cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2b06      	cmp	r3, #6
 80025d4:	d902      	bls.n	80025dc <NVIC_EncodePriority+0x30>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3b03      	subs	r3, #3
 80025da:	e000      	b.n	80025de <NVIC_EncodePriority+0x32>
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	401a      	ands	r2, r3
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	43d9      	mvns	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	4313      	orrs	r3, r2
         );
}
 8002606:	4618      	mov	r0, r3
 8002608:	3724      	adds	r7, #36	@ 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002624:	d301      	bcc.n	800262a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002626:	2301      	movs	r3, #1
 8002628:	e00f      	b.n	800264a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800262a:	4a0a      	ldr	r2, [pc, #40]	@ (8002654 <SysTick_Config+0x40>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002632:	210f      	movs	r1, #15
 8002634:	f04f 30ff 	mov.w	r0, #4294967295
 8002638:	f7ff ff8e 	bl	8002558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800263c:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <SysTick_Config+0x40>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002642:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <SysTick_Config+0x40>)
 8002644:	2207      	movs	r2, #7
 8002646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	e000e010 	.word	0xe000e010

08002658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff29 	bl	80024b8 <__NVIC_SetPriorityGrouping>
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	4603      	mov	r3, r0
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002680:	f7ff ff3e 	bl	8002500 <__NVIC_GetPriorityGrouping>
 8002684:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	6978      	ldr	r0, [r7, #20]
 800268c:	f7ff ff8e 	bl	80025ac <NVIC_EncodePriority>
 8002690:	4602      	mov	r2, r0
 8002692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff5d 	bl	8002558 <__NVIC_SetPriority>
}
 800269e:	bf00      	nop
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff31 	bl	800251c <__NVIC_EnableIRQ>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff ffa2 	bl	8002614 <SysTick_Config>
 80026d0:	4603      	mov	r3, r0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e08d      	b.n	800280a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_DMA_Init+0x138>)
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d80f      	bhi.n	800271a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b45      	ldr	r3, [pc, #276]	@ (8002818 <HAL_DMA_Init+0x13c>)
 8002702:	4413      	add	r3, r2
 8002704:	4a45      	ldr	r2, [pc, #276]	@ (800281c <HAL_DMA_Init+0x140>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	009a      	lsls	r2, r3, #2
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a42      	ldr	r2, [pc, #264]	@ (8002820 <HAL_DMA_Init+0x144>)
 8002716:	641a      	str	r2, [r3, #64]	@ 0x40
 8002718:	e00e      	b.n	8002738 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	4b40      	ldr	r3, [pc, #256]	@ (8002824 <HAL_DMA_Init+0x148>)
 8002722:	4413      	add	r3, r2
 8002724:	4a3d      	ldr	r2, [pc, #244]	@ (800281c <HAL_DMA_Init+0x140>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	009a      	lsls	r2, r3, #2
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a3c      	ldr	r2, [pc, #240]	@ (8002828 <HAL_DMA_Init+0x14c>)
 8002736:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2202      	movs	r2, #2
 800273c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800274e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002752:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800275c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 fa16 	bl	8002bbc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002798:	d102      	bne.n	80027a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027a8:	b2d2      	uxtb	r2, r2
 80027aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d010      	beq.n	80027e0 <HAL_DMA_Init+0x104>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	d80c      	bhi.n	80027e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 fa36 	bl	8002c38 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	e008      	b.n	80027f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40020407 	.word	0x40020407
 8002818:	bffdfff8 	.word	0xbffdfff8
 800281c:	cccccccd 	.word	0xcccccccd
 8002820:	40020000 	.word	0x40020000
 8002824:	bffdfbf8 	.word	0xbffdfbf8
 8002828:	40020400 	.word	0x40020400

0800282c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
 8002838:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800283a:	2300      	movs	r3, #0
 800283c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_DMA_Start_IT+0x20>
 8002848:	2302      	movs	r3, #2
 800284a:	e066      	b.n	800291a <HAL_DMA_Start_IT+0xee>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	d155      	bne.n	800290c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0201 	bic.w	r2, r2, #1
 800287c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f95a 	bl	8002b3e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 020e 	orr.w	r2, r2, #14
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	e00f      	b.n	80028c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0204 	bic.w	r2, r2, #4
 80028b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 020a 	orr.w	r2, r2, #10
 80028c2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d007      	beq.n	80028e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028f8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f042 0201 	orr.w	r2, r2, #1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e005      	b.n	8002918 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002914:	2302      	movs	r3, #2
 8002916:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002918:	7dfb      	ldrb	r3, [r7, #23]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b084      	sub	sp, #16
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d005      	beq.n	8002946 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2204      	movs	r2, #4
 800293e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	73fb      	strb	r3, [r7, #15]
 8002944:	e047      	b.n	80029d6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 020e 	bic.w	r2, r2, #14
 8002954:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002970:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002974:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	f003 021c 	and.w	r2, r3, #28
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	2101      	movs	r1, #1
 8002984:	fa01 f202 	lsl.w	r2, r1, r2
 8002988:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002992:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00c      	beq.n	80029b6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029b4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	4798      	blx	r3
    }
  }
  return status;
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fc:	f003 031c 	and.w	r3, r3, #28
 8002a00:	2204      	movs	r2, #4
 8002a02:	409a      	lsls	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d026      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x7a>
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d021      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d107      	bne.n	8002a34 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0204 	bic.w	r2, r2, #4
 8002a32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a38:	f003 021c 	and.w	r2, r3, #28
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	2104      	movs	r1, #4
 8002a42:	fa01 f202 	lsl.w	r2, r1, r2
 8002a46:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d071      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a58:	e06c      	b.n	8002b34 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	f003 031c 	and.w	r3, r3, #28
 8002a62:	2202      	movs	r2, #2
 8002a64:	409a      	lsls	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d02e      	beq.n	8002acc <HAL_DMA_IRQHandler+0xec>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d029      	beq.n	8002acc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0320 	and.w	r3, r3, #32
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10b      	bne.n	8002a9e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 020a 	bic.w	r2, r2, #10
 8002a94:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	f003 021c 	and.w	r2, r3, #28
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2102      	movs	r1, #2
 8002aac:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d038      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002aca:	e033      	b.n	8002b34 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	f003 031c 	and.w	r3, r3, #28
 8002ad4:	2208      	movs	r2, #8
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d02a      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x156>
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d025      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 020e 	bic.w	r2, r2, #14
 8002af8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afe:	f003 021c 	and.w	r2, r3, #28
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	2101      	movs	r1, #1
 8002b08:	fa01 f202 	lsl.w	r2, r1, r2
 8002b0c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d004      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
}
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b085      	sub	sp, #20
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b54:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d004      	beq.n	8002b68 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b66:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	f003 021c 	and.w	r2, r3, #28
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b10      	cmp	r3, #16
 8002b8a:	d108      	bne.n	8002b9e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b9c:	e007      	b.n	8002bae <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	60da      	str	r2, [r3, #12]
}
 8002bae:	bf00      	nop
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b17      	ldr	r3, [pc, #92]	@ (8002c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d80a      	bhi.n	8002be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bdc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6493      	str	r3, [r2, #72]	@ 0x48
 8002be4:	e007      	b.n	8002bf6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bea:	089b      	lsrs	r3, r3, #2
 8002bec:	009a      	lsls	r2, r3, #2
 8002bee:	4b0f      	ldr	r3, [pc, #60]	@ (8002c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002bf0:	4413      	add	r3, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3b08      	subs	r3, #8
 8002bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8002c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002c00:	fba2 2303 	umull	r2, r3, r2, r3
 8002c04:	091b      	lsrs	r3, r3, #4
 8002c06:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f003 031f 	and.w	r3, r3, #31
 8002c14:	2201      	movs	r2, #1
 8002c16:	409a      	lsls	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	40020407 	.word	0x40020407
 8002c2c:	4002081c 	.word	0x4002081c
 8002c30:	cccccccd 	.word	0xcccccccd
 8002c34:	40020880 	.word	0x40020880

08002c38 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	461a      	mov	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a08      	ldr	r2, [pc, #32]	@ (8002c7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002c5a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	2201      	movs	r2, #1
 8002c66:	409a      	lsls	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002c6c:	bf00      	nop
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	1000823f 	.word	0x1000823f
 8002c7c:	40020940 	.word	0x40020940

08002c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c8e:	e166      	b.n	8002f5e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	2101      	movs	r1, #1
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 8158 	beq.w	8002f58 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 0303 	and.w	r3, r3, #3
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d005      	beq.n	8002cc0 <HAL_GPIO_Init+0x40>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f003 0303 	and.w	r3, r3, #3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d130      	bne.n	8002d22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	2203      	movs	r2, #3
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4013      	ands	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	091b      	lsrs	r3, r3, #4
 8002d0c:	f003 0201 	and.w	r2, r3, #1
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d017      	beq.n	8002d5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	2203      	movs	r2, #3
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4013      	ands	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 0303 	and.w	r3, r3, #3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d123      	bne.n	8002db2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	08da      	lsrs	r2, r3, #3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3208      	adds	r2, #8
 8002d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	220f      	movs	r2, #15
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	691a      	ldr	r2, [r3, #16]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	08da      	lsrs	r2, r3, #3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3208      	adds	r2, #8
 8002dac:	6939      	ldr	r1, [r7, #16]
 8002dae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0203 	and.w	r2, r3, #3
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f000 80b2 	beq.w	8002f58 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df4:	4b61      	ldr	r3, [pc, #388]	@ (8002f7c <HAL_GPIO_Init+0x2fc>)
 8002df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df8:	4a60      	ldr	r2, [pc, #384]	@ (8002f7c <HAL_GPIO_Init+0x2fc>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e00:	4b5e      	ldr	r3, [pc, #376]	@ (8002f7c <HAL_GPIO_Init+0x2fc>)
 8002e02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e0c:	4a5c      	ldr	r2, [pc, #368]	@ (8002f80 <HAL_GPIO_Init+0x300>)
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	089b      	lsrs	r3, r3, #2
 8002e12:	3302      	adds	r3, #2
 8002e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	220f      	movs	r2, #15
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e36:	d02b      	beq.n	8002e90 <HAL_GPIO_Init+0x210>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a52      	ldr	r2, [pc, #328]	@ (8002f84 <HAL_GPIO_Init+0x304>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d025      	beq.n	8002e8c <HAL_GPIO_Init+0x20c>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a51      	ldr	r2, [pc, #324]	@ (8002f88 <HAL_GPIO_Init+0x308>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d01f      	beq.n	8002e88 <HAL_GPIO_Init+0x208>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a50      	ldr	r2, [pc, #320]	@ (8002f8c <HAL_GPIO_Init+0x30c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d019      	beq.n	8002e84 <HAL_GPIO_Init+0x204>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a4f      	ldr	r2, [pc, #316]	@ (8002f90 <HAL_GPIO_Init+0x310>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d013      	beq.n	8002e80 <HAL_GPIO_Init+0x200>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a4e      	ldr	r2, [pc, #312]	@ (8002f94 <HAL_GPIO_Init+0x314>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00d      	beq.n	8002e7c <HAL_GPIO_Init+0x1fc>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a4d      	ldr	r2, [pc, #308]	@ (8002f98 <HAL_GPIO_Init+0x318>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d007      	beq.n	8002e78 <HAL_GPIO_Init+0x1f8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a4c      	ldr	r2, [pc, #304]	@ (8002f9c <HAL_GPIO_Init+0x31c>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d101      	bne.n	8002e74 <HAL_GPIO_Init+0x1f4>
 8002e70:	2307      	movs	r3, #7
 8002e72:	e00e      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e74:	2308      	movs	r3, #8
 8002e76:	e00c      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e78:	2306      	movs	r3, #6
 8002e7a:	e00a      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e7c:	2305      	movs	r3, #5
 8002e7e:	e008      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e80:	2304      	movs	r3, #4
 8002e82:	e006      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e84:	2303      	movs	r3, #3
 8002e86:	e004      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e88:	2302      	movs	r3, #2
 8002e8a:	e002      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e90:	2300      	movs	r3, #0
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	f002 0203 	and.w	r2, r2, #3
 8002e98:	0092      	lsls	r2, r2, #2
 8002e9a:	4093      	lsls	r3, r2
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ea2:	4937      	ldr	r1, [pc, #220]	@ (8002f80 <HAL_GPIO_Init+0x300>)
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	3302      	adds	r3, #2
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ed4:	4a32      	ldr	r2, [pc, #200]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002eda:	4b31      	ldr	r3, [pc, #196]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002efe:	4a28      	ldr	r2, [pc, #160]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f04:	4b26      	ldr	r3, [pc, #152]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4013      	ands	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d003      	beq.n	8002f28 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f28:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	43db      	mvns	r3, r3
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f52:	4a13      	ldr	r2, [pc, #76]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	fa22 f303 	lsr.w	r3, r2, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f47f ae91 	bne.w	8002c90 <HAL_GPIO_Init+0x10>
  }
}
 8002f6e:	bf00      	nop
 8002f70:	bf00      	nop
 8002f72:	371c      	adds	r7, #28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40010000 	.word	0x40010000
 8002f84:	48000400 	.word	0x48000400
 8002f88:	48000800 	.word	0x48000800
 8002f8c:	48000c00 	.word	0x48000c00
 8002f90:	48001000 	.word	0x48001000
 8002f94:	48001400 	.word	0x48001400
 8002f98:	48001800 	.word	0x48001800
 8002f9c:	48001c00 	.word	0x48001c00
 8002fa0:	40010400 	.word	0x40010400

08002fa4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb4:	d102      	bne.n	8002fbc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002fb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fba:	e00b      	b.n	8002fd4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002fbc:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fca:	d102      	bne.n	8002fd2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fd0:	e000      	b.n	8002fd4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002fd2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	40007000 	.word	0x40007000

08002fe4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d141      	bne.n	8003076 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ff2:	4b4b      	ldr	r3, [pc, #300]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ffe:	d131      	bne.n	8003064 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003000:	4b47      	ldr	r3, [pc, #284]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003006:	4a46      	ldr	r2, [pc, #280]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800300c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003010:	4b43      	ldr	r3, [pc, #268]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003018:	4a41      	ldr	r2, [pc, #260]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800301a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800301e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003020:	4b40      	ldr	r3, [pc, #256]	@ (8003124 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2232      	movs	r2, #50	@ 0x32
 8003026:	fb02 f303 	mul.w	r3, r2, r3
 800302a:	4a3f      	ldr	r2, [pc, #252]	@ (8003128 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800302c:	fba2 2303 	umull	r2, r3, r2, r3
 8003030:	0c9b      	lsrs	r3, r3, #18
 8003032:	3301      	adds	r3, #1
 8003034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003036:	e002      	b.n	800303e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	3b01      	subs	r3, #1
 800303c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800303e:	4b38      	ldr	r3, [pc, #224]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304a:	d102      	bne.n	8003052 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f2      	bne.n	8003038 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003052:	4b33      	ldr	r3, [pc, #204]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305e:	d158      	bne.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e057      	b.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003064:	4b2e      	ldr	r3, [pc, #184]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800306a:	4a2d      	ldr	r2, [pc, #180]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800306c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003070:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003074:	e04d      	b.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307c:	d141      	bne.n	8003102 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800307e:	4b28      	ldr	r3, [pc, #160]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800308a:	d131      	bne.n	80030f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800308c:	4b24      	ldr	r3, [pc, #144]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003092:	4a23      	ldr	r2, [pc, #140]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003098:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800309c:	4b20      	ldr	r3, [pc, #128]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80030ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003124 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2232      	movs	r2, #50	@ 0x32
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003128 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030b8:	fba2 2303 	umull	r2, r3, r2, r3
 80030bc:	0c9b      	lsrs	r3, r3, #18
 80030be:	3301      	adds	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030c2:	e002      	b.n	80030ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030ca:	4b15      	ldr	r3, [pc, #84]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030d6:	d102      	bne.n	80030de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f2      	bne.n	80030c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030de:	4b10      	ldr	r3, [pc, #64]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ea:	d112      	bne.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e011      	b.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003100:	e007      	b.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003102:	4b07      	ldr	r3, [pc, #28]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800310a:	4a05      	ldr	r2, [pc, #20]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800310c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003110:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	40007000 	.word	0x40007000
 8003124:	20040000 	.word	0x20040000
 8003128:	431bde83 	.word	0x431bde83

0800312c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003130:	4b05      	ldr	r3, [pc, #20]	@ (8003148 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4a04      	ldr	r2, [pc, #16]	@ (8003148 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003136:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800313a:	6053      	str	r3, [r2, #4]
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40007000 	.word	0x40007000

0800314c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d102      	bne.n	8003160 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	f000 bc08 	b.w	8003970 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003160:	4b96      	ldr	r3, [pc, #600]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 030c 	and.w	r3, r3, #12
 8003168:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800316a:	4b94      	ldr	r3, [pc, #592]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0310 	and.w	r3, r3, #16
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 80e4 	beq.w	800334a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d007      	beq.n	8003198 <HAL_RCC_OscConfig+0x4c>
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	2b0c      	cmp	r3, #12
 800318c:	f040 808b 	bne.w	80032a6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2b01      	cmp	r3, #1
 8003194:	f040 8087 	bne.w	80032a6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003198:	4b88      	ldr	r3, [pc, #544]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_OscConfig+0x64>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e3df      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a1a      	ldr	r2, [r3, #32]
 80031b4:	4b81      	ldr	r3, [pc, #516]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d004      	beq.n	80031ca <HAL_RCC_OscConfig+0x7e>
 80031c0:	4b7e      	ldr	r3, [pc, #504]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031c8:	e005      	b.n	80031d6 <HAL_RCC_OscConfig+0x8a>
 80031ca:	4b7c      	ldr	r3, [pc, #496]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d223      	bcs.n	8003222 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fd94 	bl	8003d0c <RCC_SetFlashLatencyFromMSIRange>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e3c0      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031ee:	4b73      	ldr	r3, [pc, #460]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a72      	ldr	r2, [pc, #456]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031f4:	f043 0308 	orr.w	r3, r3, #8
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	4b70      	ldr	r3, [pc, #448]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	496d      	ldr	r1, [pc, #436]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003208:	4313      	orrs	r3, r2
 800320a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800320c:	4b6b      	ldr	r3, [pc, #428]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	021b      	lsls	r3, r3, #8
 800321a:	4968      	ldr	r1, [pc, #416]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]
 8003220:	e025      	b.n	800326e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003222:	4b66      	ldr	r3, [pc, #408]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a65      	ldr	r2, [pc, #404]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003228:	f043 0308 	orr.w	r3, r3, #8
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	4b63      	ldr	r3, [pc, #396]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	4960      	ldr	r1, [pc, #384]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800323c:	4313      	orrs	r3, r2
 800323e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003240:	4b5e      	ldr	r3, [pc, #376]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	021b      	lsls	r3, r3, #8
 800324e:	495b      	ldr	r1, [pc, #364]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4618      	mov	r0, r3
 8003260:	f000 fd54 	bl	8003d0c <RCC_SetFlashLatencyFromMSIRange>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e380      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800326e:	f000 fcc1 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003272:	4602      	mov	r2, r0
 8003274:	4b51      	ldr	r3, [pc, #324]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	091b      	lsrs	r3, r3, #4
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	4950      	ldr	r1, [pc, #320]	@ (80033c0 <HAL_RCC_OscConfig+0x274>)
 8003280:	5ccb      	ldrb	r3, [r1, r3]
 8003282:	f003 031f 	and.w	r3, r3, #31
 8003286:	fa22 f303 	lsr.w	r3, r2, r3
 800328a:	4a4e      	ldr	r2, [pc, #312]	@ (80033c4 <HAL_RCC_OscConfig+0x278>)
 800328c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800328e:	4b4e      	ldr	r3, [pc, #312]	@ (80033c8 <HAL_RCC_OscConfig+0x27c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd ffee 	bl	8001274 <HAL_InitTick>
 8003298:	4603      	mov	r3, r0
 800329a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800329c:	7bfb      	ldrb	r3, [r7, #15]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d052      	beq.n	8003348 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	e364      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d032      	beq.n	8003314 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032ae:	4b43      	ldr	r3, [pc, #268]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a42      	ldr	r2, [pc, #264]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032ba:	f7fe f82b 	bl	8001314 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032c2:	f7fe f827 	bl	8001314 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e34d      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032d4:	4b39      	ldr	r3, [pc, #228]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0f0      	beq.n	80032c2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032e0:	4b36      	ldr	r3, [pc, #216]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a35      	ldr	r2, [pc, #212]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032e6:	f043 0308 	orr.w	r3, r3, #8
 80032ea:	6013      	str	r3, [r2, #0]
 80032ec:	4b33      	ldr	r3, [pc, #204]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	4930      	ldr	r1, [pc, #192]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032fe:	4b2f      	ldr	r3, [pc, #188]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	021b      	lsls	r3, r3, #8
 800330c:	492b      	ldr	r1, [pc, #172]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800330e:	4313      	orrs	r3, r2
 8003310:	604b      	str	r3, [r1, #4]
 8003312:	e01a      	b.n	800334a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003314:	4b29      	ldr	r3, [pc, #164]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a28      	ldr	r2, [pc, #160]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800331a:	f023 0301 	bic.w	r3, r3, #1
 800331e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003320:	f7fd fff8 	bl	8001314 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003328:	f7fd fff4 	bl	8001314 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e31a      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800333a:	4b20      	ldr	r3, [pc, #128]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x1dc>
 8003346:	e000      	b.n	800334a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003348:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d073      	beq.n	800343e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	2b08      	cmp	r3, #8
 800335a:	d005      	beq.n	8003368 <HAL_RCC_OscConfig+0x21c>
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	2b0c      	cmp	r3, #12
 8003360:	d10e      	bne.n	8003380 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d10b      	bne.n	8003380 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003368:	4b14      	ldr	r3, [pc, #80]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d063      	beq.n	800343c <HAL_RCC_OscConfig+0x2f0>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d15f      	bne.n	800343c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e2f7      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003388:	d106      	bne.n	8003398 <HAL_RCC_OscConfig+0x24c>
 800338a:	4b0c      	ldr	r3, [pc, #48]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a0b      	ldr	r2, [pc, #44]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	e025      	b.n	80033e4 <HAL_RCC_OscConfig+0x298>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033a0:	d114      	bne.n	80033cc <HAL_RCC_OscConfig+0x280>
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a05      	ldr	r2, [pc, #20]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80033a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	4b03      	ldr	r3, [pc, #12]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a02      	ldr	r2, [pc, #8]	@ (80033bc <HAL_RCC_OscConfig+0x270>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e013      	b.n	80033e4 <HAL_RCC_OscConfig+0x298>
 80033bc:	40021000 	.word	0x40021000
 80033c0:	080063a0 	.word	0x080063a0
 80033c4:	20040000 	.word	0x20040000
 80033c8:	20040004 	.word	0x20040004
 80033cc:	4ba0      	ldr	r3, [pc, #640]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a9f      	ldr	r2, [pc, #636]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80033d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	4b9d      	ldr	r3, [pc, #628]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a9c      	ldr	r2, [pc, #624]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80033de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d013      	beq.n	8003414 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ec:	f7fd ff92 	bl	8001314 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033f4:	f7fd ff8e 	bl	8001314 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b64      	cmp	r3, #100	@ 0x64
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e2b4      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003406:	4b92      	ldr	r3, [pc, #584]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0x2a8>
 8003412:	e014      	b.n	800343e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003414:	f7fd ff7e 	bl	8001314 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800341c:	f7fd ff7a 	bl	8001314 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b64      	cmp	r3, #100	@ 0x64
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e2a0      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800342e:	4b88      	ldr	r3, [pc, #544]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x2d0>
 800343a:	e000      	b.n	800343e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800343c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d060      	beq.n	800350c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	2b04      	cmp	r3, #4
 800344e:	d005      	beq.n	800345c <HAL_RCC_OscConfig+0x310>
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	2b0c      	cmp	r3, #12
 8003454:	d119      	bne.n	800348a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d116      	bne.n	800348a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800345c:	4b7c      	ldr	r3, [pc, #496]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_RCC_OscConfig+0x328>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e27d      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003474:	4b76      	ldr	r3, [pc, #472]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	061b      	lsls	r3, r3, #24
 8003482:	4973      	ldr	r1, [pc, #460]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003484:	4313      	orrs	r3, r2
 8003486:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003488:	e040      	b.n	800350c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d023      	beq.n	80034da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003492:	4b6f      	ldr	r3, [pc, #444]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a6e      	ldr	r2, [pc, #440]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800349c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349e:	f7fd ff39 	bl	8001314 <HAL_GetTick>
 80034a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034a4:	e008      	b.n	80034b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a6:	f7fd ff35 	bl	8001314 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e25b      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b8:	4b65      	ldr	r3, [pc, #404]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d0f0      	beq.n	80034a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c4:	4b62      	ldr	r3, [pc, #392]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	061b      	lsls	r3, r3, #24
 80034d2:	495f      	ldr	r1, [pc, #380]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
 80034d8:	e018      	b.n	800350c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034da:	4b5d      	ldr	r3, [pc, #372]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a5c      	ldr	r2, [pc, #368]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80034e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e6:	f7fd ff15 	bl	8001314 <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ee:	f7fd ff11 	bl	8001314 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e237      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003500:	4b53      	ldr	r3, [pc, #332]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f0      	bne.n	80034ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d03c      	beq.n	8003592 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d01c      	beq.n	800355a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003520:	4b4b      	ldr	r3, [pc, #300]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003522:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003526:	4a4a      	ldr	r2, [pc, #296]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003530:	f7fd fef0 	bl	8001314 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003538:	f7fd feec 	bl	8001314 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e212      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800354a:	4b41      	ldr	r3, [pc, #260]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800354c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0ef      	beq.n	8003538 <HAL_RCC_OscConfig+0x3ec>
 8003558:	e01b      	b.n	8003592 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800355a:	4b3d      	ldr	r3, [pc, #244]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800355c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003560:	4a3b      	ldr	r2, [pc, #236]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003562:	f023 0301 	bic.w	r3, r3, #1
 8003566:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800356a:	f7fd fed3 	bl	8001314 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003572:	f7fd fecf 	bl	8001314 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e1f5      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003584:	4b32      	ldr	r3, [pc, #200]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1ef      	bne.n	8003572 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 80a6 	beq.w	80036ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035a0:	2300      	movs	r3, #0
 80035a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80035a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b0:	4b27      	ldr	r3, [pc, #156]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	4a26      	ldr	r2, [pc, #152]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80035b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80035bc:	4b24      	ldr	r3, [pc, #144]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 80035be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035c8:	2301      	movs	r3, #1
 80035ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035cc:	4b21      	ldr	r3, [pc, #132]	@ (8003654 <HAL_RCC_OscConfig+0x508>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d118      	bne.n	800360a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003654 <HAL_RCC_OscConfig+0x508>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003654 <HAL_RCC_OscConfig+0x508>)
 80035de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e4:	f7fd fe96 	bl	8001314 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ec:	f7fd fe92 	bl	8001314 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e1b8      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035fe:	4b15      	ldr	r3, [pc, #84]	@ (8003654 <HAL_RCC_OscConfig+0x508>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d108      	bne.n	8003624 <HAL_RCC_OscConfig+0x4d8>
 8003612:	4b0f      	ldr	r3, [pc, #60]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003618:	4a0d      	ldr	r2, [pc, #52]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003622:	e029      	b.n	8003678 <HAL_RCC_OscConfig+0x52c>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b05      	cmp	r3, #5
 800362a:	d115      	bne.n	8003658 <HAL_RCC_OscConfig+0x50c>
 800362c:	4b08      	ldr	r3, [pc, #32]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003632:	4a07      	ldr	r2, [pc, #28]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003634:	f043 0304 	orr.w	r3, r3, #4
 8003638:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800363c:	4b04      	ldr	r3, [pc, #16]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 800363e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003642:	4a03      	ldr	r2, [pc, #12]	@ (8003650 <HAL_RCC_OscConfig+0x504>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800364c:	e014      	b.n	8003678 <HAL_RCC_OscConfig+0x52c>
 800364e:	bf00      	nop
 8003650:	40021000 	.word	0x40021000
 8003654:	40007000 	.word	0x40007000
 8003658:	4b9d      	ldr	r3, [pc, #628]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365e:	4a9c      	ldr	r2, [pc, #624]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003668:	4b99      	ldr	r3, [pc, #612]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	4a98      	ldr	r2, [pc, #608]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003670:	f023 0304 	bic.w	r3, r3, #4
 8003674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d016      	beq.n	80036ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003680:	f7fd fe48 	bl	8001314 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003686:	e00a      	b.n	800369e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003688:	f7fd fe44 	bl	8001314 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003696:	4293      	cmp	r3, r2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e168      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800369e:	4b8c      	ldr	r3, [pc, #560]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80036a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0ed      	beq.n	8003688 <HAL_RCC_OscConfig+0x53c>
 80036ac:	e015      	b.n	80036da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ae:	f7fd fe31 	bl	8001314 <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036b4:	e00a      	b.n	80036cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036b6:	f7fd fe2d 	bl	8001314 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e151      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036cc:	4b80      	ldr	r3, [pc, #512]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80036ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1ed      	bne.n	80036b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036da:	7ffb      	ldrb	r3, [r7, #31]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d105      	bne.n	80036ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036e0:	4b7b      	ldr	r3, [pc, #492]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	4a7a      	ldr	r2, [pc, #488]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80036e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d03c      	beq.n	8003772 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01c      	beq.n	800373a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003700:	4b73      	ldr	r3, [pc, #460]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003702:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003706:	4a72      	ldr	r2, [pc, #456]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003710:	f7fd fe00 	bl	8001314 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003718:	f7fd fdfc 	bl	8001314 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e122      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800372a:	4b69      	ldr	r3, [pc, #420]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800372c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ef      	beq.n	8003718 <HAL_RCC_OscConfig+0x5cc>
 8003738:	e01b      	b.n	8003772 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800373a:	4b65      	ldr	r3, [pc, #404]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800373c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003740:	4a63      	ldr	r2, [pc, #396]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003742:	f023 0301 	bic.w	r3, r3, #1
 8003746:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374a:	f7fd fde3 	bl	8001314 <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003752:	f7fd fddf 	bl	8001314 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e105      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003764:	4b5a      	ldr	r3, [pc, #360]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003766:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1ef      	bne.n	8003752 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80f9 	beq.w	800396e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003780:	2b02      	cmp	r3, #2
 8003782:	f040 80cf 	bne.w	8003924 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003786:	4b52      	ldr	r3, [pc, #328]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f003 0203 	and.w	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003796:	429a      	cmp	r2, r3
 8003798:	d12c      	bne.n	80037f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a4:	3b01      	subs	r3, #1
 80037a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d123      	bne.n	80037f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d11b      	bne.n	80037f4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d113      	bne.n	80037f4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d6:	085b      	lsrs	r3, r3, #1
 80037d8:	3b01      	subs	r3, #1
 80037da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037dc:	429a      	cmp	r2, r3
 80037de:	d109      	bne.n	80037f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	085b      	lsrs	r3, r3, #1
 80037ec:	3b01      	subs	r3, #1
 80037ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d071      	beq.n	80038d8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	2b0c      	cmp	r3, #12
 80037f8:	d068      	beq.n	80038cc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037fa:	4b35      	ldr	r3, [pc, #212]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d105      	bne.n	8003812 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003806:	4b32      	ldr	r3, [pc, #200]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0ac      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003816:	4b2e      	ldr	r3, [pc, #184]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a2d      	ldr	r2, [pc, #180]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800381c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003820:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003822:	f7fd fd77 	bl	8001314 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382a:	f7fd fd73 	bl	8001314 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e099      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800383c:	4b24      	ldr	r3, [pc, #144]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f0      	bne.n	800382a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003848:	4b21      	ldr	r3, [pc, #132]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	4b21      	ldr	r3, [pc, #132]	@ (80038d4 <HAL_RCC_OscConfig+0x788>)
 800384e:	4013      	ands	r3, r2
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003858:	3a01      	subs	r2, #1
 800385a:	0112      	lsls	r2, r2, #4
 800385c:	4311      	orrs	r1, r2
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003862:	0212      	lsls	r2, r2, #8
 8003864:	4311      	orrs	r1, r2
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800386a:	0852      	lsrs	r2, r2, #1
 800386c:	3a01      	subs	r2, #1
 800386e:	0552      	lsls	r2, r2, #21
 8003870:	4311      	orrs	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003876:	0852      	lsrs	r2, r2, #1
 8003878:	3a01      	subs	r2, #1
 800387a:	0652      	lsls	r2, r2, #25
 800387c:	4311      	orrs	r1, r2
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003882:	06d2      	lsls	r2, r2, #27
 8003884:	430a      	orrs	r2, r1
 8003886:	4912      	ldr	r1, [pc, #72]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003888:	4313      	orrs	r3, r2
 800388a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800388c:	4b10      	ldr	r3, [pc, #64]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a0f      	ldr	r2, [pc, #60]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 8003892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003896:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003898:	4b0d      	ldr	r3, [pc, #52]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	4a0c      	ldr	r2, [pc, #48]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 800389e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038a4:	f7fd fd36 	bl	8001314 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ac:	f7fd fd32 	bl	8001314 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e058      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038be:	4b04      	ldr	r3, [pc, #16]	@ (80038d0 <HAL_RCC_OscConfig+0x784>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0f0      	beq.n	80038ac <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038ca:	e050      	b.n	800396e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e04f      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
 80038d0:	40021000 	.word	0x40021000
 80038d4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d8:	4b27      	ldr	r3, [pc, #156]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d144      	bne.n	800396e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038e4:	4b24      	ldr	r3, [pc, #144]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a23      	ldr	r2, [pc, #140]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 80038ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038f0:	4b21      	ldr	r3, [pc, #132]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4a20      	ldr	r2, [pc, #128]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 80038f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038fc:	f7fd fd0a 	bl	8001314 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003904:	f7fd fd06 	bl	8001314 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e02c      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003916:	4b18      	ldr	r3, [pc, #96]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0f0      	beq.n	8003904 <HAL_RCC_OscConfig+0x7b8>
 8003922:	e024      	b.n	800396e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	2b0c      	cmp	r3, #12
 8003928:	d01f      	beq.n	800396a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800392a:	4b13      	ldr	r3, [pc, #76]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a12      	ldr	r2, [pc, #72]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 8003930:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003936:	f7fd fced 	bl	8001314 <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800393e:	f7fd fce9 	bl	8001314 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e00f      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003950:	4b09      	ldr	r3, [pc, #36]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f0      	bne.n	800393e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800395c:	4b06      	ldr	r3, [pc, #24]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	4905      	ldr	r1, [pc, #20]	@ (8003978 <HAL_RCC_OscConfig+0x82c>)
 8003962:	4b06      	ldr	r3, [pc, #24]	@ (800397c <HAL_RCC_OscConfig+0x830>)
 8003964:	4013      	ands	r3, r2
 8003966:	60cb      	str	r3, [r1, #12]
 8003968:	e001      	b.n	800396e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3720      	adds	r7, #32
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	feeefffc 	.word	0xfeeefffc

08003980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e11d      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003998:	4b90      	ldr	r3, [pc, #576]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d910      	bls.n	80039c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a6:	4b8d      	ldr	r3, [pc, #564]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f023 020f 	bic.w	r2, r3, #15
 80039ae:	498b      	ldr	r1, [pc, #556]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b6:	4b89      	ldr	r3, [pc, #548]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e105      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d010      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	4b81      	ldr	r3, [pc, #516]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d908      	bls.n	80039f6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e4:	4b7e      	ldr	r3, [pc, #504]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	497b      	ldr	r1, [pc, #492]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d079      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b03      	cmp	r3, #3
 8003a08:	d11e      	bne.n	8003a48 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a0a:	4b75      	ldr	r3, [pc, #468]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e0dc      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003a1a:	f000 f9d1 	bl	8003dc0 <RCC_GetSysClockFreqFromPLLSource>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4a70      	ldr	r2, [pc, #448]	@ (8003be4 <HAL_RCC_ClockConfig+0x264>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d946      	bls.n	8003ab4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003a26:	4b6e      	ldr	r3, [pc, #440]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d140      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a32:	4b6b      	ldr	r3, [pc, #428]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a3a:	4a69      	ldr	r2, [pc, #420]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a40:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	e035      	b.n	8003ab4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d107      	bne.n	8003a60 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a50:	4b63      	ldr	r3, [pc, #396]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d115      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0b9      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d107      	bne.n	8003a78 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a68:	4b5d      	ldr	r3, [pc, #372]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d109      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0ad      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a78:	4b59      	ldr	r3, [pc, #356]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0a5      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003a88:	f000 f8b4 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4a55      	ldr	r2, [pc, #340]	@ (8003be4 <HAL_RCC_ClockConfig+0x264>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d90f      	bls.n	8003ab4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003a94:	4b52      	ldr	r3, [pc, #328]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003aa0:	4b4f      	ldr	r3, [pc, #316]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003aa8:	4a4d      	ldr	r2, [pc, #308]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003aae:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ab0:	2380      	movs	r3, #128	@ 0x80
 8003ab2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ab4:	4b4a      	ldr	r3, [pc, #296]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f023 0203 	bic.w	r2, r3, #3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	4947      	ldr	r1, [pc, #284]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ac6:	f7fd fc25 	bl	8001314 <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003acc:	e00a      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ace:	f7fd fc21 	bl	8001314 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e077      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae4:	4b3e      	ldr	r3, [pc, #248]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 020c 	and.w	r2, r3, #12
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d1eb      	bne.n	8003ace <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2b80      	cmp	r3, #128	@ 0x80
 8003afa:	d105      	bne.n	8003b08 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003afc:	4b38      	ldr	r3, [pc, #224]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	4a37      	ldr	r2, [pc, #220]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b06:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d010      	beq.n	8003b36 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	4b31      	ldr	r3, [pc, #196]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d208      	bcs.n	8003b36 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b24:	4b2e      	ldr	r3, [pc, #184]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	492b      	ldr	r1, [pc, #172]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b36:	4b29      	ldr	r3, [pc, #164]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d210      	bcs.n	8003b66 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b44:	4b25      	ldr	r3, [pc, #148]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f023 020f 	bic.w	r2, r3, #15
 8003b4c:	4923      	ldr	r1, [pc, #140]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b54:	4b21      	ldr	r3, [pc, #132]	@ (8003bdc <HAL_RCC_ClockConfig+0x25c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d001      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e036      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0304 	and.w	r3, r3, #4
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d008      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b72:	4b1b      	ldr	r3, [pc, #108]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	4918      	ldr	r1, [pc, #96]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d009      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b90:	4b13      	ldr	r3, [pc, #76]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4910      	ldr	r1, [pc, #64]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ba4:	f000 f826 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <HAL_RCC_ClockConfig+0x260>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	091b      	lsrs	r3, r3, #4
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	490c      	ldr	r1, [pc, #48]	@ (8003be8 <HAL_RCC_ClockConfig+0x268>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8003bec <HAL_RCC_ClockConfig+0x26c>)
 8003bc2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf0 <HAL_RCC_ClockConfig+0x270>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fd fb53 	bl	8001274 <HAL_InitTick>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	73fb      	strb	r3, [r7, #15]

  return status;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3718      	adds	r7, #24
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40022000 	.word	0x40022000
 8003be0:	40021000 	.word	0x40021000
 8003be4:	04c4b400 	.word	0x04c4b400
 8003be8:	080063a0 	.word	0x080063a0
 8003bec:	20040000 	.word	0x20040000
 8003bf0:	20040004 	.word	0x20040004

08003bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b089      	sub	sp, #36	@ 0x24
 8003bf8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61fb      	str	r3, [r7, #28]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c02:	4b3e      	ldr	r3, [pc, #248]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
 8003c0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0303 	and.w	r3, r3, #3
 8003c14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0x34>
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	2b0c      	cmp	r3, #12
 8003c20:	d121      	bne.n	8003c66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d11e      	bne.n	8003c66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c28:	4b34      	ldr	r3, [pc, #208]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d107      	bne.n	8003c44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c34:	4b31      	ldr	r3, [pc, #196]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c3a:	0a1b      	lsrs	r3, r3, #8
 8003c3c:	f003 030f 	and.w	r3, r3, #15
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	e005      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c44:	4b2d      	ldr	r3, [pc, #180]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c50:	4a2b      	ldr	r2, [pc, #172]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10d      	bne.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c64:	e00a      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d102      	bne.n	8003c72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c6c:	4b25      	ldr	r3, [pc, #148]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	e004      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d101      	bne.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c78:	4b23      	ldr	r3, [pc, #140]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	2b0c      	cmp	r3, #12
 8003c80:	d134      	bne.n	8003cec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c82:	4b1e      	ldr	r3, [pc, #120]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d003      	beq.n	8003c9a <HAL_RCC_GetSysClockFreq+0xa6>
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	d003      	beq.n	8003ca0 <HAL_RCC_GetSysClockFreq+0xac>
 8003c98:	e005      	b.n	8003ca6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c9c:	617b      	str	r3, [r7, #20]
      break;
 8003c9e:	e005      	b.n	8003cac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ca2:	617b      	str	r3, [r7, #20]
      break;
 8003ca4:	e002      	b.n	8003cac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	617b      	str	r3, [r7, #20]
      break;
 8003caa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cac:	4b13      	ldr	r3, [pc, #76]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	091b      	lsrs	r3, r3, #4
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cba:	4b10      	ldr	r3, [pc, #64]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	0a1b      	lsrs	r3, r3, #8
 8003cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	fb03 f202 	mul.w	r2, r3, r2
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	0e5b      	lsrs	r3, r3, #25
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	3301      	adds	r3, #1
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003cec:	69bb      	ldr	r3, [r7, #24]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3724      	adds	r7, #36	@ 0x24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	080063b0 	.word	0x080063b0
 8003d04:	00f42400 	.word	0x00f42400
 8003d08:	007a1200 	.word	0x007a1200

08003d0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d14:	2300      	movs	r3, #0
 8003d16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d18:	4b27      	ldr	r3, [pc, #156]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d003      	beq.n	8003d2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d24:	f7ff f93e 	bl	8002fa4 <HAL_PWREx_GetVoltageRange>
 8003d28:	6178      	str	r0, [r7, #20]
 8003d2a:	e014      	b.n	8003d56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d2c:	4b22      	ldr	r3, [pc, #136]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d30:	4a21      	ldr	r2, [pc, #132]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d38:	4b1f      	ldr	r3, [pc, #124]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d44:	f7ff f92e 	bl	8002fa4 <HAL_PWREx_GetVoltageRange>
 8003d48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d54:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d5c:	d10b      	bne.n	8003d76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b80      	cmp	r3, #128	@ 0x80
 8003d62:	d913      	bls.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d68:	d902      	bls.n	8003d70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	613b      	str	r3, [r7, #16]
 8003d6e:	e00d      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d70:	2301      	movs	r3, #1
 8003d72:	613b      	str	r3, [r7, #16]
 8003d74:	e00a      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d7a:	d902      	bls.n	8003d82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	e004      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b70      	cmp	r3, #112	@ 0x70
 8003d86:	d101      	bne.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d88:	2301      	movs	r3, #1
 8003d8a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 020f 	bic.w	r2, r3, #15
 8003d94:	4909      	ldr	r1, [pc, #36]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d9c:	4b07      	ldr	r3, [pc, #28]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d001      	beq.n	8003dae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e000      	b.n	8003db0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40022000 	.word	0x40022000

08003dc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d00b      	beq.n	8003dee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d825      	bhi.n	8003e28 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d008      	beq.n	8003df4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d11f      	bne.n	8003e28 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003de8:	4b25      	ldr	r3, [pc, #148]	@ (8003e80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003dea:	613b      	str	r3, [r7, #16]
    break;
 8003dec:	e01f      	b.n	8003e2e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003dee:	4b25      	ldr	r3, [pc, #148]	@ (8003e84 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003df0:	613b      	str	r3, [r7, #16]
    break;
 8003df2:	e01c      	b.n	8003e2e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003df4:	4b21      	ldr	r3, [pc, #132]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0308 	and.w	r3, r3, #8
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d107      	bne.n	8003e10 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e00:	4b1e      	ldr	r3, [pc, #120]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e06:	0a1b      	lsrs	r3, r3, #8
 8003e08:	f003 030f 	and.w	r3, r3, #15
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e005      	b.n	8003e1c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e10:	4b1a      	ldr	r3, [pc, #104]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	091b      	lsrs	r3, r3, #4
 8003e16:	f003 030f 	and.w	r3, r3, #15
 8003e1a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e88 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e24:	613b      	str	r3, [r7, #16]
    break;
 8003e26:	e002      	b.n	8003e2e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	613b      	str	r3, [r7, #16]
    break;
 8003e2c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e2e:	4b13      	ldr	r3, [pc, #76]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	091b      	lsrs	r3, r3, #4
 8003e34:	f003 030f 	and.w	r3, r3, #15
 8003e38:	3301      	adds	r3, #1
 8003e3a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	fb03 f202 	mul.w	r2, r3, r2
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e52:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e54:	4b09      	ldr	r3, [pc, #36]	@ (8003e7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	0e5b      	lsrs	r3, r3, #25
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	3301      	adds	r3, #1
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003e6e:	683b      	ldr	r3, [r7, #0]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	371c      	adds	r7, #28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	00f42400 	.word	0x00f42400
 8003e84:	007a1200 	.word	0x007a1200
 8003e88:	080063b0 	.word	0x080063b0

08003e8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e94:	2300      	movs	r3, #0
 8003e96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e98:	2300      	movs	r3, #0
 8003e9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d040      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eac:	2b80      	cmp	r3, #128	@ 0x80
 8003eae:	d02a      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003eb0:	2b80      	cmp	r3, #128	@ 0x80
 8003eb2:	d825      	bhi.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003eb4:	2b60      	cmp	r3, #96	@ 0x60
 8003eb6:	d026      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003eb8:	2b60      	cmp	r3, #96	@ 0x60
 8003eba:	d821      	bhi.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003ebc:	2b40      	cmp	r3, #64	@ 0x40
 8003ebe:	d006      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003ec0:	2b40      	cmp	r3, #64	@ 0x40
 8003ec2:	d81d      	bhi.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d009      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003ec8:	2b20      	cmp	r3, #32
 8003eca:	d010      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003ecc:	e018      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ece:	4b89      	ldr	r3, [pc, #548]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	4a88      	ldr	r2, [pc, #544]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eda:	e015      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3304      	adds	r3, #4
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fb02 	bl	80044ec <RCCEx_PLLSAI1_Config>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eec:	e00c      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3320      	adds	r3, #32
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fbed 	bl	80046d4 <RCCEx_PLLSAI2_Config>
 8003efa:	4603      	mov	r3, r0
 8003efc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003efe:	e003      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	74fb      	strb	r3, [r7, #19]
      break;
 8003f04:	e000      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003f06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f08:	7cfb      	ldrb	r3, [r7, #19]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10b      	bne.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f0e:	4b79      	ldr	r3, [pc, #484]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f14:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f1c:	4975      	ldr	r1, [pc, #468]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003f24:	e001      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f26:	7cfb      	ldrb	r3, [r7, #19]
 8003f28:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d047      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3e:	d030      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f44:	d82a      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f4a:	d02a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003f4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f50:	d824      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003f52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f56:	d008      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f5c:	d81e      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f66:	d010      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003f68:	e018      	b.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f6a:	4b62      	ldr	r3, [pc, #392]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	4a61      	ldr	r2, [pc, #388]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f76:	e015      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 fab4 	bl	80044ec <RCCEx_PLLSAI1_Config>
 8003f84:	4603      	mov	r3, r0
 8003f86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f88:	e00c      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3320      	adds	r3, #32
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fb9f 	bl	80046d4 <RCCEx_PLLSAI2_Config>
 8003f96:	4603      	mov	r3, r0
 8003f98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f9a:	e003      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	74fb      	strb	r3, [r7, #19]
      break;
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003fa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fa4:	7cfb      	ldrb	r3, [r7, #19]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10b      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003faa:	4b52      	ldr	r3, [pc, #328]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb8:	494e      	ldr	r1, [pc, #312]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003fc0:	e001      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc2:	7cfb      	ldrb	r3, [r7, #19]
 8003fc4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 809f 	beq.w	8004112 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fd8:	4b46      	ldr	r3, [pc, #280]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00d      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fee:	4b41      	ldr	r3, [pc, #260]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	4a40      	ldr	r2, [pc, #256]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004002:	60bb      	str	r3, [r7, #8]
 8004004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004006:	2301      	movs	r3, #1
 8004008:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800400a:	4b3b      	ldr	r3, [pc, #236]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a3a      	ldr	r2, [pc, #232]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004014:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004016:	f7fd f97d 	bl	8001314 <HAL_GetTick>
 800401a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800401c:	e009      	b.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800401e:	f7fd f979 	bl	8001314 <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d902      	bls.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	74fb      	strb	r3, [r7, #19]
        break;
 8004030:	e005      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004032:	4b31      	ldr	r3, [pc, #196]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0ef      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800403e:	7cfb      	ldrb	r3, [r7, #19]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d15b      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004044:	4b2b      	ldr	r3, [pc, #172]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800404a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800404e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d01f      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	429a      	cmp	r2, r3
 8004060:	d019      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004062:	4b24      	ldr	r3, [pc, #144]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004068:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800406c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800406e:	4b21      	ldr	r3, [pc, #132]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004074:	4a1f      	ldr	r2, [pc, #124]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004076:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800407a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800407e:	4b1d      	ldr	r3, [pc, #116]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004084:	4a1b      	ldr	r2, [pc, #108]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800408a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800408e:	4a19      	ldr	r2, [pc, #100]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d016      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fd f938 	bl	8001314 <HAL_GetTick>
 80040a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040a6:	e00b      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a8:	f7fd f934 	bl	8001314 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d902      	bls.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	74fb      	strb	r3, [r7, #19]
            break;
 80040be:	e006      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040c0:	4b0c      	ldr	r3, [pc, #48]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d0ec      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80040ce:	7cfb      	ldrb	r3, [r7, #19]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10c      	bne.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040d4:	4b07      	ldr	r3, [pc, #28]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e4:	4903      	ldr	r1, [pc, #12]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80040ec:	e008      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040ee:	7cfb      	ldrb	r3, [r7, #19]
 80040f0:	74bb      	strb	r3, [r7, #18]
 80040f2:	e005      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80040f4:	40021000 	.word	0x40021000
 80040f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040fc:	7cfb      	ldrb	r3, [r7, #19]
 80040fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004100:	7c7b      	ldrb	r3, [r7, #17]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d105      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004106:	4ba0      	ldr	r3, [pc, #640]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410a:	4a9f      	ldr	r2, [pc, #636]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800410c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004110:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00a      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800411e:	4b9a      	ldr	r3, [pc, #616]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004124:	f023 0203 	bic.w	r2, r3, #3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412c:	4996      	ldr	r1, [pc, #600]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800412e:	4313      	orrs	r3, r2
 8004130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00a      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004140:	4b91      	ldr	r3, [pc, #580]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004146:	f023 020c 	bic.w	r2, r3, #12
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	498e      	ldr	r1, [pc, #568]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004150:	4313      	orrs	r3, r2
 8004152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0304 	and.w	r3, r3, #4
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00a      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004162:	4b89      	ldr	r3, [pc, #548]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004168:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004170:	4985      	ldr	r1, [pc, #532]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004172:	4313      	orrs	r3, r2
 8004174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004184:	4b80      	ldr	r3, [pc, #512]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004192:	497d      	ldr	r1, [pc, #500]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0310 	and.w	r3, r3, #16
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041a6:	4b78      	ldr	r3, [pc, #480]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b4:	4974      	ldr	r1, [pc, #464]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0320 	and.w	r3, r3, #32
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041d6:	496c      	ldr	r1, [pc, #432]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041ea:	4b67      	ldr	r3, [pc, #412]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041f8:	4963      	ldr	r1, [pc, #396]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800420c:	4b5e      	ldr	r3, [pc, #376]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004212:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800421a:	495b      	ldr	r1, [pc, #364]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800422e:	4b56      	ldr	r3, [pc, #344]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004234:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423c:	4952      	ldr	r1, [pc, #328]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00a      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004250:	4b4d      	ldr	r3, [pc, #308]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004256:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425e:	494a      	ldr	r1, [pc, #296]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004272:	4b45      	ldr	r3, [pc, #276]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004278:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004280:	4941      	ldr	r1, [pc, #260]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00a      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004294:	4b3c      	ldr	r3, [pc, #240]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004296:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800429a:	f023 0203 	bic.w	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a2:	4939      	ldr	r1, [pc, #228]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d028      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042b6:	4b34      	ldr	r3, [pc, #208]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042c4:	4930      	ldr	r1, [pc, #192]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042d4:	d106      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	4a2b      	ldr	r2, [pc, #172]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042e0:	60d3      	str	r3, [r2, #12]
 80042e2:	e011      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042ec:	d10c      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	3304      	adds	r3, #4
 80042f2:	2101      	movs	r1, #1
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 f8f9 	bl	80044ec <RCCEx_PLLSAI1_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80042fe:	7cfb      	ldrb	r3, [r7, #19]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d04d      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800431c:	d108      	bne.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800431e:	4b1a      	ldr	r3, [pc, #104]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004320:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004324:	4a18      	ldr	r2, [pc, #96]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800432a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800432e:	e012      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004330:	4b15      	ldr	r3, [pc, #84]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004332:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004336:	4a14      	ldr	r2, [pc, #80]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004338:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800433c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004340:	4b11      	ldr	r3, [pc, #68]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004346:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800434e:	490e      	ldr	r1, [pc, #56]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004350:	4313      	orrs	r3, r2
 8004352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800435a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800435e:	d106      	bne.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004360:	4b09      	ldr	r3, [pc, #36]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4a08      	ldr	r2, [pc, #32]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800436a:	60d3      	str	r3, [r2, #12]
 800436c:	e020      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004372:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004376:	d109      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004378:	4b03      	ldr	r3, [pc, #12]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	4a02      	ldr	r2, [pc, #8]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800437e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004382:	60d3      	str	r3, [r2, #12]
 8004384:	e014      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004386:	bf00      	nop
 8004388:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004390:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004394:	d10c      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3304      	adds	r3, #4
 800439a:	2101      	movs	r1, #1
 800439c:	4618      	mov	r0, r3
 800439e:	f000 f8a5 	bl	80044ec <RCCEx_PLLSAI1_Config>
 80043a2:	4603      	mov	r3, r0
 80043a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043a6:	7cfb      	ldrb	r3, [r7, #19]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80043ac:	7cfb      	ldrb	r3, [r7, #19]
 80043ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d028      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043bc:	4b4a      	ldr	r3, [pc, #296]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043ca:	4947      	ldr	r1, [pc, #284]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043da:	d106      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043dc:	4b42      	ldr	r3, [pc, #264]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	4a41      	ldr	r2, [pc, #260]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043e6:	60d3      	str	r3, [r2, #12]
 80043e8:	e011      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043f2:	d10c      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3304      	adds	r3, #4
 80043f8:	2101      	movs	r1, #1
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 f876 	bl	80044ec <RCCEx_PLLSAI1_Config>
 8004400:	4603      	mov	r3, r0
 8004402:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004404:	7cfb      	ldrb	r3, [r7, #19]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800440a:	7cfb      	ldrb	r3, [r7, #19]
 800440c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d01e      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800441a:	4b33      	ldr	r3, [pc, #204]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004420:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800442a:	492f      	ldr	r1, [pc, #188]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004438:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800443c:	d10c      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	3304      	adds	r3, #4
 8004442:	2102      	movs	r1, #2
 8004444:	4618      	mov	r0, r3
 8004446:	f000 f851 	bl	80044ec <RCCEx_PLLSAI1_Config>
 800444a:	4603      	mov	r3, r0
 800444c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800444e:	7cfb      	ldrb	r3, [r7, #19]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00b      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004464:	4b20      	ldr	r3, [pc, #128]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004466:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800446a:	f023 0204 	bic.w	r2, r3, #4
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004474:	491c      	ldr	r1, [pc, #112]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00b      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004488:	4b17      	ldr	r3, [pc, #92]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800448a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800448e:	f023 0218 	bic.w	r2, r3, #24
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	4913      	ldr	r1, [pc, #76]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d017      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80044ac:	4b0e      	ldr	r3, [pc, #56]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044bc:	490a      	ldr	r1, [pc, #40]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044ce:	d105      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044d0:	4b05      	ldr	r3, [pc, #20]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	4a04      	ldr	r2, [pc, #16]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3718      	adds	r7, #24
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	40021000 	.word	0x40021000

080044ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044fa:	4b72      	ldr	r3, [pc, #456]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00e      	beq.n	8004524 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004506:	4b6f      	ldr	r3, [pc, #444]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f003 0203 	and.w	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d103      	bne.n	800451e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
       ||
 800451a:	2b00      	cmp	r3, #0
 800451c:	d142      	bne.n	80045a4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	73fb      	strb	r3, [r7, #15]
 8004522:	e03f      	b.n	80045a4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b03      	cmp	r3, #3
 800452a:	d018      	beq.n	800455e <RCCEx_PLLSAI1_Config+0x72>
 800452c:	2b03      	cmp	r3, #3
 800452e:	d825      	bhi.n	800457c <RCCEx_PLLSAI1_Config+0x90>
 8004530:	2b01      	cmp	r3, #1
 8004532:	d002      	beq.n	800453a <RCCEx_PLLSAI1_Config+0x4e>
 8004534:	2b02      	cmp	r3, #2
 8004536:	d009      	beq.n	800454c <RCCEx_PLLSAI1_Config+0x60>
 8004538:	e020      	b.n	800457c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800453a:	4b62      	ldr	r3, [pc, #392]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d11d      	bne.n	8004582 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800454a:	e01a      	b.n	8004582 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800454c:	4b5d      	ldr	r3, [pc, #372]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004554:	2b00      	cmp	r3, #0
 8004556:	d116      	bne.n	8004586 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455c:	e013      	b.n	8004586 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800455e:	4b59      	ldr	r3, [pc, #356]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10f      	bne.n	800458a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800456a:	4b56      	ldr	r3, [pc, #344]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800457a:	e006      	b.n	800458a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	73fb      	strb	r3, [r7, #15]
      break;
 8004580:	e004      	b.n	800458c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004582:	bf00      	nop
 8004584:	e002      	b.n	800458c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004586:	bf00      	nop
 8004588:	e000      	b.n	800458c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800458a:	bf00      	nop
    }

    if(status == HAL_OK)
 800458c:	7bfb      	ldrb	r3, [r7, #15]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d108      	bne.n	80045a4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004592:	4b4c      	ldr	r3, [pc, #304]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f023 0203 	bic.w	r2, r3, #3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4949      	ldr	r1, [pc, #292]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f040 8086 	bne.w	80046b8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80045ac:	4b45      	ldr	r3, [pc, #276]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a44      	ldr	r2, [pc, #272]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045b8:	f7fc feac 	bl	8001314 <HAL_GetTick>
 80045bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045be:	e009      	b.n	80045d4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045c0:	f7fc fea8 	bl	8001314 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d902      	bls.n	80045d4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	73fb      	strb	r3, [r7, #15]
        break;
 80045d2:	e005      	b.n	80045e0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045d4:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1ef      	bne.n	80045c0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d168      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d113      	bne.n	8004614 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ec:	4b35      	ldr	r3, [pc, #212]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	4b35      	ldr	r3, [pc, #212]	@ (80046c8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045f2:	4013      	ands	r3, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6892      	ldr	r2, [r2, #8]
 80045f8:	0211      	lsls	r1, r2, #8
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68d2      	ldr	r2, [r2, #12]
 80045fe:	06d2      	lsls	r2, r2, #27
 8004600:	4311      	orrs	r1, r2
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	6852      	ldr	r2, [r2, #4]
 8004606:	3a01      	subs	r2, #1
 8004608:	0112      	lsls	r2, r2, #4
 800460a:	430a      	orrs	r2, r1
 800460c:	492d      	ldr	r1, [pc, #180]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800460e:	4313      	orrs	r3, r2
 8004610:	610b      	str	r3, [r1, #16]
 8004612:	e02d      	b.n	8004670 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d115      	bne.n	8004646 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800461a:	4b2a      	ldr	r3, [pc, #168]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800461c:	691a      	ldr	r2, [r3, #16]
 800461e:	4b2b      	ldr	r3, [pc, #172]	@ (80046cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6892      	ldr	r2, [r2, #8]
 8004626:	0211      	lsls	r1, r2, #8
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6912      	ldr	r2, [r2, #16]
 800462c:	0852      	lsrs	r2, r2, #1
 800462e:	3a01      	subs	r2, #1
 8004630:	0552      	lsls	r2, r2, #21
 8004632:	4311      	orrs	r1, r2
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6852      	ldr	r2, [r2, #4]
 8004638:	3a01      	subs	r2, #1
 800463a:	0112      	lsls	r2, r2, #4
 800463c:	430a      	orrs	r2, r1
 800463e:	4921      	ldr	r1, [pc, #132]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004640:	4313      	orrs	r3, r2
 8004642:	610b      	str	r3, [r1, #16]
 8004644:	e014      	b.n	8004670 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004646:	4b1f      	ldr	r3, [pc, #124]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	4b21      	ldr	r3, [pc, #132]	@ (80046d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800464c:	4013      	ands	r3, r2
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	6892      	ldr	r2, [r2, #8]
 8004652:	0211      	lsls	r1, r2, #8
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	6952      	ldr	r2, [r2, #20]
 8004658:	0852      	lsrs	r2, r2, #1
 800465a:	3a01      	subs	r2, #1
 800465c:	0652      	lsls	r2, r2, #25
 800465e:	4311      	orrs	r1, r2
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6852      	ldr	r2, [r2, #4]
 8004664:	3a01      	subs	r2, #1
 8004666:	0112      	lsls	r2, r2, #4
 8004668:	430a      	orrs	r2, r1
 800466a:	4916      	ldr	r1, [pc, #88]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800466c:	4313      	orrs	r3, r2
 800466e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004670:	4b14      	ldr	r3, [pc, #80]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a13      	ldr	r2, [pc, #76]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004676:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800467a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467c:	f7fc fe4a 	bl	8001314 <HAL_GetTick>
 8004680:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004682:	e009      	b.n	8004698 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004684:	f7fc fe46 	bl	8001314 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d902      	bls.n	8004698 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	73fb      	strb	r3, [r7, #15]
          break;
 8004696:	e005      	b.n	80046a4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004698:	4b0a      	ldr	r3, [pc, #40]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0ef      	beq.n	8004684 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046a4:	7bfb      	ldrb	r3, [r7, #15]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d106      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80046aa:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	4904      	ldr	r1, [pc, #16]	@ (80046c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40021000 	.word	0x40021000
 80046c8:	07ff800f 	.word	0x07ff800f
 80046cc:	ff9f800f 	.word	0xff9f800f
 80046d0:	f9ff800f 	.word	0xf9ff800f

080046d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046e2:	4b72      	ldr	r3, [pc, #456]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00e      	beq.n	800470c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046ee:	4b6f      	ldr	r3, [pc, #444]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f003 0203 	and.w	r2, r3, #3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d103      	bne.n	8004706 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
       ||
 8004702:	2b00      	cmp	r3, #0
 8004704:	d142      	bne.n	800478c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	73fb      	strb	r3, [r7, #15]
 800470a:	e03f      	b.n	800478c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b03      	cmp	r3, #3
 8004712:	d018      	beq.n	8004746 <RCCEx_PLLSAI2_Config+0x72>
 8004714:	2b03      	cmp	r3, #3
 8004716:	d825      	bhi.n	8004764 <RCCEx_PLLSAI2_Config+0x90>
 8004718:	2b01      	cmp	r3, #1
 800471a:	d002      	beq.n	8004722 <RCCEx_PLLSAI2_Config+0x4e>
 800471c:	2b02      	cmp	r3, #2
 800471e:	d009      	beq.n	8004734 <RCCEx_PLLSAI2_Config+0x60>
 8004720:	e020      	b.n	8004764 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004722:	4b62      	ldr	r3, [pc, #392]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d11d      	bne.n	800476a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004732:	e01a      	b.n	800476a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004734:	4b5d      	ldr	r3, [pc, #372]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800473c:	2b00      	cmp	r3, #0
 800473e:	d116      	bne.n	800476e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004744:	e013      	b.n	800476e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004746:	4b59      	ldr	r3, [pc, #356]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10f      	bne.n	8004772 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004752:	4b56      	ldr	r3, [pc, #344]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d109      	bne.n	8004772 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004762:	e006      	b.n	8004772 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
      break;
 8004768:	e004      	b.n	8004774 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800476a:	bf00      	nop
 800476c:	e002      	b.n	8004774 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800476e:	bf00      	nop
 8004770:	e000      	b.n	8004774 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004772:	bf00      	nop
    }

    if(status == HAL_OK)
 8004774:	7bfb      	ldrb	r3, [r7, #15]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d108      	bne.n	800478c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800477a:	4b4c      	ldr	r3, [pc, #304]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f023 0203 	bic.w	r2, r3, #3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4949      	ldr	r1, [pc, #292]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004788:	4313      	orrs	r3, r2
 800478a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800478c:	7bfb      	ldrb	r3, [r7, #15]
 800478e:	2b00      	cmp	r3, #0
 8004790:	f040 8086 	bne.w	80048a0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004794:	4b45      	ldr	r3, [pc, #276]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a44      	ldr	r2, [pc, #272]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800479a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800479e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a0:	f7fc fdb8 	bl	8001314 <HAL_GetTick>
 80047a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047a6:	e009      	b.n	80047bc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047a8:	f7fc fdb4 	bl	8001314 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d902      	bls.n	80047bc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	73fb      	strb	r3, [r7, #15]
        break;
 80047ba:	e005      	b.n	80047c8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047bc:	4b3b      	ldr	r3, [pc, #236]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1ef      	bne.n	80047a8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d168      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d113      	bne.n	80047fc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047d4:	4b35      	ldr	r3, [pc, #212]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80047d6:	695a      	ldr	r2, [r3, #20]
 80047d8:	4b35      	ldr	r3, [pc, #212]	@ (80048b0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80047da:	4013      	ands	r3, r2
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6892      	ldr	r2, [r2, #8]
 80047e0:	0211      	lsls	r1, r2, #8
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	68d2      	ldr	r2, [r2, #12]
 80047e6:	06d2      	lsls	r2, r2, #27
 80047e8:	4311      	orrs	r1, r2
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6852      	ldr	r2, [r2, #4]
 80047ee:	3a01      	subs	r2, #1
 80047f0:	0112      	lsls	r2, r2, #4
 80047f2:	430a      	orrs	r2, r1
 80047f4:	492d      	ldr	r1, [pc, #180]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	614b      	str	r3, [r1, #20]
 80047fa:	e02d      	b.n	8004858 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d115      	bne.n	800482e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004802:	4b2a      	ldr	r3, [pc, #168]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004804:	695a      	ldr	r2, [r3, #20]
 8004806:	4b2b      	ldr	r3, [pc, #172]	@ (80048b4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004808:	4013      	ands	r3, r2
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6892      	ldr	r2, [r2, #8]
 800480e:	0211      	lsls	r1, r2, #8
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	6912      	ldr	r2, [r2, #16]
 8004814:	0852      	lsrs	r2, r2, #1
 8004816:	3a01      	subs	r2, #1
 8004818:	0552      	lsls	r2, r2, #21
 800481a:	4311      	orrs	r1, r2
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6852      	ldr	r2, [r2, #4]
 8004820:	3a01      	subs	r2, #1
 8004822:	0112      	lsls	r2, r2, #4
 8004824:	430a      	orrs	r2, r1
 8004826:	4921      	ldr	r1, [pc, #132]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004828:	4313      	orrs	r3, r2
 800482a:	614b      	str	r3, [r1, #20]
 800482c:	e014      	b.n	8004858 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800482e:	4b1f      	ldr	r3, [pc, #124]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004830:	695a      	ldr	r2, [r3, #20]
 8004832:	4b21      	ldr	r3, [pc, #132]	@ (80048b8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004834:	4013      	ands	r3, r2
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6892      	ldr	r2, [r2, #8]
 800483a:	0211      	lsls	r1, r2, #8
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6952      	ldr	r2, [r2, #20]
 8004840:	0852      	lsrs	r2, r2, #1
 8004842:	3a01      	subs	r2, #1
 8004844:	0652      	lsls	r2, r2, #25
 8004846:	4311      	orrs	r1, r2
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	6852      	ldr	r2, [r2, #4]
 800484c:	3a01      	subs	r2, #1
 800484e:	0112      	lsls	r2, r2, #4
 8004850:	430a      	orrs	r2, r1
 8004852:	4916      	ldr	r1, [pc, #88]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004854:	4313      	orrs	r3, r2
 8004856:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004858:	4b14      	ldr	r3, [pc, #80]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800485e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004862:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004864:	f7fc fd56 	bl	8001314 <HAL_GetTick>
 8004868:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800486a:	e009      	b.n	8004880 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800486c:	f7fc fd52 	bl	8001314 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d902      	bls.n	8004880 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	73fb      	strb	r3, [r7, #15]
          break;
 800487e:	e005      	b.n	800488c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004880:	4b0a      	ldr	r3, [pc, #40]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0ef      	beq.n	800486c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800488c:	7bfb      	ldrb	r3, [r7, #15]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004892:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8004894:	695a      	ldr	r2, [r3, #20]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	4904      	ldr	r1, [pc, #16]	@ (80048ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800489c:	4313      	orrs	r3, r2
 800489e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	07ff800f 	.word	0x07ff800f
 80048b4:	ff9f800f 	.word	0xff9f800f
 80048b8:	f9ff800f 	.word	0xf9ff800f

080048bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e049      	b.n	8004962 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fc fb80 	bl	8000fe8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3304      	adds	r3, #4
 80048f8:	4619      	mov	r1, r3
 80048fa:	4610      	mov	r0, r2
 80048fc:	f001 f836 	bl	800596c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b082      	sub	sp, #8
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e049      	b.n	8004a10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d106      	bne.n	8004996 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f841 	bl	8004a18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2202      	movs	r2, #2
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3304      	adds	r3, #4
 80049a6:	4619      	mov	r1, r3
 80049a8:	4610      	mov	r0, r2
 80049aa:	f000 ffdf 	bl	800596c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	6839      	ldr	r1, [r7, #0]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 fbaa 	bl	8006198 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a3e      	ldr	r2, [pc, #248]	@ (8004b44 <HAL_TIM_PWM_Stop+0x118>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d013      	beq.n	8004a76 <HAL_TIM_PWM_Stop+0x4a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a3d      	ldr	r2, [pc, #244]	@ (8004b48 <HAL_TIM_PWM_Stop+0x11c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d00e      	beq.n	8004a76 <HAL_TIM_PWM_Stop+0x4a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a3b      	ldr	r2, [pc, #236]	@ (8004b4c <HAL_TIM_PWM_Stop+0x120>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d009      	beq.n	8004a76 <HAL_TIM_PWM_Stop+0x4a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a3a      	ldr	r2, [pc, #232]	@ (8004b50 <HAL_TIM_PWM_Stop+0x124>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d004      	beq.n	8004a76 <HAL_TIM_PWM_Stop+0x4a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a38      	ldr	r2, [pc, #224]	@ (8004b54 <HAL_TIM_PWM_Stop+0x128>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d101      	bne.n	8004a7a <HAL_TIM_PWM_Stop+0x4e>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <HAL_TIM_PWM_Stop+0x50>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d017      	beq.n	8004ab0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6a1a      	ldr	r2, [r3, #32]
 8004a86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10f      	bne.n	8004ab0 <HAL_TIM_PWM_Stop+0x84>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6a1a      	ldr	r2, [r3, #32]
 8004a96:	f240 4344 	movw	r3, #1092	@ 0x444
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d107      	bne.n	8004ab0 <HAL_TIM_PWM_Stop+0x84>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004aae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6a1a      	ldr	r2, [r3, #32]
 8004ab6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004aba:	4013      	ands	r3, r2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10f      	bne.n	8004ae0 <HAL_TIM_PWM_Stop+0xb4>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6a1a      	ldr	r2, [r3, #32]
 8004ac6:	f240 4344 	movw	r3, #1092	@ 0x444
 8004aca:	4013      	ands	r3, r2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d107      	bne.n	8004ae0 <HAL_TIM_PWM_Stop+0xb4>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d104      	bne.n	8004af0 <HAL_TIM_PWM_Stop+0xc4>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aee:	e023      	b.n	8004b38 <HAL_TIM_PWM_Stop+0x10c>
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d104      	bne.n	8004b00 <HAL_TIM_PWM_Stop+0xd4>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004afe:	e01b      	b.n	8004b38 <HAL_TIM_PWM_Stop+0x10c>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d104      	bne.n	8004b10 <HAL_TIM_PWM_Stop+0xe4>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b0e:	e013      	b.n	8004b38 <HAL_TIM_PWM_Stop+0x10c>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	2b0c      	cmp	r3, #12
 8004b14:	d104      	bne.n	8004b20 <HAL_TIM_PWM_Stop+0xf4>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b1e:	e00b      	b.n	8004b38 <HAL_TIM_PWM_Stop+0x10c>
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	2b10      	cmp	r3, #16
 8004b24:	d104      	bne.n	8004b30 <HAL_TIM_PWM_Stop+0x104>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b2e:	e003      	b.n	8004b38 <HAL_TIM_PWM_Stop+0x10c>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40013400 	.word	0x40013400
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004b66:	2300      	movs	r3, #0
 8004b68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d109      	bne.n	8004b84 <HAL_TIM_PWM_Start_DMA+0x2c>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	bf0c      	ite	eq
 8004b7c:	2301      	moveq	r3, #1
 8004b7e:	2300      	movne	r3, #0
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	e03c      	b.n	8004bfe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	2b04      	cmp	r3, #4
 8004b88:	d109      	bne.n	8004b9e <HAL_TIM_PWM_Start_DMA+0x46>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	bf0c      	ite	eq
 8004b96:	2301      	moveq	r3, #1
 8004b98:	2300      	movne	r3, #0
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	e02f      	b.n	8004bfe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d109      	bne.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x60>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	bf0c      	ite	eq
 8004bb0:	2301      	moveq	r3, #1
 8004bb2:	2300      	movne	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	e022      	b.n	8004bfe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	2b0c      	cmp	r3, #12
 8004bbc:	d109      	bne.n	8004bd2 <HAL_TIM_PWM_Start_DMA+0x7a>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	bf0c      	ite	eq
 8004bca:	2301      	moveq	r3, #1
 8004bcc:	2300      	movne	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	e015      	b.n	8004bfe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b10      	cmp	r3, #16
 8004bd6:	d109      	bne.n	8004bec <HAL_TIM_PWM_Start_DMA+0x94>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	bf0c      	ite	eq
 8004be4:	2301      	moveq	r3, #1
 8004be6:	2300      	movne	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	e008      	b.n	8004bfe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	bf0c      	ite	eq
 8004bf8:	2301      	moveq	r3, #1
 8004bfa:	2300      	movne	r3, #0
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8004c02:	2302      	movs	r3, #2
 8004c04:	e1ab      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d109      	bne.n	8004c20 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	bf0c      	ite	eq
 8004c18:	2301      	moveq	r3, #1
 8004c1a:	2300      	movne	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	e03c      	b.n	8004c9a <HAL_TIM_PWM_Start_DMA+0x142>
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d109      	bne.n	8004c3a <HAL_TIM_PWM_Start_DMA+0xe2>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	bf0c      	ite	eq
 8004c32:	2301      	moveq	r3, #1
 8004c34:	2300      	movne	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	e02f      	b.n	8004c9a <HAL_TIM_PWM_Start_DMA+0x142>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d109      	bne.n	8004c54 <HAL_TIM_PWM_Start_DMA+0xfc>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e022      	b.n	8004c9a <HAL_TIM_PWM_Start_DMA+0x142>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d109      	bne.n	8004c6e <HAL_TIM_PWM_Start_DMA+0x116>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	bf0c      	ite	eq
 8004c66:	2301      	moveq	r3, #1
 8004c68:	2300      	movne	r3, #0
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	e015      	b.n	8004c9a <HAL_TIM_PWM_Start_DMA+0x142>
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d109      	bne.n	8004c88 <HAL_TIM_PWM_Start_DMA+0x130>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	bf0c      	ite	eq
 8004c80:	2301      	moveq	r3, #1
 8004c82:	2300      	movne	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e008      	b.n	8004c9a <HAL_TIM_PWM_Start_DMA+0x142>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d034      	beq.n	8004d08 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <HAL_TIM_PWM_Start_DMA+0x152>
 8004ca4:	887b      	ldrh	r3, [r7, #2]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e157      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_PWM_Start_DMA+0x166>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cbc:	e026      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d104      	bne.n	8004cce <HAL_TIM_PWM_Start_DMA+0x176>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ccc:	e01e      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d104      	bne.n	8004cde <HAL_TIM_PWM_Start_DMA+0x186>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cdc:	e016      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b0c      	cmp	r3, #12
 8004ce2:	d104      	bne.n	8004cee <HAL_TIM_PWM_Start_DMA+0x196>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cec:	e00e      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d104      	bne.n	8004cfe <HAL_TIM_PWM_Start_DMA+0x1a6>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cfc:	e006      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2202      	movs	r2, #2
 8004d02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d06:	e001      	b.n	8004d0c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e128      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2b0c      	cmp	r3, #12
 8004d10:	f200 80ae 	bhi.w	8004e70 <HAL_TIM_PWM_Start_DMA+0x318>
 8004d14:	a201      	add	r2, pc, #4	@ (adr r2, 8004d1c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8004d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1a:	bf00      	nop
 8004d1c:	08004d51 	.word	0x08004d51
 8004d20:	08004e71 	.word	0x08004e71
 8004d24:	08004e71 	.word	0x08004e71
 8004d28:	08004e71 	.word	0x08004e71
 8004d2c:	08004d99 	.word	0x08004d99
 8004d30:	08004e71 	.word	0x08004e71
 8004d34:	08004e71 	.word	0x08004e71
 8004d38:	08004e71 	.word	0x08004e71
 8004d3c:	08004de1 	.word	0x08004de1
 8004d40:	08004e71 	.word	0x08004e71
 8004d44:	08004e71 	.word	0x08004e71
 8004d48:	08004e71 	.word	0x08004e71
 8004d4c:	08004e29 	.word	0x08004e29
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	4a84      	ldr	r2, [pc, #528]	@ (8004f68 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004d56:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	4a83      	ldr	r2, [pc, #524]	@ (8004f6c <HAL_TIM_PWM_Start_DMA+0x414>)
 8004d5e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d64:	4a82      	ldr	r2, [pc, #520]	@ (8004f70 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004d66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3334      	adds	r3, #52	@ 0x34
 8004d74:	461a      	mov	r2, r3
 8004d76:	887b      	ldrh	r3, [r7, #2]
 8004d78:	f7fd fd58 	bl	800282c <HAL_DMA_Start_IT>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e0eb      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d94:	60da      	str	r2, [r3, #12]
      break;
 8004d96:	e06e      	b.n	8004e76 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9c:	4a72      	ldr	r2, [pc, #456]	@ (8004f68 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da4:	4a71      	ldr	r2, [pc, #452]	@ (8004f6c <HAL_TIM_PWM_Start_DMA+0x414>)
 8004da6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dac:	4a70      	ldr	r2, [pc, #448]	@ (8004f70 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004dae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3338      	adds	r3, #56	@ 0x38
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	887b      	ldrh	r3, [r7, #2]
 8004dc0:	f7fd fd34 	bl	800282c <HAL_DMA_Start_IT>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e0c7      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ddc:	60da      	str	r2, [r3, #12]
      break;
 8004dde:	e04a      	b.n	8004e76 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	4a60      	ldr	r2, [pc, #384]	@ (8004f68 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004de6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dec:	4a5f      	ldr	r2, [pc, #380]	@ (8004f6c <HAL_TIM_PWM_Start_DMA+0x414>)
 8004dee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df4:	4a5e      	ldr	r2, [pc, #376]	@ (8004f70 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004df6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	333c      	adds	r3, #60	@ 0x3c
 8004e04:	461a      	mov	r2, r3
 8004e06:	887b      	ldrh	r3, [r7, #2]
 8004e08:	f7fd fd10 	bl	800282c <HAL_DMA_Start_IT>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0a3      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e24:	60da      	str	r2, [r3, #12]
      break;
 8004e26:	e026      	b.n	8004e76 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2c:	4a4e      	ldr	r2, [pc, #312]	@ (8004f68 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	4a4d      	ldr	r2, [pc, #308]	@ (8004f6c <HAL_TIM_PWM_Start_DMA+0x414>)
 8004e36:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3c:	4a4c      	ldr	r2, [pc, #304]	@ (8004f70 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004e3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004e44:	6879      	ldr	r1, [r7, #4]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3340      	adds	r3, #64	@ 0x40
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	887b      	ldrh	r3, [r7, #2]
 8004e50:	f7fd fcec 	bl	800282c <HAL_DMA_Start_IT>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e07f      	b.n	8004f5e <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68da      	ldr	r2, [r3, #12]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e6c:	60da      	str	r2, [r3, #12]
      break;
 8004e6e:	e002      	b.n	8004e76 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	75fb      	strb	r3, [r7, #23]
      break;
 8004e74:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e76:	7dfb      	ldrb	r3, [r7, #23]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d16f      	bne.n	8004f5c <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2201      	movs	r2, #1
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f001 f987 	bl	8006198 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a39      	ldr	r2, [pc, #228]	@ (8004f74 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d013      	beq.n	8004ebc <HAL_TIM_PWM_Start_DMA+0x364>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a37      	ldr	r2, [pc, #220]	@ (8004f78 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00e      	beq.n	8004ebc <HAL_TIM_PWM_Start_DMA+0x364>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a36      	ldr	r2, [pc, #216]	@ (8004f7c <HAL_TIM_PWM_Start_DMA+0x424>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d009      	beq.n	8004ebc <HAL_TIM_PWM_Start_DMA+0x364>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a34      	ldr	r2, [pc, #208]	@ (8004f80 <HAL_TIM_PWM_Start_DMA+0x428>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d004      	beq.n	8004ebc <HAL_TIM_PWM_Start_DMA+0x364>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a33      	ldr	r2, [pc, #204]	@ (8004f84 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIM_PWM_Start_DMA+0x368>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e000      	b.n	8004ec2 <HAL_TIM_PWM_Start_DMA+0x36a>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d007      	beq.n	8004ed6 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a26      	ldr	r2, [pc, #152]	@ (8004f74 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d01d      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee8:	d018      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a26      	ldr	r2, [pc, #152]	@ (8004f88 <HAL_TIM_PWM_Start_DMA+0x430>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d013      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a24      	ldr	r2, [pc, #144]	@ (8004f8c <HAL_TIM_PWM_Start_DMA+0x434>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00e      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a23      	ldr	r2, [pc, #140]	@ (8004f90 <HAL_TIM_PWM_Start_DMA+0x438>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d009      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8004f78 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d004      	beq.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a19      	ldr	r2, [pc, #100]	@ (8004f7c <HAL_TIM_PWM_Start_DMA+0x424>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d115      	bne.n	8004f48 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	4b1c      	ldr	r3, [pc, #112]	@ (8004f94 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	2b06      	cmp	r3, #6
 8004f2c:	d015      	beq.n	8004f5a <HAL_TIM_PWM_Start_DMA+0x402>
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f34:	d011      	beq.n	8004f5a <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f042 0201 	orr.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f46:	e008      	b.n	8004f5a <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	e000      	b.n	8004f5c <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f5a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004f5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	0800585d 	.word	0x0800585d
 8004f6c:	08005905 	.word	0x08005905
 8004f70:	080057cb 	.word	0x080057cb
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	40013400 	.word	0x40013400
 8004f7c:	40014000 	.word	0x40014000
 8004f80:	40014400 	.word	0x40014400
 8004f84:	40014800 	.word	0x40014800
 8004f88:	40000400 	.word	0x40000400
 8004f8c:	40000800 	.word	0x40000800
 8004f90:	40000c00 	.word	0x40000c00
 8004f94:	00010007 	.word	0x00010007

08004f98 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b0c      	cmp	r3, #12
 8004faa:	d855      	bhi.n	8005058 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004fac:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb2:	bf00      	nop
 8004fb4:	08004fe9 	.word	0x08004fe9
 8004fb8:	08005059 	.word	0x08005059
 8004fbc:	08005059 	.word	0x08005059
 8004fc0:	08005059 	.word	0x08005059
 8004fc4:	08005005 	.word	0x08005005
 8004fc8:	08005059 	.word	0x08005059
 8004fcc:	08005059 	.word	0x08005059
 8004fd0:	08005059 	.word	0x08005059
 8004fd4:	08005021 	.word	0x08005021
 8004fd8:	08005059 	.word	0x08005059
 8004fdc:	08005059 	.word	0x08005059
 8004fe0:	08005059 	.word	0x08005059
 8004fe4:	0800503d 	.word	0x0800503d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004ff6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7fd fc90 	bl	8002922 <HAL_DMA_Abort_IT>
      break;
 8005002:	e02c      	b.n	800505e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68da      	ldr	r2, [r3, #12]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005012:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005018:	4618      	mov	r0, r3
 800501a:	f7fd fc82 	bl	8002922 <HAL_DMA_Abort_IT>
      break;
 800501e:	e01e      	b.n	800505e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68da      	ldr	r2, [r3, #12]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800502e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005034:	4618      	mov	r0, r3
 8005036:	f7fd fc74 	bl	8002922 <HAL_DMA_Abort_IT>
      break;
 800503a:	e010      	b.n	800505e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68da      	ldr	r2, [r3, #12]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800504a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005050:	4618      	mov	r0, r3
 8005052:	f7fd fc66 	bl	8002922 <HAL_DMA_Abort_IT>
      break;
 8005056:	e002      	b.n	800505e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	73fb      	strb	r3, [r7, #15]
      break;
 800505c:	bf00      	nop
  }

  if (status == HAL_OK)
 800505e:	7bfb      	ldrb	r3, [r7, #15]
 8005060:	2b00      	cmp	r3, #0
 8005062:	f040 8081 	bne.w	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2200      	movs	r2, #0
 800506c:	6839      	ldr	r1, [r7, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f001 f892 	bl	8006198 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a3e      	ldr	r2, [pc, #248]	@ (8005174 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d013      	beq.n	80050a6 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a3d      	ldr	r2, [pc, #244]	@ (8005178 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00e      	beq.n	80050a6 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a3b      	ldr	r2, [pc, #236]	@ (800517c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d009      	beq.n	80050a6 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a3a      	ldr	r2, [pc, #232]	@ (8005180 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d004      	beq.n	80050a6 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a38      	ldr	r2, [pc, #224]	@ (8005184 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d101      	bne.n	80050aa <HAL_TIM_PWM_Stop_DMA+0x112>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <HAL_TIM_PWM_Stop_DMA+0x114>
 80050aa:	2300      	movs	r3, #0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d017      	beq.n	80050e0 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6a1a      	ldr	r2, [r3, #32]
 80050b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10f      	bne.n	80050e0 <HAL_TIM_PWM_Stop_DMA+0x148>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6a1a      	ldr	r2, [r3, #32]
 80050c6:	f240 4344 	movw	r3, #1092	@ 0x444
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d107      	bne.n	80050e0 <HAL_TIM_PWM_Stop_DMA+0x148>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050de:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6a1a      	ldr	r2, [r3, #32]
 80050e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80050ea:	4013      	ands	r3, r2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10f      	bne.n	8005110 <HAL_TIM_PWM_Stop_DMA+0x178>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6a1a      	ldr	r2, [r3, #32]
 80050f6:	f240 4344 	movw	r3, #1092	@ 0x444
 80050fa:	4013      	ands	r3, r2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d107      	bne.n	8005110 <HAL_TIM_PWM_Stop_DMA+0x178>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0201 	bic.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d104      	bne.n	8005120 <HAL_TIM_PWM_Stop_DMA+0x188>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800511e:	e023      	b.n	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2b04      	cmp	r3, #4
 8005124:	d104      	bne.n	8005130 <HAL_TIM_PWM_Stop_DMA+0x198>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800512e:	e01b      	b.n	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	2b08      	cmp	r3, #8
 8005134:	d104      	bne.n	8005140 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800513e:	e013      	b.n	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d104      	bne.n	8005150 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800514e:	e00b      	b.n	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b10      	cmp	r3, #16
 8005154:	d104      	bne.n	8005160 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800515e:	e003      	b.n	8005168 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8005168:	7bfb      	ldrb	r3, [r7, #15]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40012c00 	.word	0x40012c00
 8005178:	40013400 	.word	0x40013400
 800517c:	40014000 	.word	0x40014000
 8005180:	40014400 	.word	0x40014400
 8005184:	40014800 	.word	0x40014800

08005188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d020      	beq.n	80051ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f003 0302 	and.w	r3, r3, #2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d01b      	beq.n	80051ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0202 	mvn.w	r2, #2
 80051bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2201      	movs	r2, #1
 80051c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 fad1 	bl	800577a <HAL_TIM_IC_CaptureCallback>
 80051d8:	e005      	b.n	80051e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fac3 	bl	8005766 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7fb f80b 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f003 0304 	and.w	r3, r3, #4
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d020      	beq.n	8005238 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d01b      	beq.n	8005238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f06f 0204 	mvn.w	r2, #4
 8005208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 faab 	bl	800577a <HAL_TIM_IC_CaptureCallback>
 8005224:	e005      	b.n	8005232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 fa9d 	bl	8005766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f7fa ffe5 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 0308 	and.w	r3, r3, #8
 800523e:	2b00      	cmp	r3, #0
 8005240:	d020      	beq.n	8005284 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f003 0308 	and.w	r3, r3, #8
 8005248:	2b00      	cmp	r3, #0
 800524a:	d01b      	beq.n	8005284 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f06f 0208 	mvn.w	r2, #8
 8005254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2204      	movs	r2, #4
 800525a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fa85 	bl	800577a <HAL_TIM_IC_CaptureCallback>
 8005270:	e005      	b.n	800527e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fa77 	bl	8005766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7fa ffbf 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f003 0310 	and.w	r3, r3, #16
 800528a:	2b00      	cmp	r3, #0
 800528c:	d020      	beq.n	80052d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f003 0310 	and.w	r3, r3, #16
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0210 	mvn.w	r2, #16
 80052a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2208      	movs	r2, #8
 80052a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fa5f 	bl	800577a <HAL_TIM_IC_CaptureCallback>
 80052bc:	e005      	b.n	80052ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 fa51 	bl	8005766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f7fa ff99 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00c      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d007      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f06f 0201 	mvn.w	r2, #1
 80052ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fa2f 	bl	8005752 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d104      	bne.n	8005308 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00c      	beq.n	8005322 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530e:	2b00      	cmp	r3, #0
 8005310:	d007      	beq.n	8005322 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800531a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fff3 	bl	8006308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00c      	beq.n	8005346 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005332:	2b00      	cmp	r3, #0
 8005334:	d007      	beq.n	8005346 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800533e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 ffeb 	bl	800631c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00c      	beq.n	800536a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fa1c 	bl	80057a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	f003 0320 	and.w	r3, r3, #32
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00c      	beq.n	800538e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f003 0320 	and.w	r3, r3, #32
 800537a:	2b00      	cmp	r3, #0
 800537c:	d007      	beq.n	800538e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f06f 0220 	mvn.w	r2, #32
 8005386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 ffb3 	bl	80062f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800538e:	bf00      	nop
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
	...

08005398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d101      	bne.n	80053b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053b2:	2302      	movs	r3, #2
 80053b4:	e0ff      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2b14      	cmp	r3, #20
 80053c2:	f200 80f0 	bhi.w	80055a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80053c6:	a201      	add	r2, pc, #4	@ (adr r2, 80053cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053cc:	08005421 	.word	0x08005421
 80053d0:	080055a7 	.word	0x080055a7
 80053d4:	080055a7 	.word	0x080055a7
 80053d8:	080055a7 	.word	0x080055a7
 80053dc:	08005461 	.word	0x08005461
 80053e0:	080055a7 	.word	0x080055a7
 80053e4:	080055a7 	.word	0x080055a7
 80053e8:	080055a7 	.word	0x080055a7
 80053ec:	080054a3 	.word	0x080054a3
 80053f0:	080055a7 	.word	0x080055a7
 80053f4:	080055a7 	.word	0x080055a7
 80053f8:	080055a7 	.word	0x080055a7
 80053fc:	080054e3 	.word	0x080054e3
 8005400:	080055a7 	.word	0x080055a7
 8005404:	080055a7 	.word	0x080055a7
 8005408:	080055a7 	.word	0x080055a7
 800540c:	08005525 	.word	0x08005525
 8005410:	080055a7 	.word	0x080055a7
 8005414:	080055a7 	.word	0x080055a7
 8005418:	080055a7 	.word	0x080055a7
 800541c:	08005565 	.word	0x08005565
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68b9      	ldr	r1, [r7, #8]
 8005426:	4618      	mov	r0, r3
 8005428:	f000 fb46 	bl	8005ab8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699a      	ldr	r2, [r3, #24]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0208 	orr.w	r2, r2, #8
 800543a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0204 	bic.w	r2, r2, #4
 800544a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6999      	ldr	r1, [r3, #24]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	691a      	ldr	r2, [r3, #16]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	619a      	str	r2, [r3, #24]
      break;
 800545e:	e0a5      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	4618      	mov	r0, r3
 8005468:	f000 fbb6 	bl	8005bd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800547a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800548a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6999      	ldr	r1, [r3, #24]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	021a      	lsls	r2, r3, #8
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	619a      	str	r2, [r3, #24]
      break;
 80054a0:	e084      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68b9      	ldr	r1, [r7, #8]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fc1f 	bl	8005cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	69da      	ldr	r2, [r3, #28]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f042 0208 	orr.w	r2, r2, #8
 80054bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	69da      	ldr	r2, [r3, #28]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 0204 	bic.w	r2, r2, #4
 80054cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	69d9      	ldr	r1, [r3, #28]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	691a      	ldr	r2, [r3, #16]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	430a      	orrs	r2, r1
 80054de:	61da      	str	r2, [r3, #28]
      break;
 80054e0:	e064      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68b9      	ldr	r1, [r7, #8]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f000 fc87 	bl	8005dfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69da      	ldr	r2, [r3, #28]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800550c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69d9      	ldr	r1, [r3, #28]
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	021a      	lsls	r2, r3, #8
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	61da      	str	r2, [r3, #28]
      break;
 8005522:	e043      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68b9      	ldr	r1, [r7, #8]
 800552a:	4618      	mov	r0, r3
 800552c:	f000 fcd0 	bl	8005ed0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0208 	orr.w	r2, r2, #8
 800553e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 0204 	bic.w	r2, r2, #4
 800554e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	691a      	ldr	r2, [r3, #16]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005562:	e023      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68b9      	ldr	r1, [r7, #8]
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fd14 	bl	8005f98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800557e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800558e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	021a      	lsls	r2, r3, #8
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80055a4:	e002      	b.n	80055ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	75fb      	strb	r3, [r7, #23]
      break;
 80055aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3718      	adds	r7, #24
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop

080055c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_TIM_ConfigClockSource+0x1c>
 80055d8:	2302      	movs	r3, #2
 80055da:	e0b6      	b.n	800574a <HAL_TIM_ConfigClockSource+0x18a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005606:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005618:	d03e      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0xd8>
 800561a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800561e:	f200 8087 	bhi.w	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005626:	f000 8086 	beq.w	8005736 <HAL_TIM_ConfigClockSource+0x176>
 800562a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800562e:	d87f      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005630:	2b70      	cmp	r3, #112	@ 0x70
 8005632:	d01a      	beq.n	800566a <HAL_TIM_ConfigClockSource+0xaa>
 8005634:	2b70      	cmp	r3, #112	@ 0x70
 8005636:	d87b      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005638:	2b60      	cmp	r3, #96	@ 0x60
 800563a:	d050      	beq.n	80056de <HAL_TIM_ConfigClockSource+0x11e>
 800563c:	2b60      	cmp	r3, #96	@ 0x60
 800563e:	d877      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005640:	2b50      	cmp	r3, #80	@ 0x50
 8005642:	d03c      	beq.n	80056be <HAL_TIM_ConfigClockSource+0xfe>
 8005644:	2b50      	cmp	r3, #80	@ 0x50
 8005646:	d873      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005648:	2b40      	cmp	r3, #64	@ 0x40
 800564a:	d058      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x13e>
 800564c:	2b40      	cmp	r3, #64	@ 0x40
 800564e:	d86f      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005650:	2b30      	cmp	r3, #48	@ 0x30
 8005652:	d064      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15e>
 8005654:	2b30      	cmp	r3, #48	@ 0x30
 8005656:	d86b      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005658:	2b20      	cmp	r3, #32
 800565a:	d060      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15e>
 800565c:	2b20      	cmp	r3, #32
 800565e:	d867      	bhi.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
 8005660:	2b00      	cmp	r3, #0
 8005662:	d05c      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15e>
 8005664:	2b10      	cmp	r3, #16
 8005666:	d05a      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x15e>
 8005668:	e062      	b.n	8005730 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800567a:	f000 fd6d 	bl	8006158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800568c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	609a      	str	r2, [r3, #8]
      break;
 8005696:	e04f      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056a8:	f000 fd56 	bl	8006158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056ba:	609a      	str	r2, [r3, #8]
      break;
 80056bc:	e03c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ca:	461a      	mov	r2, r3
 80056cc:	f000 fcca 	bl	8006064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2150      	movs	r1, #80	@ 0x50
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fd23 	bl	8006122 <TIM_ITRx_SetConfig>
      break;
 80056dc:	e02c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056ea:	461a      	mov	r2, r3
 80056ec:	f000 fce9 	bl	80060c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2160      	movs	r1, #96	@ 0x60
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fd13 	bl	8006122 <TIM_ITRx_SetConfig>
      break;
 80056fc:	e01c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800570a:	461a      	mov	r2, r3
 800570c:	f000 fcaa 	bl	8006064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2140      	movs	r1, #64	@ 0x40
 8005716:	4618      	mov	r0, r3
 8005718:	f000 fd03 	bl	8006122 <TIM_ITRx_SetConfig>
      break;
 800571c:	e00c      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4619      	mov	r1, r3
 8005728:	4610      	mov	r0, r2
 800572a:	f000 fcfa 	bl	8006122 <TIM_ITRx_SetConfig>
      break;
 800572e:	e003      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	73fb      	strb	r3, [r7, #15]
      break;
 8005734:	e000      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005736:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005748:	7bfb      	ldrb	r3, [r7, #15]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800576e:	bf00      	nop
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr

0800577a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800577a:	b480      	push	{r7}
 800577c:	b083      	sub	sp, #12
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005782:	bf00      	nop
 8005784:	370c      	adds	r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800578e:	b480      	push	{r7}
 8005790:	b083      	sub	sp, #12
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005796:	bf00      	nop
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b083      	sub	sp, #12
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057aa:	bf00      	nop
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b084      	sub	sp, #16
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d107      	bne.n	80057f2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2201      	movs	r2, #1
 80057e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057f0:	e02a      	b.n	8005848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d107      	bne.n	800580c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2202      	movs	r2, #2
 8005800:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800580a:	e01d      	b.n	8005848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	429a      	cmp	r2, r3
 8005814:	d107      	bne.n	8005826 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2204      	movs	r2, #4
 800581a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005824:	e010      	b.n	8005848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	429a      	cmp	r2, r3
 800582e:	d107      	bne.n	8005840 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2208      	movs	r2, #8
 8005834:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2201      	movs	r2, #1
 800583a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800583e:	e003      	b.n	8005848 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff ffb4 	bl	80057b6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
}
 8005854:	bf00      	nop
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005868:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	429a      	cmp	r2, r3
 8005872:	d10b      	bne.n	800588c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2201      	movs	r2, #1
 8005878:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d136      	bne.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800588a:	e031      	b.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	429a      	cmp	r2, r3
 8005894:	d10b      	bne.n	80058ae <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2202      	movs	r2, #2
 800589a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d125      	bne.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058ac:	e020      	b.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d10b      	bne.n	80058d0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2204      	movs	r2, #4
 80058bc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d114      	bne.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058ce:	e00f      	b.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d10a      	bne.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2208      	movs	r2, #8
 80058de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d103      	bne.n	80058f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f7fa fc83 	bl	80001fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	771a      	strb	r2, [r3, #28]
}
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	429a      	cmp	r2, r3
 800591a:	d103      	bne.n	8005924 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2201      	movs	r2, #1
 8005920:	771a      	strb	r2, [r3, #28]
 8005922:	e019      	b.n	8005958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	429a      	cmp	r2, r3
 800592c:	d103      	bne.n	8005936 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2202      	movs	r2, #2
 8005932:	771a      	strb	r2, [r3, #28]
 8005934:	e010      	b.n	8005958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	429a      	cmp	r2, r3
 800593e:	d103      	bne.n	8005948 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2204      	movs	r2, #4
 8005944:	771a      	strb	r2, [r3, #28]
 8005946:	e007      	b.n	8005958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	429a      	cmp	r2, r3
 8005950:	d102      	bne.n	8005958 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2208      	movs	r2, #8
 8005956:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f7ff ff18 	bl	800578e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	771a      	strb	r2, [r3, #28]
}
 8005964:	bf00      	nop
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a46      	ldr	r2, [pc, #280]	@ (8005a98 <TIM_Base_SetConfig+0x12c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d013      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800598a:	d00f      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a43      	ldr	r2, [pc, #268]	@ (8005a9c <TIM_Base_SetConfig+0x130>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00b      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a42      	ldr	r2, [pc, #264]	@ (8005aa0 <TIM_Base_SetConfig+0x134>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d007      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a41      	ldr	r2, [pc, #260]	@ (8005aa4 <TIM_Base_SetConfig+0x138>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d003      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a40      	ldr	r2, [pc, #256]	@ (8005aa8 <TIM_Base_SetConfig+0x13c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d108      	bne.n	80059be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a35      	ldr	r2, [pc, #212]	@ (8005a98 <TIM_Base_SetConfig+0x12c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d01f      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059cc:	d01b      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a32      	ldr	r2, [pc, #200]	@ (8005a9c <TIM_Base_SetConfig+0x130>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d017      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a31      	ldr	r2, [pc, #196]	@ (8005aa0 <TIM_Base_SetConfig+0x134>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a30      	ldr	r2, [pc, #192]	@ (8005aa4 <TIM_Base_SetConfig+0x138>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d00f      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a2f      	ldr	r2, [pc, #188]	@ (8005aa8 <TIM_Base_SetConfig+0x13c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00b      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a2e      	ldr	r2, [pc, #184]	@ (8005aac <TIM_Base_SetConfig+0x140>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d007      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a2d      	ldr	r2, [pc, #180]	@ (8005ab0 <TIM_Base_SetConfig+0x144>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d003      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a2c      	ldr	r2, [pc, #176]	@ (8005ab4 <TIM_Base_SetConfig+0x148>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d108      	bne.n	8005a18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	689a      	ldr	r2, [r3, #8]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a16      	ldr	r2, [pc, #88]	@ (8005a98 <TIM_Base_SetConfig+0x12c>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d00f      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a18      	ldr	r2, [pc, #96]	@ (8005aa8 <TIM_Base_SetConfig+0x13c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00b      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a17      	ldr	r2, [pc, #92]	@ (8005aac <TIM_Base_SetConfig+0x140>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d007      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a16      	ldr	r2, [pc, #88]	@ (8005ab0 <TIM_Base_SetConfig+0x144>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d003      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a15      	ldr	r2, [pc, #84]	@ (8005ab4 <TIM_Base_SetConfig+0x148>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d103      	bne.n	8005a6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	691a      	ldr	r2, [r3, #16]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d105      	bne.n	8005a8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	f023 0201 	bic.w	r2, r3, #1
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	611a      	str	r2, [r3, #16]
  }
}
 8005a8a:	bf00      	nop
 8005a8c:	3714      	adds	r7, #20
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	40012c00 	.word	0x40012c00
 8005a9c:	40000400 	.word	0x40000400
 8005aa0:	40000800 	.word	0x40000800
 8005aa4:	40000c00 	.word	0x40000c00
 8005aa8:	40013400 	.word	0x40013400
 8005aac:	40014000 	.word	0x40014000
 8005ab0:	40014400 	.word	0x40014400
 8005ab4:	40014800 	.word	0x40014800

08005ab8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	f023 0201 	bic.w	r2, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f023 0303 	bic.w	r3, r3, #3
 8005af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f023 0302 	bic.w	r3, r3, #2
 8005b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a2c      	ldr	r2, [pc, #176]	@ (8005bc4 <TIM_OC1_SetConfig+0x10c>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d00f      	beq.n	8005b38 <TIM_OC1_SetConfig+0x80>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc8 <TIM_OC1_SetConfig+0x110>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00b      	beq.n	8005b38 <TIM_OC1_SetConfig+0x80>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a2a      	ldr	r2, [pc, #168]	@ (8005bcc <TIM_OC1_SetConfig+0x114>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d007      	beq.n	8005b38 <TIM_OC1_SetConfig+0x80>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a29      	ldr	r2, [pc, #164]	@ (8005bd0 <TIM_OC1_SetConfig+0x118>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d003      	beq.n	8005b38 <TIM_OC1_SetConfig+0x80>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a28      	ldr	r2, [pc, #160]	@ (8005bd4 <TIM_OC1_SetConfig+0x11c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d10c      	bne.n	8005b52 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f023 0308 	bic.w	r3, r3, #8
 8005b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 0304 	bic.w	r3, r3, #4
 8005b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a1b      	ldr	r2, [pc, #108]	@ (8005bc4 <TIM_OC1_SetConfig+0x10c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00f      	beq.n	8005b7a <TIM_OC1_SetConfig+0xc2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005bc8 <TIM_OC1_SetConfig+0x110>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d00b      	beq.n	8005b7a <TIM_OC1_SetConfig+0xc2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a19      	ldr	r2, [pc, #100]	@ (8005bcc <TIM_OC1_SetConfig+0x114>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d007      	beq.n	8005b7a <TIM_OC1_SetConfig+0xc2>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a18      	ldr	r2, [pc, #96]	@ (8005bd0 <TIM_OC1_SetConfig+0x118>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d003      	beq.n	8005b7a <TIM_OC1_SetConfig+0xc2>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a17      	ldr	r2, [pc, #92]	@ (8005bd4 <TIM_OC1_SetConfig+0x11c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	621a      	str	r2, [r3, #32]
}
 8005bb8:	bf00      	nop
 8005bba:	371c      	adds	r7, #28
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	40012c00 	.word	0x40012c00
 8005bc8:	40013400 	.word	0x40013400
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40014400 	.word	0x40014400
 8005bd4:	40014800 	.word	0x40014800

08005bd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b087      	sub	sp, #28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	f023 0210 	bic.w	r2, r3, #16
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	021b      	lsls	r3, r3, #8
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f023 0320 	bic.w	r3, r3, #32
 8005c26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	011b      	lsls	r3, r3, #4
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a28      	ldr	r2, [pc, #160]	@ (8005cd8 <TIM_OC2_SetConfig+0x100>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d003      	beq.n	8005c44 <TIM_OC2_SetConfig+0x6c>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a27      	ldr	r2, [pc, #156]	@ (8005cdc <TIM_OC2_SetConfig+0x104>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d10d      	bne.n	8005c60 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	011b      	lsls	r3, r3, #4
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a1d      	ldr	r2, [pc, #116]	@ (8005cd8 <TIM_OC2_SetConfig+0x100>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d00f      	beq.n	8005c88 <TIM_OC2_SetConfig+0xb0>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <TIM_OC2_SetConfig+0x104>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00b      	beq.n	8005c88 <TIM_OC2_SetConfig+0xb0>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce0 <TIM_OC2_SetConfig+0x108>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d007      	beq.n	8005c88 <TIM_OC2_SetConfig+0xb0>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ce4 <TIM_OC2_SetConfig+0x10c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <TIM_OC2_SetConfig+0xb0>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a19      	ldr	r2, [pc, #100]	@ (8005ce8 <TIM_OC2_SetConfig+0x110>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d113      	bne.n	8005cb0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	621a      	str	r2, [r3, #32]
}
 8005cca:	bf00      	nop
 8005ccc:	371c      	adds	r7, #28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40012c00 	.word	0x40012c00
 8005cdc:	40013400 	.word	0x40013400
 8005ce0:	40014000 	.word	0x40014000
 8005ce4:	40014400 	.word	0x40014400
 8005ce8:	40014800 	.word	0x40014800

08005cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0303 	bic.w	r3, r3, #3
 8005d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	021b      	lsls	r3, r3, #8
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a27      	ldr	r2, [pc, #156]	@ (8005de8 <TIM_OC3_SetConfig+0xfc>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d003      	beq.n	8005d56 <TIM_OC3_SetConfig+0x6a>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a26      	ldr	r2, [pc, #152]	@ (8005dec <TIM_OC3_SetConfig+0x100>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d10d      	bne.n	8005d72 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	021b      	lsls	r3, r3, #8
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a1c      	ldr	r2, [pc, #112]	@ (8005de8 <TIM_OC3_SetConfig+0xfc>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d00f      	beq.n	8005d9a <TIM_OC3_SetConfig+0xae>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dec <TIM_OC3_SetConfig+0x100>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d00b      	beq.n	8005d9a <TIM_OC3_SetConfig+0xae>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a1a      	ldr	r2, [pc, #104]	@ (8005df0 <TIM_OC3_SetConfig+0x104>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d007      	beq.n	8005d9a <TIM_OC3_SetConfig+0xae>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a19      	ldr	r2, [pc, #100]	@ (8005df4 <TIM_OC3_SetConfig+0x108>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d003      	beq.n	8005d9a <TIM_OC3_SetConfig+0xae>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a18      	ldr	r2, [pc, #96]	@ (8005df8 <TIM_OC3_SetConfig+0x10c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d113      	bne.n	8005dc2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	621a      	str	r2, [r3, #32]
}
 8005ddc:	bf00      	nop
 8005dde:	371c      	adds	r7, #28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	40012c00 	.word	0x40012c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40014000 	.word	0x40014000
 8005df4:	40014400 	.word	0x40014400
 8005df8:	40014800 	.word	0x40014800

08005dfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	021b      	lsls	r3, r3, #8
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	031b      	lsls	r3, r3, #12
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a18      	ldr	r2, [pc, #96]	@ (8005ebc <TIM_OC4_SetConfig+0xc0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00f      	beq.n	8005e80 <TIM_OC4_SetConfig+0x84>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a17      	ldr	r2, [pc, #92]	@ (8005ec0 <TIM_OC4_SetConfig+0xc4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00b      	beq.n	8005e80 <TIM_OC4_SetConfig+0x84>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a16      	ldr	r2, [pc, #88]	@ (8005ec4 <TIM_OC4_SetConfig+0xc8>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d007      	beq.n	8005e80 <TIM_OC4_SetConfig+0x84>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a15      	ldr	r2, [pc, #84]	@ (8005ec8 <TIM_OC4_SetConfig+0xcc>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d003      	beq.n	8005e80 <TIM_OC4_SetConfig+0x84>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a14      	ldr	r2, [pc, #80]	@ (8005ecc <TIM_OC4_SetConfig+0xd0>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d109      	bne.n	8005e94 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	019b      	lsls	r3, r3, #6
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	621a      	str	r2, [r3, #32]
}
 8005eae:	bf00      	nop
 8005eb0:	371c      	adds	r7, #28
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40012c00 	.word	0x40012c00
 8005ec0:	40013400 	.word	0x40013400
 8005ec4:	40014000 	.word	0x40014000
 8005ec8:	40014400 	.word	0x40014400
 8005ecc:	40014800 	.word	0x40014800

08005ed0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	041b      	lsls	r3, r3, #16
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a17      	ldr	r2, [pc, #92]	@ (8005f84 <TIM_OC5_SetConfig+0xb4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d00f      	beq.n	8005f4a <TIM_OC5_SetConfig+0x7a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a16      	ldr	r2, [pc, #88]	@ (8005f88 <TIM_OC5_SetConfig+0xb8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d00b      	beq.n	8005f4a <TIM_OC5_SetConfig+0x7a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a15      	ldr	r2, [pc, #84]	@ (8005f8c <TIM_OC5_SetConfig+0xbc>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d007      	beq.n	8005f4a <TIM_OC5_SetConfig+0x7a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a14      	ldr	r2, [pc, #80]	@ (8005f90 <TIM_OC5_SetConfig+0xc0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d003      	beq.n	8005f4a <TIM_OC5_SetConfig+0x7a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a13      	ldr	r2, [pc, #76]	@ (8005f94 <TIM_OC5_SetConfig+0xc4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d109      	bne.n	8005f5e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f50:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	021b      	lsls	r3, r3, #8
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	621a      	str	r2, [r3, #32]
}
 8005f78:	bf00      	nop
 8005f7a:	371c      	adds	r7, #28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	40012c00 	.word	0x40012c00
 8005f88:	40013400 	.word	0x40013400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400
 8005f94:	40014800 	.word	0x40014800

08005f98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	021b      	lsls	r3, r3, #8
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	051b      	lsls	r3, r3, #20
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a18      	ldr	r2, [pc, #96]	@ (8006050 <TIM_OC6_SetConfig+0xb8>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d00f      	beq.n	8006014 <TIM_OC6_SetConfig+0x7c>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a17      	ldr	r2, [pc, #92]	@ (8006054 <TIM_OC6_SetConfig+0xbc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00b      	beq.n	8006014 <TIM_OC6_SetConfig+0x7c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a16      	ldr	r2, [pc, #88]	@ (8006058 <TIM_OC6_SetConfig+0xc0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d007      	beq.n	8006014 <TIM_OC6_SetConfig+0x7c>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a15      	ldr	r2, [pc, #84]	@ (800605c <TIM_OC6_SetConfig+0xc4>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d003      	beq.n	8006014 <TIM_OC6_SetConfig+0x7c>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a14      	ldr	r2, [pc, #80]	@ (8006060 <TIM_OC6_SetConfig+0xc8>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d109      	bne.n	8006028 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800601a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	029b      	lsls	r3, r3, #10
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	4313      	orrs	r3, r2
 8006026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	621a      	str	r2, [r3, #32]
}
 8006042:	bf00      	nop
 8006044:	371c      	adds	r7, #28
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	40012c00 	.word	0x40012c00
 8006054:	40013400 	.word	0x40013400
 8006058:	40014000 	.word	0x40014000
 800605c:	40014400 	.word	0x40014400
 8006060:	40014800 	.word	0x40014800

08006064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006064:	b480      	push	{r7}
 8006066:	b087      	sub	sp, #28
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	f023 0201 	bic.w	r2, r3, #1
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800608e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f023 030a 	bic.w	r3, r3, #10
 80060a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	621a      	str	r2, [r3, #32]
}
 80060b6:	bf00      	nop
 80060b8:	371c      	adds	r7, #28
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b087      	sub	sp, #28
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	60f8      	str	r0, [r7, #12]
 80060ca:	60b9      	str	r1, [r7, #8]
 80060cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	f023 0210 	bic.w	r2, r3, #16
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	031b      	lsls	r3, r3, #12
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	011b      	lsls	r3, r3, #4
 8006104:	697a      	ldr	r2, [r7, #20]
 8006106:	4313      	orrs	r3, r2
 8006108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	621a      	str	r2, [r3, #32]
}
 8006116:	bf00      	nop
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006122:	b480      	push	{r7}
 8006124:	b085      	sub	sp, #20
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
 800612a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	f043 0307 	orr.w	r3, r3, #7
 8006144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	609a      	str	r2, [r3, #8]
}
 800614c:	bf00      	nop
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	021a      	lsls	r2, r3, #8
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	431a      	orrs	r2, r3
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	4313      	orrs	r3, r2
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	4313      	orrs	r3, r2
 8006184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	609a      	str	r2, [r3, #8]
}
 800618c:	bf00      	nop
 800618e:	371c      	adds	r7, #28
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f003 031f 	and.w	r3, r3, #31
 80061aa:	2201      	movs	r2, #1
 80061ac:	fa02 f303 	lsl.w	r3, r2, r3
 80061b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6a1a      	ldr	r2, [r3, #32]
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	43db      	mvns	r3, r3
 80061ba:	401a      	ands	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6a1a      	ldr	r2, [r3, #32]
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f003 031f 	and.w	r3, r3, #31
 80061ca:	6879      	ldr	r1, [r7, #4]
 80061cc:	fa01 f303 	lsl.w	r3, r1, r3
 80061d0:	431a      	orrs	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	621a      	str	r2, [r3, #32]
}
 80061d6:	bf00      	nop
 80061d8:	371c      	adds	r7, #28
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
	...

080061e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061f8:	2302      	movs	r3, #2
 80061fa:	e068      	b.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a2e      	ldr	r2, [pc, #184]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d004      	beq.n	8006230 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a2d      	ldr	r2, [pc, #180]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d108      	bne.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006236:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	4313      	orrs	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006248:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	4313      	orrs	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a1e      	ldr	r2, [pc, #120]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d01d      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800626e:	d018      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a1b      	ldr	r2, [pc, #108]	@ (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d013      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1a      	ldr	r2, [pc, #104]	@ (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d00e      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a18      	ldr	r2, [pc, #96]	@ (80062ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d009      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a13      	ldr	r2, [pc, #76]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d004      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a14      	ldr	r2, [pc, #80]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d10c      	bne.n	80062bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	40012c00 	.word	0x40012c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40000400 	.word	0x40000400
 80062e8:	40000800 	.word	0x40000800
 80062ec:	40000c00 	.word	0x40000c00
 80062f0:	40014000 	.word	0x40014000

080062f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <memset>:
 8006330:	4402      	add	r2, r0
 8006332:	4603      	mov	r3, r0
 8006334:	4293      	cmp	r3, r2
 8006336:	d100      	bne.n	800633a <memset+0xa>
 8006338:	4770      	bx	lr
 800633a:	f803 1b01 	strb.w	r1, [r3], #1
 800633e:	e7f9      	b.n	8006334 <memset+0x4>

08006340 <__libc_init_array>:
 8006340:	b570      	push	{r4, r5, r6, lr}
 8006342:	4d0d      	ldr	r5, [pc, #52]	@ (8006378 <__libc_init_array+0x38>)
 8006344:	4c0d      	ldr	r4, [pc, #52]	@ (800637c <__libc_init_array+0x3c>)
 8006346:	1b64      	subs	r4, r4, r5
 8006348:	10a4      	asrs	r4, r4, #2
 800634a:	2600      	movs	r6, #0
 800634c:	42a6      	cmp	r6, r4
 800634e:	d109      	bne.n	8006364 <__libc_init_array+0x24>
 8006350:	4d0b      	ldr	r5, [pc, #44]	@ (8006380 <__libc_init_array+0x40>)
 8006352:	4c0c      	ldr	r4, [pc, #48]	@ (8006384 <__libc_init_array+0x44>)
 8006354:	f000 f818 	bl	8006388 <_init>
 8006358:	1b64      	subs	r4, r4, r5
 800635a:	10a4      	asrs	r4, r4, #2
 800635c:	2600      	movs	r6, #0
 800635e:	42a6      	cmp	r6, r4
 8006360:	d105      	bne.n	800636e <__libc_init_array+0x2e>
 8006362:	bd70      	pop	{r4, r5, r6, pc}
 8006364:	f855 3b04 	ldr.w	r3, [r5], #4
 8006368:	4798      	blx	r3
 800636a:	3601      	adds	r6, #1
 800636c:	e7ee      	b.n	800634c <__libc_init_array+0xc>
 800636e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006372:	4798      	blx	r3
 8006374:	3601      	adds	r6, #1
 8006376:	e7f2      	b.n	800635e <__libc_init_array+0x1e>
 8006378:	080063e0 	.word	0x080063e0
 800637c:	080063e0 	.word	0x080063e0
 8006380:	080063e0 	.word	0x080063e0
 8006384:	080063e4 	.word	0x080063e4

08006388 <_init>:
 8006388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800638a:	bf00      	nop
 800638c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638e:	bc08      	pop	{r3}
 8006390:	469e      	mov	lr, r3
 8006392:	4770      	bx	lr

08006394 <_fini>:
 8006394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006396:	bf00      	nop
 8006398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800639a:	bc08      	pop	{r3}
 800639c:	469e      	mov	lr, r3
 800639e:	4770      	bx	lr
