# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -t 10ps TBALU.TEST -voptargs="+acc" 
# Start time: 17:22:18 on Mar 21,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'TBALU' at "TBALU".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:22:18 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.alu_test
# vsim work.alu_test 
# Start time: 17:24:25 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading work.alu_test#1
# Loading work.tbalu(test)#1
# Loading ieee.math_real(body)
# Loading work.cfg_alu_behavioral#1
# Loading work.alu(behavior)#1
run 50 ns
add wave * 
# ** UI-Msg: (vish-4014) No objects found matching '*'.
vsim work.cfg_alu_behavioral
# End time: 17:25:04 on Mar 21,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim work.cfg_alu_behavioral 
# Start time: 17:25:04 on Mar 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading ieee.math_real(body)
# Loading work.cfg_alu_behavioral#1
# Loading work.alu(behavior)#1
add wave *
run 50 ns 
vsim work.cfg_alu_behavioral
# End time: 17:28:33 on Mar 21,2023, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# vsim work.cfg_alu_behavioral 
# Start time: 17:28:33 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading ieee.math_real(body)
# Loading work.cfg_alu_behavioral#1
# Loading work.alu(behavior)#1
add wave *
run 50 ns
vsim work.tbalu
# End time: 17:29:42 on Mar 21,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim work.tbalu 
# Start time: 17:29:42 on Mar 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading ieee.math_real(body)
# Loading work.tbalu(test)#1
add wave *
run 50 ns
echo N
# N
print N
# ambiguous command name "print": print_dbg_time print_stacktrace printarray printenv
./compile
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:42:54 on Mar 21,2023
# vcom constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 17:42:55 on Mar 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:42:55 on Mar 21,2023
# vcom alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 17:42:55 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:42:55 on Mar 21,2023
# vcom alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# End time: 17:42:55 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:42:55 on Mar 21,2023
# vcom tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Compiling entity TBALU
# -- Compiling architecture TEST of TBALU
<<<<<<< HEAD
# -- Compiling configuration ALU_TEST
# -- Loading entity TBALU
# -- Loading architecture TEST of TBALU
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading entity ALU
# -- Loading configuration cfg_alu_behavioral
# End time: 15:55:15 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.tbalu -voptargs=+acc
# End time: 15:55:25 on Mar 21,2023, Elapsed time: 0:23:04
# Errors: 0, Warnings: 0
# vsim -t 10ps work.tbalu -voptargs="+acc" 
# Start time: 15:55:25 on Mar 21,2023
=======
# ** Error (suppressible): tb_alu.vhd(40): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error (suppressible): tb_alu.vhd(41): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Note: tb_alu.vhd(54): VHDL Compiler exiting
# End time: 17:42:55 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
./compile
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:43:41 on Mar 21,2023
# vcom constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 17:43:41 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:43:41 on Mar 21,2023
# vcom alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 17:43:41 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:43:41 on Mar 21,2023
# vcom alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# End time: 17:43:42 on Mar 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
#  
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:43:42 on Mar 21,2023
# vcom tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Compiling entity TBALU
# -- Compiling architecture TEST of TBALU
# -- Compiling configuration ALU_TEST
# -- Loading entity TBALU
# -- Loading architecture TEST of TBALU
# -- Loading package MATH_REAL
# -- Loading entity ALU
# -- Loading configuration cfg_alu_behavioral
# End time: 17:43:42 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
>>>>>>> 81988d3... test
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
<<<<<<< HEAD
# Loading work.tbalu(test)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.alu(behavior)#1
run 30 ns
add wave * 
run 30 ns
vsim -t 10ps work.tbalu -voptargs=+acc
# End time: 15:56:36 on Mar 21,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -t 10ps work.tbalu -voptargs="+acc" 
# Start time: 15:56:36 on Mar 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading work.tbalu(test)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.alu(behavior)#1
add wave *
run 30 ns
=======
# Loading ieee.math_real(body)
# Loading work.tbalu(test)#1
run 50 ns
# Break in Process P_ALU at alu.vhd line 47
run 50 ns
# End time: 18:09:07 on Mar 21,2023, Elapsed time: 0:39:25
# Errors: 0, Warnings: 0
>>>>>>> 81988d3... test
