<html><body><samp><pre>
<!@TC:1573700500>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1573700500> | Running in 64-bit mode 
File D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\impl_led_fsm_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v:28:7:28:18:@N:NF107:@XP_MSG">led_fsm_top.v(28)</a><!@TM:1573700500> | Selected library: work cell: led_fsm_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v:28:7:28:18:@N:NF107:@XP_MSG">led_fsm_top.v(28)</a><!@TM:1573700500> | Selected library: work cell: led_fsm_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 14 11:01:40 2019

###########################################################]

</pre></samp></body></html>
