Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 28 11:14:35 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_proj_timing_summary_routed.rpt -pb final_proj_timing_summary_routed.pb -rpx final_proj_timing_summary_routed.rpx -warn_on_violation
| Design       : final_proj
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         91          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               6           
TIMING-18  Warning           Missing input or output delay                       29          
TIMING-20  Warning           Non-clocked latch                                   2           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (200)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: segt1/slow_tim_reg_reg/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: ust1/slow_tim_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/xCount_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_instance/v1/yCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (200)
--------------------------------------------------
 There are 200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.865      -14.633                     13                  206        0.096        0.000                      0                  206        3.000        0.000                       0                   173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
sys_clk_pin                            {0.000 5.000}      10.000          100.000         
vga_instance/v1/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0                   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                 -1.865      -14.633                     13                  164        0.096        0.000                      0                  164        4.500        0.000                       0                   147  
vga_instance/v1/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        34.566        0.000                      0                   42        0.180        0.000                      0                   42       19.341        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -1.865ns,  Total Violation      -14.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 vga_instance/Distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[33][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.818ns  (logic 5.510ns (46.624%)  route 6.308ns (53.376%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.710     5.312    vga_instance/CLK
    SLICE_X3Y102         FDRE                                         r  vga_instance/Distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  vga_instance/Distance_reg[2]/Q
                         net (fo=21, routed)          0.741     6.510    vga_instance/Distance[2]
    SLICE_X2Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  vga_instance/text[33][0]_i_115/O
                         net (fo=1, routed)           0.000     6.634    vga_instance/text[33][0]_i_115_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.014 r  vga_instance/text_reg[33][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_instance/text_reg[33][0]_i_108_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  vga_instance/text_reg[33][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.131    vga_instance/text_reg[33][0]_i_109_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.446 r  vga_instance/text_reg[33][0]_i_83/O[3]
                         net (fo=4, routed)           0.634     8.080    vga_instance/text_reg[33][0]_i_83_n_4
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.307     8.387 r  vga_instance/text[33][0]_i_85/O
                         net (fo=1, routed)           0.162     8.549    vga_instance/text[33][0]_i_85_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     8.673 r  vga_instance/text[33][0]_i_43/O
                         net (fo=2, routed)           0.463     9.136    vga_instance/text[33][0]_i_43_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.260 r  vga_instance/text[33][0]_i_47/O
                         net (fo=1, routed)           0.000     9.260    vga_instance/text[33][0]_i_47_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.658 r  vga_instance/text_reg[33][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.658    vga_instance/text_reg[33][0]_i_14_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  vga_instance/text_reg[33][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.772    vga_instance/text_reg[33][0]_i_4_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  vga_instance/text_reg[33][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.886    vga_instance/text_reg[33][3]_i_13_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.108 r  vga_instance/text_reg[33][3]_i_15/O[0]
                         net (fo=12, routed)          0.796    10.904    vga_instance/text_reg[33][3]_i_15_n_7
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.299    11.203 r  vga_instance/text[33][0]_i_36/O
                         net (fo=1, routed)           0.323    11.526    vga_instance/text[33][0]_i_36_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.052 r  vga_instance/text_reg[33][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.052    vga_instance/text_reg[33][0]_i_8_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.274 r  vga_instance/text_reg[33][0]_i_3/O[0]
                         net (fo=3, routed)           0.634    12.908    vga_instance/text_reg[33][0]_i_3_n_7
    SLICE_X6Y105         LUT4 (Prop_lut4_I1_O)        0.299    13.207 r  vga_instance/text[33][0]_i_28/O
                         net (fo=1, routed)           0.000    13.207    vga_instance/text[33][0]_i_28_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.583 r  vga_instance/text_reg[33][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.583    vga_instance/text_reg[33][0]_i_5_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.837 r  vga_instance/text_reg[33][0]_i_2/CO[0]
                         net (fo=6, routed)           0.542    14.379    vga_instance/text_reg[33][0]_i_2_n_3
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.367    14.746 r  vga_instance/text[33][3]_i_16_comp/O
                         net (fo=4, routed)           0.321    15.067    vga_instance/text[33][3]_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I3_O)        0.124    15.191 r  vga_instance/text[33][3]_i_8/O
                         net (fo=3, routed)           0.858    16.049    vga_instance/text[33][3]_i_8_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  vga_instance/text[33][3]_i_3/O
                         net (fo=3, routed)           0.834    17.006    vga_instance/text[33][3]_i_3_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I0_O)        0.124    17.130 r  vga_instance/text[33][1]_i_1/O
                         net (fo=1, routed)           0.000    17.130    vga_instance/p_5_in[1]
    SLICE_X7Y105         FDRE                                         r  vga_instance/text_reg[33][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.587    15.009    vga_instance/CLK
    SLICE_X7Y105         FDRE                                         r  vga_instance/text_reg[33][1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.032    15.265    vga_instance/text_reg[33][1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -17.130    
  -------------------------------------------------------------------
                         slack                                 -1.865    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 vga_instance/centerDistance_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.732ns  (logic 5.957ns (50.776%)  route 5.775ns (49.224%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.631     5.233    vga_instance/CLK
    SLICE_X15Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  vga_instance/centerDistance_reg[1]_replica/Q
                         net (fo=4, routed)           0.577     6.266    vga_instance/centerDistance[1]_repN
    SLICE_X12Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  vga_instance/text[20][0]_i_116/O
                         net (fo=1, routed)           0.000     6.390    vga_instance/text[20][0]_i_116_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.923 r  vga_instance/text_reg[20][0]_i_108/CO[3]
                         net (fo=1, routed)           0.001     6.924    vga_instance/text_reg[20][0]_i_108_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  vga_instance/text_reg[20][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.041    vga_instance/text_reg[20][0]_i_109_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  vga_instance/text_reg[20][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.158    vga_instance/text_reg[20][0]_i_83_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  vga_instance/text_reg[20][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.275    vga_instance/text_reg[20][0]_i_50_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.494 r  vga_instance/text_reg[20][0]_i_56/O[0]
                         net (fo=4, routed)           0.351     7.844    vga_instance/text_reg[20][0]_i_56_n_7
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.295     8.139 r  vga_instance/text[20][0]_i_51/O
                         net (fo=1, routed)           0.302     8.441    vga_instance/text[20][0]_i_51_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.565 r  vga_instance/text[20][0]_i_15/O
                         net (fo=2, routed)           0.729     9.294    vga_instance/text[20][0]_i_15_n_0
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  vga_instance/text[20][0]_i_19/O
                         net (fo=1, routed)           0.000     9.418    vga_instance/text[20][0]_i_19_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  vga_instance/text_reg[20][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.819    vga_instance/text_reg[20][0]_i_4_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  vga_instance/text_reg[20][3]_i_12/O[1]
                         net (fo=14, routed)          0.904    11.057    vga_instance/text_reg[20][3]_i_12_n_6
    SLICE_X9Y104         LUT4 (Prop_lut4_I1_O)        0.303    11.360 r  vga_instance/text[20][0]_i_74/O
                         net (fo=1, routed)           0.000    11.360    vga_instance/text[20][0]_i_74_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  vga_instance/text_reg[20][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.910    vga_instance/text_reg[20][0]_i_32_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.244 r  vga_instance/text_reg[20][0]_i_8/O[1]
                         net (fo=3, routed)           0.585    12.828    vga_instance/text_reg[20][0]_i_8_n_6
    SLICE_X10Y105        LUT4 (Prop_lut4_I1_O)        0.303    13.131 r  vga_instance/text[20][0]_i_31/O
                         net (fo=1, routed)           0.000    13.131    vga_instance/text[20][0]_i_31_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.644 r  vga_instance/text_reg[20][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.644    vga_instance/text_reg[20][0]_i_5_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.898 r  vga_instance/text_reg[20][0]_i_2/CO[0]
                         net (fo=7, routed)           0.495    14.394    vga_instance/text_reg[20][0]_i_2_n_3
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.367    14.761 r  vga_instance/text[20][3]_i_13/O
                         net (fo=2, routed)           0.456    15.216    vga_instance/text[20][3]_i_13_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.124    15.340 r  vga_instance/text[20][3]_i_3/O
                         net (fo=6, routed)           0.775    16.115    vga_instance/text[20][3]_i_3_n_0
    SLICE_X8Y107         LUT3 (Prop_lut3_I1_O)        0.124    16.240 r  vga_instance/text[20][3]_i_6/O
                         net (fo=3, routed)           0.602    16.841    vga_instance/text[20][3]_i_6_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124    16.965 r  vga_instance/text[20][2]_i_1/O
                         net (fo=1, routed)           0.000    16.965    vga_instance/p_1_in[2]
    SLICE_X11Y107        FDRE                                         r  vga_instance/text_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.510    14.932    vga_instance/CLK
    SLICE_X11Y107        FDRE                                         r  vga_instance/text_reg[20][2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y107        FDRE (Setup_fdre_C_D)        0.032    15.188    vga_instance/text_reg[20][2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -16.965    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 vga_instance/centerDistance_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[20][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.729ns  (logic 5.957ns (50.789%)  route 5.772ns (49.211%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.631     5.233    vga_instance/CLK
    SLICE_X15Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  vga_instance/centerDistance_reg[1]_replica/Q
                         net (fo=4, routed)           0.577     6.266    vga_instance/centerDistance[1]_repN
    SLICE_X12Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  vga_instance/text[20][0]_i_116/O
                         net (fo=1, routed)           0.000     6.390    vga_instance/text[20][0]_i_116_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.923 r  vga_instance/text_reg[20][0]_i_108/CO[3]
                         net (fo=1, routed)           0.001     6.924    vga_instance/text_reg[20][0]_i_108_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  vga_instance/text_reg[20][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.041    vga_instance/text_reg[20][0]_i_109_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  vga_instance/text_reg[20][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.158    vga_instance/text_reg[20][0]_i_83_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  vga_instance/text_reg[20][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.275    vga_instance/text_reg[20][0]_i_50_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.494 r  vga_instance/text_reg[20][0]_i_56/O[0]
                         net (fo=4, routed)           0.351     7.844    vga_instance/text_reg[20][0]_i_56_n_7
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.295     8.139 r  vga_instance/text[20][0]_i_51/O
                         net (fo=1, routed)           0.302     8.441    vga_instance/text[20][0]_i_51_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.565 r  vga_instance/text[20][0]_i_15/O
                         net (fo=2, routed)           0.729     9.294    vga_instance/text[20][0]_i_15_n_0
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  vga_instance/text[20][0]_i_19/O
                         net (fo=1, routed)           0.000     9.418    vga_instance/text[20][0]_i_19_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  vga_instance/text_reg[20][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.819    vga_instance/text_reg[20][0]_i_4_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  vga_instance/text_reg[20][3]_i_12/O[1]
                         net (fo=14, routed)          0.904    11.057    vga_instance/text_reg[20][3]_i_12_n_6
    SLICE_X9Y104         LUT4 (Prop_lut4_I1_O)        0.303    11.360 r  vga_instance/text[20][0]_i_74/O
                         net (fo=1, routed)           0.000    11.360    vga_instance/text[20][0]_i_74_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  vga_instance/text_reg[20][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.910    vga_instance/text_reg[20][0]_i_32_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.244 r  vga_instance/text_reg[20][0]_i_8/O[1]
                         net (fo=3, routed)           0.585    12.828    vga_instance/text_reg[20][0]_i_8_n_6
    SLICE_X10Y105        LUT4 (Prop_lut4_I1_O)        0.303    13.131 r  vga_instance/text[20][0]_i_31/O
                         net (fo=1, routed)           0.000    13.131    vga_instance/text[20][0]_i_31_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.644 r  vga_instance/text_reg[20][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.644    vga_instance/text_reg[20][0]_i_5_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.898 r  vga_instance/text_reg[20][0]_i_2/CO[0]
                         net (fo=7, routed)           0.495    14.394    vga_instance/text_reg[20][0]_i_2_n_3
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.367    14.761 r  vga_instance/text[20][3]_i_13/O
                         net (fo=2, routed)           0.456    15.216    vga_instance/text[20][3]_i_13_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I2_O)        0.124    15.340 r  vga_instance/text[20][3]_i_3/O
                         net (fo=6, routed)           0.775    16.115    vga_instance/text[20][3]_i_3_n_0
    SLICE_X8Y107         LUT3 (Prop_lut3_I1_O)        0.124    16.240 r  vga_instance/text[20][3]_i_6/O
                         net (fo=3, routed)           0.599    16.838    vga_instance/text[20][3]_i_6_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    16.962 r  vga_instance/text[20][1]_i_1/O
                         net (fo=1, routed)           0.000    16.962    vga_instance/p_1_in[1]
    SLICE_X11Y107        FDRE                                         r  vga_instance/text_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.510    14.932    vga_instance/CLK
    SLICE_X11Y107        FDRE                                         r  vga_instance/text_reg[20][1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y107        FDRE (Setup_fdre_C_D)        0.031    15.187    vga_instance/text_reg[20][1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -16.962    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 vga_instance/centerDistance_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.738ns  (logic 5.957ns (50.748%)  route 5.781ns (49.252%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.631     5.233    vga_instance/CLK
    SLICE_X15Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  vga_instance/centerDistance_reg[1]_replica/Q
                         net (fo=4, routed)           0.577     6.266    vga_instance/centerDistance[1]_repN
    SLICE_X12Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.390 r  vga_instance/text[20][0]_i_116/O
                         net (fo=1, routed)           0.000     6.390    vga_instance/text[20][0]_i_116_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.923 r  vga_instance/text_reg[20][0]_i_108/CO[3]
                         net (fo=1, routed)           0.001     6.924    vga_instance/text_reg[20][0]_i_108_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  vga_instance/text_reg[20][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.041    vga_instance/text_reg[20][0]_i_109_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  vga_instance/text_reg[20][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.158    vga_instance/text_reg[20][0]_i_83_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  vga_instance/text_reg[20][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.275    vga_instance/text_reg[20][0]_i_50_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.494 r  vga_instance/text_reg[20][0]_i_56/O[0]
                         net (fo=4, routed)           0.351     7.844    vga_instance/text_reg[20][0]_i_56_n_7
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.295     8.139 r  vga_instance/text[20][0]_i_51/O
                         net (fo=1, routed)           0.302     8.441    vga_instance/text[20][0]_i_51_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.565 r  vga_instance/text[20][0]_i_15/O
                         net (fo=2, routed)           0.729     9.294    vga_instance/text[20][0]_i_15_n_0
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.418 r  vga_instance/text[20][0]_i_19/O
                         net (fo=1, routed)           0.000     9.418    vga_instance/text[20][0]_i_19_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  vga_instance/text_reg[20][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.819    vga_instance/text_reg[20][0]_i_4_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  vga_instance/text_reg[20][3]_i_12/O[1]
                         net (fo=14, routed)          0.904    11.057    vga_instance/text_reg[20][3]_i_12_n_6
    SLICE_X9Y104         LUT4 (Prop_lut4_I1_O)        0.303    11.360 r  vga_instance/text[20][0]_i_74/O
                         net (fo=1, routed)           0.000    11.360    vga_instance/text[20][0]_i_74_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  vga_instance/text_reg[20][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.910    vga_instance/text_reg[20][0]_i_32_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.244 r  vga_instance/text_reg[20][0]_i_8/O[1]
                         net (fo=3, routed)           0.585    12.828    vga_instance/text_reg[20][0]_i_8_n_6
    SLICE_X10Y105        LUT4 (Prop_lut4_I1_O)        0.303    13.131 r  vga_instance/text[20][0]_i_31/O
                         net (fo=1, routed)           0.000    13.131    vga_instance/text[20][0]_i_31_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.644 r  vga_instance/text_reg[20][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.644    vga_instance/text_reg[20][0]_i_5_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.898 r  vga_instance/text_reg[20][0]_i_2/CO[0]
                         net (fo=7, routed)           0.545    14.443    vga_instance/text_reg[20][0]_i_2_n_3
    SLICE_X8Y108         LUT6 (Prop_lut6_I4_O)        0.367    14.810 r  vga_instance/text[20][3]_i_10_comp/O
                         net (fo=4, routed)           0.845    15.655    vga_instance/text[20][3]_i_10_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  vga_instance/text[20][3]_i_8/O
                         net (fo=3, routed)           0.466    16.246    vga_instance/text[20][3]_i_8_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I1_O)        0.124    16.370 r  vga_instance/text[20][3]_i_2/O
                         net (fo=3, routed)           0.478    16.848    vga_instance/text[20][3]_i_2_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124    16.972 r  vga_instance/text[20][3]_i_1/O
                         net (fo=1, routed)           0.000    16.972    vga_instance/p_1_in[3]
    SLICE_X8Y106         FDRE                                         r  vga_instance/text_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.508    14.930    vga_instance/CLK
    SLICE_X8Y106         FDRE                                         r  vga_instance/text_reg[20][3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.079    15.233    vga_instance/text_reg[20][3]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -16.972    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 vga_instance/Distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[33][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.648ns  (logic 5.510ns (47.306%)  route 6.138ns (52.694%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.710     5.312    vga_instance/CLK
    SLICE_X3Y102         FDRE                                         r  vga_instance/Distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  vga_instance/Distance_reg[2]/Q
                         net (fo=21, routed)          0.741     6.510    vga_instance/Distance[2]
    SLICE_X2Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  vga_instance/text[33][0]_i_115/O
                         net (fo=1, routed)           0.000     6.634    vga_instance/text[33][0]_i_115_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.014 r  vga_instance/text_reg[33][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_instance/text_reg[33][0]_i_108_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  vga_instance/text_reg[33][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.131    vga_instance/text_reg[33][0]_i_109_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.446 r  vga_instance/text_reg[33][0]_i_83/O[3]
                         net (fo=4, routed)           0.634     8.080    vga_instance/text_reg[33][0]_i_83_n_4
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.307     8.387 r  vga_instance/text[33][0]_i_85/O
                         net (fo=1, routed)           0.162     8.549    vga_instance/text[33][0]_i_85_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     8.673 r  vga_instance/text[33][0]_i_43/O
                         net (fo=2, routed)           0.463     9.136    vga_instance/text[33][0]_i_43_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.260 r  vga_instance/text[33][0]_i_47/O
                         net (fo=1, routed)           0.000     9.260    vga_instance/text[33][0]_i_47_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.658 r  vga_instance/text_reg[33][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.658    vga_instance/text_reg[33][0]_i_14_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  vga_instance/text_reg[33][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.772    vga_instance/text_reg[33][0]_i_4_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  vga_instance/text_reg[33][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.886    vga_instance/text_reg[33][3]_i_13_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.108 r  vga_instance/text_reg[33][3]_i_15/O[0]
                         net (fo=12, routed)          0.796    10.904    vga_instance/text_reg[33][3]_i_15_n_7
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.299    11.203 r  vga_instance/text[33][0]_i_36/O
                         net (fo=1, routed)           0.323    11.526    vga_instance/text[33][0]_i_36_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.052 r  vga_instance/text_reg[33][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.052    vga_instance/text_reg[33][0]_i_8_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.274 r  vga_instance/text_reg[33][0]_i_3/O[0]
                         net (fo=3, routed)           0.634    12.908    vga_instance/text_reg[33][0]_i_3_n_7
    SLICE_X6Y105         LUT4 (Prop_lut4_I1_O)        0.299    13.207 r  vga_instance/text[33][0]_i_28/O
                         net (fo=1, routed)           0.000    13.207    vga_instance/text[33][0]_i_28_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.583 r  vga_instance/text_reg[33][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.583    vga_instance/text_reg[33][0]_i_5_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.837 r  vga_instance/text_reg[33][0]_i_2/CO[0]
                         net (fo=6, routed)           0.542    14.379    vga_instance/text_reg[33][0]_i_2_n_3
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.367    14.746 r  vga_instance/text[33][3]_i_16_comp/O
                         net (fo=4, routed)           0.437    15.183    vga_instance/text[33][3]_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I5_O)        0.124    15.307 r  vga_instance/text[33][3]_i_9/O
                         net (fo=3, routed)           0.747    16.054    vga_instance/text[33][3]_i_9_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.124    16.178 r  vga_instance/text[33][3]_i_4/O
                         net (fo=3, routed)           0.658    16.836    vga_instance/text[33][3]_i_4_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I2_O)        0.124    16.960 r  vga_instance/text[33][3]_i_1/O
                         net (fo=1, routed)           0.000    16.960    vga_instance/p_5_in[3]
    SLICE_X7Y103         FDRE                                         r  vga_instance/text_reg[33][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.587    15.009    vga_instance/CLK
    SLICE_X7Y103         FDRE                                         r  vga_instance/text_reg[33][3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.029    15.262    vga_instance/text_reg[33][3]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -16.960    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 vga_instance/Distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[33][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 5.510ns (47.845%)  route 6.006ns (52.155%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.710     5.312    vga_instance/CLK
    SLICE_X3Y102         FDRE                                         r  vga_instance/Distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  vga_instance/Distance_reg[2]/Q
                         net (fo=21, routed)          0.741     6.510    vga_instance/Distance[2]
    SLICE_X2Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  vga_instance/text[33][0]_i_115/O
                         net (fo=1, routed)           0.000     6.634    vga_instance/text[33][0]_i_115_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.014 r  vga_instance/text_reg[33][0]_i_108/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_instance/text_reg[33][0]_i_108_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  vga_instance/text_reg[33][0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.131    vga_instance/text_reg[33][0]_i_109_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.446 r  vga_instance/text_reg[33][0]_i_83/O[3]
                         net (fo=4, routed)           0.634     8.080    vga_instance/text_reg[33][0]_i_83_n_4
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.307     8.387 r  vga_instance/text[33][0]_i_85/O
                         net (fo=1, routed)           0.162     8.549    vga_instance/text[33][0]_i_85_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124     8.673 r  vga_instance/text[33][0]_i_43/O
                         net (fo=2, routed)           0.463     9.136    vga_instance/text[33][0]_i_43_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.260 r  vga_instance/text[33][0]_i_47/O
                         net (fo=1, routed)           0.000     9.260    vga_instance/text[33][0]_i_47_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.658 r  vga_instance/text_reg[33][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.658    vga_instance/text_reg[33][0]_i_14_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  vga_instance/text_reg[33][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.772    vga_instance/text_reg[33][0]_i_4_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  vga_instance/text_reg[33][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.886    vga_instance/text_reg[33][3]_i_13_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.108 r  vga_instance/text_reg[33][3]_i_15/O[0]
                         net (fo=12, routed)          0.796    10.904    vga_instance/text_reg[33][3]_i_15_n_7
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.299    11.203 r  vga_instance/text[33][0]_i_36/O
                         net (fo=1, routed)           0.323    11.526    vga_instance/text[33][0]_i_36_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.052 r  vga_instance/text_reg[33][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.052    vga_instance/text_reg[33][0]_i_8_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.274 r  vga_instance/text_reg[33][0]_i_3/O[0]
                         net (fo=3, routed)           0.634    12.908    vga_instance/text_reg[33][0]_i_3_n_7
    SLICE_X6Y105         LUT4 (Prop_lut4_I1_O)        0.299    13.207 r  vga_instance/text[33][0]_i_28/O
                         net (fo=1, routed)           0.000    13.207    vga_instance/text[33][0]_i_28_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.583 r  vga_instance/text_reg[33][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.583    vga_instance/text_reg[33][0]_i_5_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.837 r  vga_instance/text_reg[33][0]_i_2/CO[0]
                         net (fo=6, routed)           0.542    14.379    vga_instance/text_reg[33][0]_i_2_n_3
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.367    14.746 r  vga_instance/text[33][3]_i_16_comp/O
                         net (fo=4, routed)           0.297    15.043    vga_instance/text[33][3]_i_16_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124    15.167 r  vga_instance/text[33][3]_i_12/O
                         net (fo=3, routed)           0.826    15.993    vga_instance/text[33][3]_i_12_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  vga_instance/text[33][3]_i_7/O
                         net (fo=3, routed)           0.588    16.705    vga_instance/text[33][3]_i_7_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.124    16.829 r  vga_instance/text[33][2]_i_1/O
                         net (fo=1, routed)           0.000    16.829    vga_instance/p_5_in[2]
    SLICE_X7Y104         FDRE                                         r  vga_instance/text_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.587    15.009    vga_instance/CLK
    SLICE_X7Y104         FDRE                                         r  vga_instance/text_reg[33][2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.029    15.262    vga_instance/text_reg[33][2]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 vga_instance/Distance_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[32][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.941ns  (logic 4.689ns (42.858%)  route 6.252ns (57.142%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.710     5.312    vga_instance/CLK
    SLICE_X1Y102         FDRE                                         r  vga_instance/Distance_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  vga_instance/Distance_reg[6]_replica/Q
                         net (fo=12, routed)          0.763     6.531    vga_instance/Distance[6]_repN
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  vga_instance/text[32][1]_i_65/O
                         net (fo=1, routed)           0.000     6.655    vga_instance/text[32][1]_i_65_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  vga_instance/text_reg[32][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.205    vga_instance/text_reg[32][1]_i_40_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  vga_instance/text_reg[32][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.319    vga_instance/text_reg[32][1]_i_17_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.632 r  vga_instance/text_reg[32][1]_i_5/O[3]
                         net (fo=21, routed)          0.972     8.603    vga_instance/text_reg[32][1]_i_5_n_4
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.306     8.909 r  vga_instance/text[32][1]_i_75/O
                         net (fo=1, routed)           0.326     9.236    vga_instance/text[32][1]_i_75_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.621 r  vga_instance/text_reg[32][1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.621    vga_instance/text_reg[32][1]_i_66_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.860 r  vga_instance/text_reg[32][1]_i_60/O[2]
                         net (fo=3, routed)           0.527    10.386    vga_instance/text_reg[32][1]_i_60_n_5
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.302    10.688 r  vga_instance/text[32][1]_i_33/O
                         net (fo=1, routed)           0.526    11.214    vga_instance/text[32][1]_i_33_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.721 r  vga_instance/text_reg[32][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.721    vga_instance/text_reg[32][1]_i_15_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.943 r  vga_instance/text_reg[32][1]_i_4/O[0]
                         net (fo=7, routed)           0.669    12.612    vga_instance/text_reg[32][1]_i_4_n_7
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.299    12.911 r  vga_instance/text[32][1]_i_11/O
                         net (fo=1, routed)           0.000    12.911    vga_instance/text[32][1]_i_11_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.287 r  vga_instance/text_reg[32][1]_i_3/CO[3]
                         net (fo=6, routed)           0.688    13.975    vga_instance/text_reg[32][1]_i_3_n_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.124    14.099 r  vga_instance/text[32][3]_i_10/O
                         net (fo=1, routed)           0.496    14.595    vga_instance/text[32][3]_i_10_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  vga_instance/text[32][3]_i_7/O
                         net (fo=2, routed)           0.810    15.529    vga_instance/text[32][3]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.124    15.653 r  vga_instance/text[32][2]_i_2/O
                         net (fo=2, routed)           0.476    16.129    vga_instance/text[32][2]_i_2_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.124    16.253 r  vga_instance/text[32][2]_i_1/O
                         net (fo=1, routed)           0.000    16.253    vga_instance/p_4_in[2]
    SLICE_X4Y113         FDRE                                         r  vga_instance/text_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.582    15.004    vga_instance/CLK
    SLICE_X4Y113         FDRE                                         r  vga_instance/text_reg[32][2]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.029    15.257    vga_instance/text_reg[32][2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 vga_instance/centerDistance_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.811ns  (logic 5.002ns (46.268%)  route 5.809ns (53.732%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.647     5.250    vga_instance/CLK
    SLICE_X13Y98         FDRE                                         r  vga_instance/centerDistance_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  vga_instance/centerDistance_reg[0]_replica/Q
                         net (fo=12, routed)          0.819     6.525    vga_instance/centerDistance[0]_repN
    SLICE_X13Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  vga_instance/text[19][1]_i_65/O
                         net (fo=1, routed)           0.000     6.649    vga_instance/text[19][1]_i_65_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  vga_instance/text_reg[19][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.199    vga_instance/text_reg[19][1]_i_40_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  vga_instance/text_reg[19][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.313    vga_instance/text_reg[19][1]_i_17_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  vga_instance/text_reg[19][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.427    vga_instance/text_reg[19][1]_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.649 r  vga_instance/text_reg[19][1]_i_2/O[0]
                         net (fo=20, routed)          1.054     8.703    vga_instance/text_reg[19][1]_i_2_n_7
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.299     9.002 r  vga_instance/text[19][1]_i_80/O
                         net (fo=1, routed)           0.000     9.002    vga_instance/text[19][1]_i_80_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.552 r  vga_instance/text_reg[19][1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.552    vga_instance/text_reg[19][1]_i_66_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.886 r  vga_instance/text_reg[19][1]_i_60/O[1]
                         net (fo=4, routed)           0.584    10.470    vga_instance/text_reg[19][1]_i_60_n_6
    SLICE_X13Y106        LUT3 (Prop_lut3_I2_O)        0.303    10.773 r  vga_instance/text[19][1]_i_34/O
                         net (fo=1, routed)           0.379    11.152    vga_instance/text[19][1]_i_34_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.702 r  vga_instance/text_reg[19][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.702    vga_instance/text_reg[19][1]_i_15_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.921 r  vga_instance/text_reg[19][1]_i_4/O[0]
                         net (fo=7, routed)           0.592    12.513    vga_instance/text_reg[19][1]_i_4_n_7
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.295    12.808 r  vga_instance/text[19][1]_i_11/O
                         net (fo=1, routed)           0.000    12.808    vga_instance/text[19][1]_i_11_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  vga_instance/text_reg[19][1]_i_3/CO[3]
                         net (fo=6, routed)           0.758    13.942    vga_instance/text_reg[19][1]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    14.066 r  vga_instance/text[19][3]_i_9/O
                         net (fo=3, routed)           0.500    14.566    vga_instance/text[19][3]_i_9_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I2_O)        0.124    14.690 r  vga_instance/text[19][3]_i_2/O
                         net (fo=2, routed)           0.805    15.496    vga_instance/text[19][3]_i_2_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  vga_instance/text[19][2]_i_2/O
                         net (fo=2, routed)           0.317    15.937    vga_instance/text[19][2]_i_2_n_0
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124    16.061 r  vga_instance/text[19][2]_i_1/O
                         net (fo=1, routed)           0.000    16.061    vga_instance/text[19][2]_i_1_n_0
    SLICE_X12Y109        FDRE                                         r  vga_instance/text_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.506    14.928    vga_instance/CLK
    SLICE_X12Y109        FDRE                                         r  vga_instance/text_reg[19][2]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X12Y109        FDRE (Setup_fdre_C_D)        0.077    15.150    vga_instance/text_reg[19][2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -16.061    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 vga_instance/centerDistance_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 5.002ns (46.876%)  route 5.669ns (53.124%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.647     5.250    vga_instance/CLK
    SLICE_X13Y98         FDRE                                         r  vga_instance/centerDistance_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  vga_instance/centerDistance_reg[0]_replica/Q
                         net (fo=12, routed)          0.819     6.525    vga_instance/centerDistance[0]_repN
    SLICE_X13Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  vga_instance/text[19][1]_i_65/O
                         net (fo=1, routed)           0.000     6.649    vga_instance/text[19][1]_i_65_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  vga_instance/text_reg[19][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.199    vga_instance/text_reg[19][1]_i_40_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  vga_instance/text_reg[19][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.313    vga_instance/text_reg[19][1]_i_17_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  vga_instance/text_reg[19][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.427    vga_instance/text_reg[19][1]_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.649 r  vga_instance/text_reg[19][1]_i_2/O[0]
                         net (fo=20, routed)          1.054     8.703    vga_instance/text_reg[19][1]_i_2_n_7
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.299     9.002 r  vga_instance/text[19][1]_i_80/O
                         net (fo=1, routed)           0.000     9.002    vga_instance/text[19][1]_i_80_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.552 r  vga_instance/text_reg[19][1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.552    vga_instance/text_reg[19][1]_i_66_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.886 r  vga_instance/text_reg[19][1]_i_60/O[1]
                         net (fo=4, routed)           0.584    10.470    vga_instance/text_reg[19][1]_i_60_n_6
    SLICE_X13Y106        LUT3 (Prop_lut3_I2_O)        0.303    10.773 r  vga_instance/text[19][1]_i_34/O
                         net (fo=1, routed)           0.379    11.152    vga_instance/text[19][1]_i_34_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.702 r  vga_instance/text_reg[19][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.702    vga_instance/text_reg[19][1]_i_15_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.921 r  vga_instance/text_reg[19][1]_i_4/O[0]
                         net (fo=7, routed)           0.592    12.513    vga_instance/text_reg[19][1]_i_4_n_7
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.295    12.808 r  vga_instance/text[19][1]_i_11/O
                         net (fo=1, routed)           0.000    12.808    vga_instance/text[19][1]_i_11_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  vga_instance/text_reg[19][1]_i_3/CO[3]
                         net (fo=6, routed)           0.758    13.942    vga_instance/text_reg[19][1]_i_3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.124    14.066 r  vga_instance/text[19][3]_i_9/O
                         net (fo=3, routed)           0.500    14.566    vga_instance/text[19][3]_i_9_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I2_O)        0.124    14.690 r  vga_instance/text[19][3]_i_2/O
                         net (fo=2, routed)           0.805    15.496    vga_instance/text[19][3]_i_2_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  vga_instance/text[19][2]_i_2/O
                         net (fo=2, routed)           0.177    15.796    vga_instance/text[19][2]_i_2_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.920 r  vga_instance/text[19][1]_i_1/O
                         net (fo=1, routed)           0.000    15.920    vga_instance/text[19][1]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  vga_instance/text_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.507    14.929    vga_instance/CLK
    SLICE_X12Y108        FDRE                                         r  vga_instance/text_reg[19][1]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X12Y108        FDRE (Setup_fdre_C_D)        0.077    15.151    vga_instance/text_reg[19][1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 vga_instance/Distance_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[32][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 4.689ns (44.105%)  route 5.942ns (55.895%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.710     5.312    vga_instance/CLK
    SLICE_X1Y102         FDRE                                         r  vga_instance/Distance_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  vga_instance/Distance_reg[6]_replica/Q
                         net (fo=12, routed)          0.763     6.531    vga_instance/Distance[6]_repN
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  vga_instance/text[32][1]_i_65/O
                         net (fo=1, routed)           0.000     6.655    vga_instance/text[32][1]_i_65_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.205 r  vga_instance/text_reg[32][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.205    vga_instance/text_reg[32][1]_i_40_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  vga_instance/text_reg[32][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.319    vga_instance/text_reg[32][1]_i_17_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.632 r  vga_instance/text_reg[32][1]_i_5/O[3]
                         net (fo=21, routed)          0.972     8.603    vga_instance/text_reg[32][1]_i_5_n_4
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.306     8.909 r  vga_instance/text[32][1]_i_75/O
                         net (fo=1, routed)           0.326     9.236    vga_instance/text[32][1]_i_75_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.621 r  vga_instance/text_reg[32][1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.621    vga_instance/text_reg[32][1]_i_66_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.860 r  vga_instance/text_reg[32][1]_i_60/O[2]
                         net (fo=3, routed)           0.527    10.386    vga_instance/text_reg[32][1]_i_60_n_5
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.302    10.688 r  vga_instance/text[32][1]_i_33/O
                         net (fo=1, routed)           0.526    11.214    vga_instance/text[32][1]_i_33_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.721 r  vga_instance/text_reg[32][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.721    vga_instance/text_reg[32][1]_i_15_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.943 r  vga_instance/text_reg[32][1]_i_4/O[0]
                         net (fo=7, routed)           0.669    12.612    vga_instance/text_reg[32][1]_i_4_n_7
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.299    12.911 r  vga_instance/text[32][1]_i_11/O
                         net (fo=1, routed)           0.000    12.911    vga_instance/text[32][1]_i_11_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.287 r  vga_instance/text_reg[32][1]_i_3/CO[3]
                         net (fo=6, routed)           0.688    13.975    vga_instance/text_reg[32][1]_i_3_n_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.124    14.099 r  vga_instance/text[32][3]_i_10/O
                         net (fo=1, routed)           0.496    14.595    vga_instance/text[32][3]_i_10_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  vga_instance/text[32][3]_i_7/O
                         net (fo=2, routed)           0.810    15.529    vga_instance/text[32][3]_i_7_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.124    15.653 r  vga_instance/text[32][2]_i_2/O
                         net (fo=2, routed)           0.167    15.820    vga_instance/text[32][2]_i_2_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  vga_instance/text[32][1]_i_1/O
                         net (fo=1, routed)           0.000    15.944    vga_instance/p_4_in[1]
    SLICE_X3Y113         FDRE                                         r  vga_instance/text_reg[32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.584    15.006    vga_instance/CLK
    SLICE_X3Y113         FDRE                                         r  vga_instance/text_reg[32][1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y113         FDRE (Setup_fdre_C_D)        0.029    15.275    vga_instance/text_reg[32][1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.944    
  -------------------------------------------------------------------
                         slack                                 -0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ctrl1/center_distance_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/centerDistance_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.102%)  route 0.266ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.576     1.495    ctrl1/CLK
    SLICE_X8Y99          FDRE                                         r  ctrl1/center_distance_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  ctrl1/center_distance_reg[1]/Q
                         net (fo=7, routed)           0.266     1.926    vga_instance/centerDIST[1]
    SLICE_X11Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.841     2.006    vga_instance/CLK
    SLICE_X11Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica_1/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.070     1.830    vga_instance/centerDistance_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ctrl1/center_distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/centerDistance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.618%)  route 0.272ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.576     1.495    ctrl1/CLK
    SLICE_X8Y99          FDRE                                         r  ctrl1/center_distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  ctrl1/center_distance_reg[3]/Q
                         net (fo=6, routed)           0.272     1.931    vga_instance/centerDIST[3]
    SLICE_X15Y100        FDRE                                         r  vga_instance/centerDistance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.841     2.006    vga_instance/CLK
    SLICE_X15Y100        FDRE                                         r  vga_instance/centerDistance_reg[3]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.066     1.826    vga_instance/centerDistance_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.588%)  route 0.260ns (55.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X2Y99          FDRE                                         r  usm1/seg_hold_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  usm1/seg_hold_val_reg[0]/Q
                         net (fo=4, routed)           0.260     1.948    usm1/Q[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.993    usm1/seg_val[0]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091     1.879    usm1/seg_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/Distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.855%)  route 0.331ns (70.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[1]/Q
                         net (fo=6, routed)           0.331     1.997    vga_instance/DIST[1]
    SLICE_X1Y102         FDRE                                         r  vga_instance/Distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.872     2.037    vga_instance/CLK
    SLICE_X1Y102         FDRE                                         r  vga_instance/Distance_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.070     1.861    vga_instance/Distance_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/Distance_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.091%)  route 0.328ns (69.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[1]/Q
                         net (fo=6, routed)           0.328     1.993    vga_instance/DIST[1]
    SLICE_X5Y107         FDRE                                         r  vga_instance/Distance_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.866     2.032    vga_instance/CLK
    SLICE_X5Y107         FDRE                                         r  vga_instance/Distance_reg[1]_replica_1/C
                         clock pessimism             -0.245     1.786    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.070     1.856    vga_instance/Distance_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/Distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.012%)  route 0.304ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X2Y99          FDRE                                         r  usm1/seg_hold_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  usm1/seg_hold_val_reg[0]/Q
                         net (fo=4, routed)           0.304     1.993    vga_instance/DIST[0]
    SLICE_X3Y101         FDRE                                         r  vga_instance/Distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.872     2.037    vga_instance/CLK
    SLICE_X3Y101         FDRE                                         r  vga_instance/Distance_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.060     1.851    vga_instance/Distance_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/Distance_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[4]/Q
                         net (fo=5, routed)           0.333     1.999    vga_instance/DIST[4]
    SLICE_X3Y101         FDRE                                         r  vga_instance/Distance_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.872     2.037    vga_instance/CLK
    SLICE_X3Y101         FDRE                                         r  vga_instance/Distance_reg[4]_replica/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.059     1.850    vga_instance/Distance_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_instance/centerDistance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/text_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.498%)  route 0.337ns (70.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.576     1.495    vga_instance/CLK
    SLICE_X15Y99         FDRE                                         r  vga_instance/centerDistance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  vga_instance/centerDistance_reg[0]/Q
                         net (fo=1, routed)           0.337     1.973    vga_instance/centerDistance[0]
    SLICE_X11Y109        FDRE                                         r  vga_instance/text_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.839     2.004    vga_instance/CLK
    SLICE_X11Y109        FDRE                                         r  vga_instance/text_reg[22][0]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.066     1.824    vga_instance/text_reg[22][0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ctrl1/center_distance_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_instance/centerDistance_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.719%)  route 0.337ns (67.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.576     1.495    ctrl1/CLK
    SLICE_X8Y99          FDRE                                         r  ctrl1/center_distance_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  ctrl1/center_distance_reg[1]/Q
                         net (fo=7, routed)           0.337     1.997    vga_instance/centerDIST[1]
    SLICE_X15Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.841     2.006    vga_instance/CLK
    SLICE_X15Y101        FDRE                                         r  vga_instance/centerDistance_reg[1]_replica/C
                         clock pessimism             -0.245     1.760    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.066     1.826    vga_instance/centerDistance_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ust1/slow_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ust1/slow_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.566     1.485    ust1/CLK
    SLICE_X49Y96         FDRE                                         r  ust1/slow_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ust1/slow_cnt_reg[0]/Q
                         net (fo=6, routed)           0.148     1.774    ust1/slow_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  ust1/slow_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.819    ust1/p_0_in[5]
    SLICE_X50Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.835     2.000    ust1/CLK
    SLICE_X50Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.641    ust1/slow_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     ctrl1/BTNL_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y100    ctrl1/BTNR_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     ctrl1/center_distance_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    ctrl1/center_distance_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    ctrl1/center_distance_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    ctrl1/center_distance_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    ctrl1/center_distance_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    ctrl1/center_distance_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    ctrl1/center_distance_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     ctrl1/BTNL_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     ctrl1/BTNL_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y100    ctrl1/BTNR_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y100    ctrl1/BTNR_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     ctrl1/center_distance_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     ctrl1/center_distance_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     ctrl1/BTNL_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     ctrl1/BTNL_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y100    ctrl1/BTNR_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y100    ctrl1/BTNR_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     ctrl1/center_distance_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     ctrl1/center_distance_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y101    ctrl1/center_distance_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_instance/v1/clk_inst/inst/clk_in1
  To Clock:  vga_instance/v1/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_instance/v1/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_instance/v1/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.116ns (25.352%)  route 3.286ns (74.648%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.190 - 39.683 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.624     1.626    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  vga_instance/v1/yCount_reg[2]/Q
                         net (fo=12, routed)          0.879     3.023    vga_instance/v1/ypos[2]
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124     3.147 f  vga_instance/v1/yCount[9]_i_5/O
                         net (fo=1, routed)           0.875     4.022    vga_instance/v1/yCount[9]_i_5_n_0
    SLICE_X14Y115        LUT5 (Prop_lut5_I0_O)        0.146     4.168 f  vga_instance/v1/yCount[9]_i_3/O
                         net (fo=8, routed)           0.985     5.153    vga_instance/v1/yCount[9]_i_3_n_0
    SLICE_X13Y116        LUT3 (Prop_lut3_I2_O)        0.328     5.481 r  vga_instance/v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.547     6.028    vga_instance/v1/yCount[9]_i_1_n_0
    SLICE_X14Y115        FDRE                                         r  vga_instance/v1/yCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.505    41.190    vga_instance/v1/pixel_clk
    SLICE_X14Y115        FDRE                                         r  vga_instance/v1/yCount_reg[5]/C
                         clock pessimism              0.095    41.286    
                         clock uncertainty           -0.167    41.118    
    SLICE_X14Y115        FDRE (Setup_fdre_C_R)       -0.524    40.594    vga_instance/v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                         40.594    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.668ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.116ns (25.393%)  route 3.279ns (74.607%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.190 - 39.683 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.624     1.626    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  vga_instance/v1/yCount_reg[2]/Q
                         net (fo=12, routed)          0.879     3.023    vga_instance/v1/ypos[2]
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124     3.147 f  vga_instance/v1/yCount[9]_i_5/O
                         net (fo=1, routed)           0.875     4.022    vga_instance/v1/yCount[9]_i_5_n_0
    SLICE_X14Y115        LUT5 (Prop_lut5_I0_O)        0.146     4.168 f  vga_instance/v1/yCount[9]_i_3/O
                         net (fo=8, routed)           0.985     5.153    vga_instance/v1/yCount[9]_i_3_n_0
    SLICE_X13Y116        LUT3 (Prop_lut3_I2_O)        0.328     5.481 r  vga_instance/v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.540     6.021    vga_instance/v1/yCount[9]_i_1_n_0
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.505    41.190    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[8]/C
                         clock pessimism              0.095    41.286    
                         clock uncertainty           -0.167    41.118    
    SLICE_X13Y115        FDRE (Setup_fdre_C_R)       -0.429    40.689    vga_instance/v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         40.689    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                 34.668    

Slack (MET) :             34.668ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.116ns (25.393%)  route 3.279ns (74.607%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.190 - 39.683 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.624     1.626    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  vga_instance/v1/yCount_reg[2]/Q
                         net (fo=12, routed)          0.879     3.023    vga_instance/v1/ypos[2]
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124     3.147 f  vga_instance/v1/yCount[9]_i_5/O
                         net (fo=1, routed)           0.875     4.022    vga_instance/v1/yCount[9]_i_5_n_0
    SLICE_X14Y115        LUT5 (Prop_lut5_I0_O)        0.146     4.168 f  vga_instance/v1/yCount[9]_i_3/O
                         net (fo=8, routed)           0.985     5.153    vga_instance/v1/yCount[9]_i_3_n_0
    SLICE_X13Y116        LUT3 (Prop_lut3_I2_O)        0.328     5.481 r  vga_instance/v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.540     6.021    vga_instance/v1/yCount[9]_i_1_n_0
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.505    41.190    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
                         clock pessimism              0.095    41.286    
                         clock uncertainty           -0.167    41.118    
    SLICE_X13Y115        FDRE (Setup_fdre_C_R)       -0.429    40.689    vga_instance/v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         40.689    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                 34.668    

Slack (MET) :             35.061ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.002ns (25.768%)  route 2.887ns (74.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.191 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.959     5.517    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X8Y114         FDRE                                         r  vga_instance/v1/xCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    41.191    vga_instance/v1/pixel_clk
    SLICE_X8Y114         FDRE                                         r  vga_instance/v1/xCount_reg[6]/C
                         clock pessimism              0.077    41.269    
                         clock uncertainty           -0.167    41.101    
    SLICE_X8Y114         FDRE (Setup_fdre_C_R)       -0.524    40.577    vga_instance/v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         40.577    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 35.061    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.002ns (25.768%)  route 2.887ns (74.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.191 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.959     5.517    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  vga_instance/v1/xCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    41.191    vga_instance/v1/pixel_clk
    SLICE_X9Y114         FDRE                                         r  vga_instance/v1/xCount_reg[9]/C
                         clock pessimism              0.077    41.269    
                         clock uncertainty           -0.167    41.101    
    SLICE_X9Y114         FDRE (Setup_fdre_C_R)       -0.429    40.672    vga_instance/v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         40.672    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.424ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.002ns (28.270%)  route 2.542ns (71.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.194 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.615     5.172    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    41.194    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[7]/C
                         clock pessimism              0.093    41.288    
                         clock uncertainty           -0.167    41.120    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.524    40.596    vga_instance/v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 35.424    

Slack (MET) :             35.424ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.002ns (28.270%)  route 2.542ns (71.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.194 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.615     5.172    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.509    41.194    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
                         clock pessimism              0.093    41.288    
                         clock uncertainty           -0.167    41.120    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.524    40.596    vga_instance/v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 35.424    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.002ns (28.406%)  route 2.525ns (71.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.193 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.598     5.155    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    41.193    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
                         clock pessimism              0.117    41.311    
                         clock uncertainty           -0.167    41.143    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.524    40.619    vga_instance/v1/xCount_reg[0]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.002ns (28.406%)  route 2.525ns (71.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.193 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.598     5.155    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    41.193    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[2]/C
                         clock pessimism              0.117    41.311    
                         clock uncertainty           -0.167    41.143    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.524    40.619    vga_instance/v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.002ns (28.406%)  route 2.525ns (71.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.193 - 39.683 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626     1.628    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     2.146 r  vga_instance/v1/xCount_reg[4]/Q
                         net (fo=70, routed)          1.204     3.350    vga_instance/v1/xpos[4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.153     3.503 r  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.723     4.226    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.331     4.557 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.598     5.155    vga_instance/v1/xCount[9]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    41.193    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
                         clock pessimism              0.117    41.311    
                         clock uncertainty           -0.167    41.143    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.524    40.619    vga_instance/v1/xCount_reg[3]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 35.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=8, routed)           0.135     0.845    vga_instance/v1/xpos[1]
    SLICE_X10Y115        LUT4 (Prop_lut4_I2_O)        0.048     0.893 r  vga_instance/v1/xCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.893    vga_instance/v1/p_1_in[3]
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.131     0.713    vga_instance/v1/xCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=8, routed)           0.135     0.845    vga_instance/v1/xpos[1]
    SLICE_X10Y115        LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  vga_instance/v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    vga_instance/v1/p_1_in[2]
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[2]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.121     0.703    vga_instance/v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.741%)  route 0.183ns (49.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566     0.568    vga_instance/v1/pixel_clk
    SLICE_X13Y116        FDRE                                         r  vga_instance/v1/yCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  vga_instance/v1/yCount_reg[1]/Q
                         net (fo=13, routed)          0.183     0.892    vga_instance/v1/ypos[1]
    SLICE_X14Y116        LUT5 (Prop_lut5_I3_O)        0.048     0.940 r  vga_instance/v1/yCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vga_instance/v1/yCount[3]_i_1_n_0
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835     0.836    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[3]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X14Y116        FDRE (Hold_fdre_C_D)         0.131     0.713    vga_instance/v1/yCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566     0.568    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.148     0.716 r  vga_instance/v1/yCount_reg[3]/Q
                         net (fo=10, routed)          0.103     0.818    vga_instance/v1/ypos[3]
    SLICE_X14Y116        LUT6 (Prop_lut6_I3_O)        0.098     0.916 r  vga_instance/v1/yCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.916    vga_instance/v1/yCount[4]_i_1_n_0
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835     0.836    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[4]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X14Y116        FDRE (Hold_fdre_C_D)         0.121     0.689    vga_instance/v1/yCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.749%)  route 0.136ns (42.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X9Y114         FDRE                                         r  vga_instance/v1/xCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga_instance/v1/xCount_reg[9]/Q
                         net (fo=5, routed)           0.136     0.846    vga_instance/v1/xpos[9]
    SLICE_X9Y114         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  vga_instance/v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.891    vga_instance/v1/p_1_in[9]
    SLICE_X9Y114         FDRE                                         r  vga_instance/v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.838    vga_instance/v1/pixel_clk
    SLICE_X9Y114         FDRE                                         r  vga_instance/v1/xCount_reg[9]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.091     0.660    vga_instance/v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.341%)  route 0.183ns (49.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566     0.568    vga_instance/v1/pixel_clk
    SLICE_X13Y116        FDRE                                         r  vga_instance/v1/yCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  vga_instance/v1/yCount_reg[1]/Q
                         net (fo=13, routed)          0.183     0.892    vga_instance/v1/ypos[1]
    SLICE_X14Y116        LUT4 (Prop_lut4_I2_O)        0.045     0.937 r  vga_instance/v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.937    vga_instance/v1/yCount[2]_i_1_n_0
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835     0.836    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X14Y116        FDRE (Hold_fdre_C_D)         0.120     0.702    vga_instance/v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=13, routed)          0.140     0.872    vga_instance/v1/xpos[0]
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.045     0.917 r  vga_instance/v1/xCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.917    vga_instance/v1/xCount[1]_i_1_n_0
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.091     0.673    vga_instance/v1/xCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.354%)  route 0.156ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.156     0.866    vga_instance/v1/ypos[9]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.911 r  vga_instance/v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.911    vga_instance/v1/data0[9]
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X13Y115        FDRE (Hold_fdre_C_D)         0.092     0.661    vga_instance/v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.148     0.717 r  vga_instance/v1/xCount_reg[3]/Q
                         net (fo=40, routed)          0.138     0.855    vga_instance/v1/xpos[3]
    SLICE_X10Y115        LUT5 (Prop_lut5_I0_O)        0.099     0.954 r  vga_instance/v1/xCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga_instance/v1/p_1_in[4]
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.121     0.690    vga_instance/v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.407%)  route 0.168ns (44.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X10Y115        FDRE                                         r  vga_instance/v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vga_instance/v1/xCount_reg[2]/Q
                         net (fo=6, routed)           0.168     0.901    vga_instance/v1/xpos[2]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  vga_instance/v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    vga_instance/v1/p_1_in[5]
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.837    vga_instance/v1/pixel_clk
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[5]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.092     0.674    vga_instance/v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y1    vga_instance/v1/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y115    vga_instance/v1/xCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X11Y115    vga_instance/v1/xCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y115    vga_instance/v1/xCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y115    vga_instance/v1/xCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y115    vga_instance/v1/xCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X11Y115    vga_instance/v1/xCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y114     vga_instance/v1/xCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y114    vga_instance/v1/xCount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X11Y115    vga_instance/v1/xCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X11Y115    vga_instance/v1/xCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X11Y115    vga_instance/v1/xCount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X11Y115    vga_instance/v1/xCount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y115    vga_instance/v1/xCount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    vga_instance/v1/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.421ns  (logic 5.729ns (34.890%)  route 10.691ns (65.110%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.969    12.882    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    16.421 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.421    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.277ns  (logic 5.726ns (35.180%)  route 10.550ns (64.820%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.828    12.741    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    16.277 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.277    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.138ns  (logic 5.738ns (35.557%)  route 10.400ns (64.443%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.677    12.591    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    16.138 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.138    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.986ns  (logic 5.737ns (35.890%)  route 10.249ns (64.110%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.526    12.440    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.986 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.986    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.835ns  (logic 5.737ns (36.232%)  route 10.098ns (63.768%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.375    12.289    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.835 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.835    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.682ns  (logic 5.736ns (36.574%)  route 9.947ns (63.426%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.224    12.138    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    15.682 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.682    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.538ns  (logic 5.743ns (36.957%)  route 9.796ns (63.043%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.073    11.987    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.538 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.538    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.387ns  (logic 5.742ns (37.318%)  route 9.645ns (62.682%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.922    11.836    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    15.387 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.387    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.066ns  (logic 5.714ns (37.929%)  route 9.352ns (62.071%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.629    11.543    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    15.066 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.066    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/line_start_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.939ns  (logic 5.739ns (38.417%)  route 9.200ns (61.583%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        LDCE                         0.000     0.000 r  vga_instance/line_start_y_reg[1]/G
    SLICE_X14Y114        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  vga_instance/line_start_y_reg[1]/Q
                         net (fo=3, routed)           0.821     1.653    vga_instance/v1/Q[0]
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.777 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_105/O
                         net (fo=33, routed)          2.015     3.792    vga_instance/v1/row[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.655     4.571    vga_instance/v1/VGA_R_OBUF[3]_inst_i_102_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.153     4.724 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.494     5.219    vga_instance/v1/VGA_R_OBUF[3]_inst_i_46_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.331     5.550 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.550    vga_instance/v1/pixels[4]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.767 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.767    vga_instance/v1/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     5.861 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737     6.598    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316     6.914 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.478    11.391    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.939 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.939    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[8]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[8]/Q
                         net (fo=1, routed)           0.160     0.301    pmw1/D[7]
    SLICE_X5Y98          FDRE                                         r  pmw1/pwm_duty_period_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  usm1/usn_reset_reg/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_reset_reg/Q
                         net (fo=2, routed)           0.170     0.311    usm1/usn_reset_reg_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  usm1/usn_reset_i_1/O
                         net (fo=1, routed)           0.000     0.356    usm1/usn_reset_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  usm1/usn_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_state_reg[2]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.190     0.331    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y101         LUT3 (Prop_lut3_I0_O)        0.042     0.373 r  usm1/seg_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.373    usm1/seg_state[2]_inv_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  usm1/seg_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.190     0.331    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.376 r  usm1/seg_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    usm1/seg_state[0]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  usm1/seg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.192     0.333    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.378 r  usm1/seg_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    usm1/seg_state[1]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  usm1/seg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_pulse_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_pulse_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  usm1/usn_pulse_count_reg[0]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_pulse_count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    usm1/usn_pulse_count_reg_n_0_[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.043     0.381 r  usm1/usn_pulse_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    usm1/p_0_in__0[1]
    SLICE_X6Y88          FDRE                                         r  usm1/usn_pulse_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_pulse_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_pulse_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  usm1/usn_pulse_count_reg[0]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_pulse_count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    usm1/usn_pulse_count_reg_n_0_[0]
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  usm1/usn_pulse_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    usm1/p_0_in__0[3]
    SLICE_X6Y88          FDRE                                         r  usm1/usn_pulse_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_pulse_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_pulse_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  usm1/usn_pulse_count_reg[0]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  usm1/usn_pulse_count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    usm1/usn_pulse_count_reg_n_0_[0]
    SLICE_X6Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  usm1/usn_pulse_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    usm1/p_0_in__0[0]
    SLICE_X6Y88          FDRE                                         r  usm1/usn_pulse_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_pulse_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_pulse_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  usm1/usn_pulse_count_reg[0]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_pulse_count_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    usm1/usn_pulse_count_reg_n_0_[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  usm1/usn_pulse_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    usm1/p_0_in__0[2]
    SLICE_X6Y88          FDRE                                         r  usm1/usn_pulse_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_read_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_read_started_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE                         0.000     0.000 r  usm1/usn_read_started_reg/C
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_read_started_reg/Q
                         net (fo=2, routed)           0.175     0.339    usm1/usn_read_started_reg_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  usm1/usn_read_started_i_1/O
                         net (fo=1, routed)           0.000     0.384    usm1/usn_read_started_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  usm1/usn_read_started_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.854ns  (logic 5.794ns (29.183%)  route 14.060ns (70.817%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.969    17.946    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    21.484 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.484    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.710ns  (logic 5.791ns (29.381%)  route 13.919ns (70.619%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.828    17.805    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.340 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.340    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.571ns  (logic 5.803ns (29.651%)  route 13.768ns (70.349%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.677    17.654    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.201 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.201    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.420ns  (logic 5.802ns (29.879%)  route 13.617ns (70.121%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.526    17.503    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.050 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.050    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.269ns  (logic 5.802ns (30.113%)  route 13.466ns (69.887%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.375    17.352    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    20.899 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.899    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.116ns  (logic 5.801ns (30.344%)  route 13.316ns (69.656%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.224    17.202    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    20.746 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.746    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.972ns  (logic 5.808ns (30.611%)  route 13.165ns (69.389%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.073    17.051    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    20.602 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.602    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.821ns  (logic 5.807ns (30.855%)  route 13.014ns (69.145%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.922    16.900    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.451 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.451    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.500ns  (logic 5.779ns (31.241%)  route 12.720ns (68.759%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.629    16.606    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    20.130 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.130    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.373ns  (logic 5.804ns (31.591%)  route 12.569ns (68.409%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628     1.630    vga_instance/v1/pixel_clk
    SLICE_X10Y114        FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.478     2.108 r  vga_instance/v1/xCount_reg[8]/Q
                         net (fo=34, routed)          1.644     3.752    vga_instance/v1/xpos[8]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.319     4.071 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_63/O
                         net (fo=6, routed)           1.097     5.167    vga_instance/v1/VGA_R_OBUF[3]_inst_i_63_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.328     5.495 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_137/O
                         net (fo=1, routed)           0.903     6.398    vga_instance/v1/VGA_R_OBUF[3]_inst_i_137_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124     6.522 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.793     7.315    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_34/O
                         net (fo=36, routed)          1.533     8.973    vga_instance/v1/char_code[2]
    SLICE_X15Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.792     9.889    vga_instance/v1/VGA_R_OBUF[3]_inst_i_55_n_0
    SLICE_X13Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.667    10.680    vga_instance/v1/VGA_R_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.804    vga_instance/v1/pixels[1]
    SLICE_X13Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.663    11.678    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.478    16.455    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    20.003 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.003    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/line_start_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.256ns (35.542%)  route 0.464ns (64.458%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X14Y115        FDRE                                         r  vga_instance/v1/yCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vga_instance/v1/yCount_reg[5]/Q
                         net (fo=10, routed)          0.185     0.918    vga_instance/v1/ypos[5]
    SLICE_X14Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.963 r  vga_instance/v1/line_start_y_reg[2]_i_3/O
                         net (fo=14, routed)          0.279     1.242    vga_instance/v1/line_start_y_reg[2]_i_3_n_0
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.047     1.289 r  vga_instance/v1/line_start_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.289    vga_instance/line_start_y__0[2]
    SLICE_X14Y114        LDCE                                         r  vga_instance/line_start_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/line_start_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.207ns (27.083%)  route 0.557ns (72.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566     0.568    vga_instance/v1/pixel_clk
    SLICE_X14Y116        FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  vga_instance/v1/yCount_reg[2]/Q
                         net (fo=12, routed)          0.276     1.008    vga_instance/v1/ypos[2]
    SLICE_X12Y115        LUT4 (Prop_lut4_I0_O)        0.043     1.051 r  vga_instance/v1/line_start_y_reg[1]_i_1/O
                         net (fo=11, routed)          0.281     1.332    vga_instance/line_start_y__0[1]
    SLICE_X14Y114        LDCE                                         r  vga_instance/line_start_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.452ns (57.916%)  route 1.055ns (42.084%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.088     0.798    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.843 r  vga_instance/v1/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.967     1.810    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.075 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.075    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.451ns (57.884%)  route 1.056ns (42.116%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X11Y115        FDRE                                         r  vga_instance/v1/xCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga_instance/v1/xCount_reg[5]/Q
                         net (fo=65, routed)          0.280     0.990    vga_instance/v1/xpos[5]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     1.035 r  vga_instance/v1/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.776     1.810    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.076 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.076    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.485ns (43.980%)  route 1.892ns (56.020%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.529     2.692    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.946 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.946    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.483ns (43.114%)  route 1.957ns (56.886%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.594     2.757    VGA_B_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.009 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.009    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.480ns (42.262%)  route 2.022ns (57.738%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.659     2.822    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.071 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.547ns  (logic 1.455ns (41.035%)  route 2.091ns (58.965%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.728     2.891    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.115 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.115    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.704ns  (logic 1.483ns (40.040%)  route 2.221ns (59.960%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.857     3.020    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.272 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.272    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.769ns  (logic 1.483ns (39.355%)  route 2.286ns (60.645%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    vga_instance/v1/pixel_clk
    SLICE_X13Y115        FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     0.710 f  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=7, routed)           0.086     0.796    vga_instance/v1/ypos[9]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.118    vga_instance/v1/inDisplay
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.922     3.085    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.338 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.338    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.809    26.809    vga_instance/v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    vga_instance/v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  vga_instance/v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    vga_instance/v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    vga_instance/v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.173ns  (logic 5.589ns (30.755%)  route 12.584ns (69.245%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.969    19.866    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    23.404 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.404    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.029ns  (logic 5.586ns (30.984%)  route 12.443ns (69.016%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.828    19.725    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    23.260 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.260    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.890ns  (logic 5.598ns (31.291%)  route 12.292ns (68.709%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.677    19.574    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    23.121 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.121    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.738ns  (logic 5.597ns (31.555%)  route 12.141ns (68.445%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.526    19.423    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.970 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.970    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.588ns  (logic 5.597ns (31.826%)  route 11.990ns (68.174%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.375    19.272    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.819 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.819    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.435ns  (logic 5.596ns (32.095%)  route 11.839ns (67.905%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.224    19.121    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.666 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.666    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.291ns  (logic 5.603ns (32.402%)  route 11.688ns (67.598%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.073    18.971    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.522 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.522    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.140ns  (logic 5.602ns (32.686%)  route 11.537ns (67.314%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.922    18.820    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.371 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.371    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.818ns  (logic 5.574ns (33.145%)  route 11.244ns (66.855%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.629    18.526    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.050 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.050    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/text_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.692ns  (logic 5.599ns (33.545%)  route 11.093ns (66.455%))
  Logic Levels:           11  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.629     5.231    vga_instance/CLK
    SLICE_X14Y108        FDRE                                         r  vga_instance/text_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  vga_instance/text_reg[21][1]/Q
                         net (fo=2, routed)           0.887     6.637    vga_instance/v1/VGA_R_OBUF[3]_inst_i_49_1[1]
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_149/O
                         net (fo=1, routed)           0.881     7.642    vga_instance/v1/VGA_R_OBUF[3]_inst_i_149_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_115/O
                         net (fo=1, routed)           0.312     8.078    vga_instance/v1/VGA_R_OBUF[3]_inst_i_115_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.202 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.821     9.023    vga_instance/v1/VGA_R_OBUF[3]_inst_i_69_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.147 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_32/O
                         net (fo=36, routed)          1.673    10.820    vga_instance/v1/char_code[1]
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.944 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_90/O
                         net (fo=1, routed)           0.803    11.747    vga_instance/v1/VGA_R_OBUF[3]_inst_i_90_n_0
    SLICE_X12Y112        LUT4 (Prop_lut4_I0_O)        0.124    11.871 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.500    12.371    vga_instance/v1/VGA_R_OBUF[3]_inst_i_40_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.495 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000    12.495    vga_instance/v1/pixels[6]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    12.740 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.740    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    12.844 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.737    13.581    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.316    13.897 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.478    18.375    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.923 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.923    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.516ns (36.780%)  route 0.887ns (63.220%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.599     1.518    usm1/CLK
    SLICE_X2Y102         FDRE                                         r  usm1/seg_hold_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  usm1/seg_hold_val_reg[13]/Q
                         net (fo=4, routed)           0.176     1.858    usm1/Q[13]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  usm1/distance_diff_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.903    ctrl1/controlled_pulse_width[9]_i_8[1]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.969 r  ctrl1/distance_diff_carry__2/O[1]
                         net (fo=15, routed)          0.243     2.212    usm1/O[1]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.112     2.324 r  usm1/controlled_pulse_width[1]_i_10/O
                         net (fo=1, routed)           0.000     2.324    ctrl1/controlled_pulse_width_reg[0]_3[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.408 f  ctrl1/controlled_pulse_width_reg[1]_i_3/CO[3]
                         net (fo=3, routed)           0.468     2.876    ctrl1/controlled_pulse_width[1]_i_16_0[0]
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.045     2.921 r  ctrl1/controlled_pulse_width[1]_i_1/O
                         net (fo=1, routed)           0.000     2.921    ctrl1/controlled_pulse_width[1]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.412ns  (logic 0.637ns (45.109%)  route 0.775ns (54.891%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[2]/Q
                         net (fo=4, routed)           0.135     1.800    usm1/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  usm1/distance_diff_carry_i_2/O
                         net (fo=1, routed)           0.000     1.845    ctrl1/S[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.946 r  ctrl1/distance_diff_carry/O[3]
                         net (fo=16, routed)          0.245     2.191    ctrl1/distance_diff[3]
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.111     2.302 r  ctrl1/controlled_pulse_width[9]_i_59/O
                         net (fo=1, routed)           0.000     2.302    ctrl1/controlled_pulse_width[9]_i_59_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.457 r  ctrl1/controlled_pulse_width_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.457    ctrl1/controlled_pulse_width_reg[9]_i_27_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.496 f  ctrl1/controlled_pulse_width_reg[9]_i_5/CO[3]
                         net (fo=6, routed)           0.395     2.891    ctrl1/controlled_pulse_width[9]_i_32_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.045     2.936 r  ctrl1/controlled_pulse_width[2]_i_1/O
                         net (fo=1, routed)           0.000     2.936    ctrl1/controlled_pulse_width[2]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.686ns (47.565%)  route 0.756ns (52.435%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[2]/Q
                         net (fo=4, routed)           0.135     1.800    usm1/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  usm1/distance_diff_carry_i_2/O
                         net (fo=1, routed)           0.000     1.845    ctrl1/S[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.910 f  ctrl1/distance_diff_carry/O[2]
                         net (fo=13, routed)          0.195     2.105    ctrl1/distance_diff[2]
    SLICE_X7Y97          LUT2 (Prop_lut2_I1_O)        0.108     2.213 r  ctrl1/controlled_pulse_width[1]_i_22/O
                         net (fo=1, routed)           0.000     2.213    ctrl1/controlled_pulse_width[1]_i_22_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.365 r  ctrl1/controlled_pulse_width_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.365    usm1/controlled_pulse_width_reg[0][0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.430 r  usm1/controlled_pulse_width_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.427     2.857    ctrl1/controlled_pulse_width_reg[0]_0[0]
    SLICE_X9Y97          LUT6 (Prop_lut6_I1_O)        0.110     2.967 r  ctrl1/controlled_pulse_width[0]_i_1/O
                         net (fo=1, routed)           0.000     2.967    ctrl1/controlled_pulse_width[0]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 0.616ns (42.444%)  route 0.835ns (57.556%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.599     1.518    usm1/CLK
    SLICE_X2Y102         FDRE                                         r  usm1/seg_hold_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  usm1/seg_hold_val_reg[13]/Q
                         net (fo=4, routed)           0.176     1.858    usm1/Q[13]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  usm1/distance_diff_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.903    ctrl1/controlled_pulse_width[9]_i_8[1]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.969 f  ctrl1/distance_diff_carry__2/O[1]
                         net (fo=15, routed)          0.223     2.192    usm1/O[1]
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.112     2.304 r  usm1/controlled_pulse_width[9]_i_8/O
                         net (fo=1, routed)           0.000     2.304    usm1/controlled_pulse_width[9]_i_8_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     2.426 r  usm1/controlled_pulse_width_reg[9]_i_2/CO[2]
                         net (fo=10, routed)          0.437     2.863    usm1/controlled_pulse_width[9]_i_12[0]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.107     2.970 r  usm1/controlled_pulse_width[9]_i_1/O
                         net (fo=1, routed)           0.000     2.970    ctrl1/D[1]
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.454ns  (logic 0.619ns (42.563%)  route 0.835ns (57.437%))
  Logic Levels:           5  (CARRY4=2 LUT2=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.599     1.518    usm1/CLK
    SLICE_X2Y102         FDRE                                         r  usm1/seg_hold_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  usm1/seg_hold_val_reg[13]/Q
                         net (fo=4, routed)           0.176     1.858    usm1/Q[13]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  usm1/distance_diff_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.903    ctrl1/controlled_pulse_width[9]_i_8[1]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.969 f  ctrl1/distance_diff_carry__2/O[1]
                         net (fo=15, routed)          0.223     2.192    usm1/O[1]
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.112     2.304 r  usm1/controlled_pulse_width[9]_i_8/O
                         net (fo=1, routed)           0.000     2.304    usm1/controlled_pulse_width[9]_i_8_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     2.426 r  usm1/controlled_pulse_width_reg[9]_i_2/CO[2]
                         net (fo=10, routed)          0.437     2.863    usm1/controlled_pulse_width[9]_i_12[0]
    SLICE_X9Y97          LUT2 (Prop_lut2_I0_O)        0.110     2.973 r  usm1/controlled_pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000     2.973    ctrl1/D[0]
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.491ns  (logic 0.637ns (42.719%)  route 0.854ns (57.281%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[2]/Q
                         net (fo=4, routed)           0.135     1.800    usm1/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  usm1/distance_diff_carry_i_2/O
                         net (fo=1, routed)           0.000     1.845    ctrl1/S[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.946 r  ctrl1/distance_diff_carry/O[3]
                         net (fo=16, routed)          0.245     2.191    ctrl1/distance_diff[3]
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.111     2.302 r  ctrl1/controlled_pulse_width[9]_i_59/O
                         net (fo=1, routed)           0.000     2.302    ctrl1/controlled_pulse_width[9]_i_59_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.457 r  ctrl1/controlled_pulse_width_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.457    ctrl1/controlled_pulse_width_reg[9]_i_27_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.496 f  ctrl1/controlled_pulse_width_reg[9]_i_5/CO[3]
                         net (fo=6, routed)           0.474     2.970    ctrl1/controlled_pulse_width[9]_i_32_0[0]
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.045     3.015 r  ctrl1/controlled_pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000     3.015    ctrl1/controlled_pulse_width[5]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.491ns  (logic 0.637ns (42.719%)  route 0.854ns (57.281%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.605     1.524    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  usm1/seg_hold_val_reg[2]/Q
                         net (fo=4, routed)           0.135     1.800    usm1/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  usm1/distance_diff_carry_i_2/O
                         net (fo=1, routed)           0.000     1.845    ctrl1/S[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.946 r  ctrl1/distance_diff_carry/O[3]
                         net (fo=16, routed)          0.245     2.191    ctrl1/distance_diff[3]
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.111     2.302 r  ctrl1/controlled_pulse_width[9]_i_59/O
                         net (fo=1, routed)           0.000     2.302    ctrl1/controlled_pulse_width[9]_i_59_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.457 r  ctrl1/controlled_pulse_width_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.457    ctrl1/controlled_pulse_width_reg[9]_i_27_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.496 f  ctrl1/controlled_pulse_width_reg[9]_i_5/CO[3]
                         net (fo=6, routed)           0.474     2.970    ctrl1/controlled_pulse_width[9]_i_32_0[0]
    SLICE_X9Y97          LUT5 (Prop_lut5_I1_O)        0.045     3.015 r  ctrl1/controlled_pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000     3.015    ctrl1/controlled_pulse_width[6]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 0.619ns (40.451%)  route 0.911ns (59.549%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.599     1.518    usm1/CLK
    SLICE_X2Y102         FDRE                                         r  usm1/seg_hold_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  usm1/seg_hold_val_reg[13]/Q
                         net (fo=4, routed)           0.176     1.858    usm1/Q[13]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  usm1/distance_diff_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.903    ctrl1/controlled_pulse_width[9]_i_8[1]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.969 f  ctrl1/distance_diff_carry__2/O[1]
                         net (fo=15, routed)          0.223     2.192    usm1/O[1]
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.112     2.304 r  usm1/controlled_pulse_width[9]_i_8/O
                         net (fo=1, routed)           0.000     2.304    usm1/controlled_pulse_width[9]_i_8_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     2.426 r  usm1/controlled_pulse_width_reg[9]_i_2/CO[2]
                         net (fo=10, routed)          0.513     2.939    ctrl1/controlled_pulse_width_reg[0]_1[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.110     3.049 r  ctrl1/controlled_pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000     3.049    ctrl1/controlled_pulse_width[4]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ctrl1/controlled_pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.375ns (78.355%)  route 0.380ns (21.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.599     1.518    usm1/CLK
    SLICE_X3Y100         FDRE                                         r  usm1/SEG_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  usm1/SEG_reg_reg[2]/Q
                         net (fo=1, routed)           0.380     2.026    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.247     3.274 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.274    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.418ns (80.680%)  route 0.340ns (19.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.517    usm1/CLK
    SLICE_X5Y102         FDRE                                         r  usm1/AN_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  usm1/AN_reg_reg[1]/Q
                         net (fo=1, routed)           0.340     1.985    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.290     3.276 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.276    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 2.867ns (45.890%)  route 3.381ns (54.110%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  ctrl1/center_distance_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.926    ctrl1/center_distance_reg[9]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  ctrl1/center_distance_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.249    ctrl1/center_distance_reg[13]_i_1_n_6
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[14]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 2.783ns (45.152%)  route 3.381ns (54.848%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  ctrl1/center_distance_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.926    ctrl1/center_distance_reg[9]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.165 r  ctrl1/center_distance_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.165    ctrl1/center_distance_reg[13]_i_1_n_5
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[15]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.145ns  (logic 2.763ns (44.974%)  route 3.381ns (55.026%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  ctrl1/center_distance_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.926    ctrl1/center_distance_reg[9]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.145 r  ctrl1/center_distance_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.145    ctrl1/center_distance_reg[13]_i_1_n_7
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y102         FDRE                                         r  ctrl1/center_distance_reg[13]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.132ns  (logic 2.750ns (44.857%)  route 3.381ns (55.143%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.132 r  ctrl1/center_distance_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.132    ctrl1/center_distance_reg[9]_i_1_n_6
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[10]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 2.742ns (44.785%)  route 3.381ns (55.215%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.124 r  ctrl1/center_distance_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.124    ctrl1/center_distance_reg[9]_i_1_n_4
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[12]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 2.666ns (44.091%)  route 3.381ns (55.909%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.048 r  ctrl1/center_distance_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.048    ctrl1/center_distance_reg[9]_i_1_n_5
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[11]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 2.646ns (43.906%)  route 3.381ns (56.094%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.809 r  ctrl1/center_distance_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    ctrl1/center_distance_reg[5]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.028 r  ctrl1/center_distance_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.028    ctrl1/center_distance_reg[9]_i_1_n_7
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y101         FDRE                                         r  ctrl1/center_distance_reg[9]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 2.633ns (43.784%)  route 3.381ns (56.216%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.015 r  ctrl1/center_distance_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.015    ctrl1/center_distance_reg[5]_i_1_n_6
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 2.625ns (43.709%)  route 3.381ns (56.291%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.007 r  ctrl1/center_distance_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.007    ctrl1/center_distance_reg[5]_i_1_n_4
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[8]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ctrl1/center_distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 2.549ns (42.988%)  route 3.381ns (57.012%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           2.207     3.675    ctrl1/BTNR_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     3.799 f  ctrl1/center_distance[0]_i_4/O
                         net (fo=19, routed)          0.984     4.783    ctrl1/center_distance113_out
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.124     4.907 r  ctrl1/center_distance[1]_i_2/O
                         net (fo=1, routed)           0.189     5.096    ctrl1/center_distance[1]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.691 r  ctrl1/center_distance_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.692    ctrl1/center_distance_reg[1]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.931 r  ctrl1/center_distance_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.931    ctrl1/center_distance_reg[5]_i_1_n_5
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.509     4.931    ctrl1/CLK
    SLICE_X8Y100         FDRE                                         r  ctrl1/center_distance_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.130     0.258    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X4Y102         FDRE                                         r  usm1/AN_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X4Y102         FDRE                                         r  usm1/AN_reg_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.130     0.258    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X4Y102         FDRE                                         r  usm1/AN_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X4Y102         FDRE                                         r  usm1/AN_reg_reg[3]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.607%)  route 0.147ns (53.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.147     0.275    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.197%)  route 0.140ns (49.803%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[1]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_hold_time_reg[1]/Q
                         net (fo=2, routed)           0.140     0.281    usm1/usn_hold_time_reg[1]
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.878     2.043    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[1]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.837%)  route 0.142ns (50.163%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[2]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_hold_time_reg[2]/Q
                         net (fo=2, routed)           0.142     0.283    usm1/usn_hold_time_reg[2]
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.878     2.043    usm1/CLK
    SLICE_X3Y99          FDRE                                         r  usm1/seg_hold_val_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.131     0.272    usm1/seg_state_reg_n_0_[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.045     0.317 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    usm1/seg_val[0]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X4Y101         FDRE                                         r  usm1/seg_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.248%)  route 0.190ns (59.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.190     0.318    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y102         FDRE                                         r  usm1/AN_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X5Y102         FDRE                                         r  usm1/AN_reg_reg[0]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.248%)  route 0.190ns (59.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.190     0.318    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y102         FDRE                                         r  usm1/AN_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X5Y102         FDRE                                         r  usm1/AN_reg_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.248%)  route 0.190ns (59.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.190     0.318    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y102         FDRE                                         r  usm1/seg_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X5Y102         FDRE                                         r  usm1/seg_val_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.248%)  route 0.190ns (59.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.190     0.318    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y102         FDRE                                         r  usm1/seg_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.868     2.034    usm1/CLK
    SLICE_X5Y102         FDRE                                         r  usm1/seg_val_reg[2]/C





