xrun(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s006: Started on May 21, 2025 at 19:46:33 EDT
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	-coverage all
	-covoverwrite
	-incdir adder
	-uvmnocdnsextra
	-uvmhome /afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv/
	/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv//src/uvm_macros.svh
	adder/adder.sv
	testbench_consolidated.sv
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xmvlog: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xrun: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
DEFINE std       ./STD
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xmelab: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
	Top level design units:
		uvm_pkg
		$unit_0x51fc1995
		$unit_0x3ec02b1b
		top
xmelab: *W,COVFDP: FSM description matching across instance of a module for "COVFDM" warning has been moved from elaboration to simulation dumping. To restore old matching behavior, use "set_backward_compat -COVFDM_during_elab". Also, it is recommended to use set_parameterized_module_coverage CCF command to avoid coverage loss due to FSM description difference across instances of a module.
xmelab: *W,COVFHT: FSM hold transitions (transitions to the current state) are not extracted for any FSM in default mode.
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
DEFINE std       ./STD
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xmvlog_cg: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
    integer i;
            |
xmelab: *W,COVUTA (./adder_consolidated.sv,240|12): Toggle coverage is not supported for SystemVerilog integer, real array, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
xmelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
xmelab: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.
DEFINE std       ./STD
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,1): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/STD' (cds.lib command ignored).
DEFINE synopsys  ./SYNOPSYS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,2): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/SYNOPSYS' (cds.lib command ignored).
DEFINE ieee      ./IEEE
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,3): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/IEEE' (cds.lib command ignored).
DEFINE ambit     ./AMBIT
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,4): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/AMBIT' (cds.lib command ignored).
DEFINE vital_memory ./VITAL_MEMORY
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,5): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/VITAL_MEMORY' (cds.lib command ignored).
DEFINE ncutils ./NCUTILS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,6): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCUTILS' (cds.lib command ignored).
DEFINE ncinternal ./NCINTERNAL
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,7): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCINTERNAL' (cds.lib command ignored).
DEFINE ncmodels ./NCMODELS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,8): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/NCMODELS' (cds.lib command ignored).
DEFINE xmutils ./XMUTILS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,9): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMUTILS' (cds.lib command ignored).
DEFINE xminternal ./XMINTERNAL
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,10): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMINTERNAL' (cds.lib command ignored).
DEFINE xmmodels ./XMMODELS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,11): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/XMMODELS' (cds.lib command ignored).
DEFINE cds_assertions ./CDS_ASSERTIONS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,12): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_ASSERTIONS' (cds.lib command ignored).
DEFINE cds_inhconn ./CDS_INHCONN
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,13): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_INHCONN' (cds.lib command ignored).
DEFINE cds_spicelib ./CDS_SPICELIB
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,14): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_SPICELIB' (cds.lib command ignored).
DEFINE cds_amsfunctions ./CDS_AMSFUNCTIONS
|
xmsim: *W,DLCPTH (/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/cdsvhdl.lib,15): cds.lib Invalid path '/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/inca/files/CDS_AMSFUNCTIONS' (cds.lib command ignored).
Loading snapshot worklib.uvm_pkg:sv .................... Done
SVSEED default: 1
xcelium> source /afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> source /afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv//files/tcl/uvm_sim.tcl
xcelium> run
xmsim: *W,PRPASZ: Packed array at "worklib.uvm_pkg::uvm_string_to_bits.uvm_string_to_bits" of 115200 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 115200 worklib.uvm_pkg::uvm_string_to_bits.uvm_string_to_bits' or 'setenv SHM_PACKED_LIMIT 115200' to adjust limit.
xmsim: *W,PRPASZ: Packed array at "worklib.uvm_pkg::uvm_bits_to_string.str" of 115200 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 115200 worklib.uvm_pkg::uvm_bits_to_string.str' or 'setenv SHM_PACKED_LIMIT 115200' to adjust limit.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_transaction' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_sequence' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_add_zero_a' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_add_zero_b' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_cin_1' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_boundary' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_all_bits' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_propagate_test' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_generate_test' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_ripple_carry_test' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_bit_positions' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_sequencer' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_monitor' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_driver' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_agent' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_scoreboard' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_coverage' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_env' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'adder_test' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_INFO /afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test adder_test...
UVM_INFO testbench_consolidated.sv(909) @ 0: uvm_test_top.env.coverage [adder_coverage] Coverage model created
End of elaboration phase in agent
start_of_simulation_phase
UVM_INFO testbench_consolidated.sv(740) @ 10: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 10: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 20: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 20: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 30: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 30: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 40: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 40: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 50: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 50: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 60: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 60: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 70: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 70: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 80: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 80: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 90: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 90: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 245: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 245: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 255: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=32ab, b=3bf3, cin=1
  Outputs: out=6e9f, cout=0
  Propagate: actual=0958, expected=0958
  Generate: actual=32a3, expected=32a3
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 255: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=32ab, b=3bf3, cin=1
  Outputs: out=6e9f, cout=0
  Propagate: actual=0958, expected=0958
  Generate: actual=32a3, expected=32a3
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 415: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 415: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 425: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=26d8, b=f3ed, cin=0
  Outputs: out=1ac5, cout=1
  Propagate: actual=d535, expected=d535
  Generate: actual=22c8, expected=22c8
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 425: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=26d8, b=f3ed, cin=0
  Outputs: out=1ac5, cout=1
  Propagate: actual=d535, expected=d535
  Generate: actual=22c8, expected=22c8
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 585: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 585: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 595: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0f33, b=d8e0, cin=0
  Outputs: out=e813, cout=0
  Propagate: actual=d7d3, expected=d7d3
  Generate: actual=0820, expected=0820
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 595: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0f33, b=d8e0, cin=0
  Outputs: out=e813, cout=0
  Propagate: actual=d7d3, expected=d7d3
  Generate: actual=0820, expected=0820
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 755: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 755: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 765: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=ef6b, cin=0
  Outputs: out=ef6b, cout=0
  Propagate: actual=ef6b, expected=ef6b
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 765: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=ef6b, cin=0
  Outputs: out=ef6b, cout=0
  Propagate: actual=ef6b, expected=ef6b
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 925: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 925: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 935: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=e399, cin=0
  Outputs: out=e399, cout=0
  Propagate: actual=e399, expected=e399
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 935: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=e399, cin=0
  Outputs: out=e399, cout=0
  Propagate: actual=e399, expected=e399
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1095: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1095: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1105: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=7582, b=bc89, cin=1
  Outputs: out=320c, cout=1
  Propagate: actual=c90b, expected=c90b
  Generate: actual=3480, expected=3480
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1105: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=7582, b=bc89, cin=1
  Outputs: out=320c, cout=1
  Propagate: actual=c90b, expected=c90b
  Generate: actual=3480, expected=3480
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1265: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1265: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1275: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=69af, b=7482, cin=1
  Outputs: out=de32, cout=0
  Propagate: actual=1d2d, expected=1d2d
  Generate: actual=6082, expected=6082
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1275: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=69af, b=7482, cin=1
  Outputs: out=de32, cout=0
  Propagate: actual=1d2d, expected=1d2d
  Generate: actual=6082, expected=6082
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1435: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1435: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1445: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0001, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fffe, expected=fffe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1445: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0001, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fffe, expected=fffe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1605: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1605: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1615: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1615: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1775: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1775: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1785: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1785: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 1945: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 1945: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 1950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 1955: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=aaaa, cin=0
  Outputs: out=5554, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=aaaa, expected=aaaa
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 1955: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=aaaa, cin=0
  Outputs: out=5554, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=aaaa, expected=aaaa
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 1960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 1990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2115: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2115: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2125: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0f0f, cin=0
  Outputs: out=0f0e, cout=1
  Propagate: actual=f0f0, expected=f0f0
  Generate: actual=0f0f, expected=0f0f
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2125: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0f0f, cin=0
  Outputs: out=0f0e, cout=1
  Propagate: actual=f0f0, expected=f0f0
  Generate: actual=0f0f, expected=0f0f
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2285: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2285: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2295: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2295: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2455: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2455: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2465: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=ffff, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2465: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0000, b=ffff, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2625: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2625: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2635: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=ffff, cin=0
  Outputs: out=fffe, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=ffff, expected=ffff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2635: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=ffff, cin=0
  Outputs: out=fffe, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=ffff, expected=ffff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2795: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2795: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2805: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=5555, cin=0
  Outputs: out=5554, cout=1
  Propagate: actual=aaaa, expected=aaaa
  Generate: actual=5555, expected=5555
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2805: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=5555, cin=0
  Outputs: out=5554, cout=1
  Propagate: actual=aaaa, expected=aaaa
  Generate: actual=5555, expected=5555
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 2965: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 2965: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 2970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 2975: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=aaaa, cin=0
  Outputs: out=aaa9, cout=1
  Propagate: actual=5555, expected=5555
  Generate: actual=aaaa, expected=aaaa
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 2975: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=aaaa, cin=0
  Outputs: out=aaa9, cout=1
  Propagate: actual=5555, expected=5555
  Generate: actual=aaaa, expected=aaaa
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 2980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 2990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3135: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3135: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3145: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3145: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 3150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3305: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3305: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3315: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ff00, b=ff00, cin=0
  Outputs: out=fe00, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=ff00, expected=ff00
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3315: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ff00, b=ff00, cin=0
  Outputs: out=fe00, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=ff00, expected=ff00
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 3320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3475: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3475: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3485: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=00ff, b=00ff, cin=1
  Outputs: out=01ff, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=00ff, expected=00ff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3485: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=00ff, b=00ff, cin=1
  Outputs: out=01ff, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=00ff, expected=00ff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 3490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3645: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3645: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3655: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0001, b=0001, cin=0
  Outputs: out=0002, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3655: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0001, b=0001, cin=0
  Outputs: out=0002, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 3660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3815: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3815: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3825: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0010, b=0010, cin=0
  Outputs: out=0020, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3825: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0010, b=0010, cin=0
  Outputs: out=0020, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 3830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 3985: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 3985: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 3990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 3990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 3995: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0100, b=0100, cin=0
  Outputs: out=0200, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 3995: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0100, b=0100, cin=0
  Outputs: out=0200, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 4155: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 4155: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 4160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 4165: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=1000, b=1000, cin=0
  Outputs: out=2000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=1000, expected=1000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 4165: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=1000, b=1000, cin=0
  Outputs: out=2000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=1000, expected=1000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 4325: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 4325: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 4330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 4335: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0001, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fffe, expected=fffe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 4335: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0001, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fffe, expected=fffe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 4495: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 4495: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 4500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 4505: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=1
  Outputs: out=0000, cout=1
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 4505: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffff, b=0000, cin=1
  Outputs: out=0000, cout=1
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 4665: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 4665: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 4670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 4675: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=00ff, b=0001, cin=0
  Outputs: out=0100, cout=0
  Propagate: actual=00fe, expected=00fe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 4675: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=00ff, b=0001, cin=0
  Outputs: out=0100, cout=0
  Propagate: actual=00fe, expected=00fe
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 4835: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 4835: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 4840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 4845: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ff00, b=0100, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fe00, expected=fe00
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 4845: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ff00, b=0100, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=fe00, expected=fe00
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 4850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 4990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5005: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5005: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5015: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0ff0, b=0010, cin=0
  Outputs: out=1000, cout=0
  Propagate: actual=0fe0, expected=0fe0
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5015: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0ff0, b=0010, cin=0
  Outputs: out=1000, cout=0
  Propagate: actual=0fe0, expected=0fe0
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5175: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5175: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5185: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=1
  Outputs: out=0000, cout=1
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5185: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=aaaa, b=5555, cin=1
  Outputs: out=0000, cout=1
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5345: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5345: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5355: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=7fff, b=7fff, cin=1
  Outputs: out=ffff, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=7fff, expected=7fff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5355: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=7fff, b=7fff, cin=1
  Outputs: out=ffff, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=7fff, expected=7fff
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5515: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5515: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5525: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=fffe, b=0001, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5525: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=fffe, b=0001, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5685: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5685: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5695: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffef, b=0010, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5695: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=ffef, b=0010, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 5855: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 5855: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 5860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 5865: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=feff, b=0100, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 5865: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=feff, b=0100, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 5870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 5990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6025: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6025: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6035: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=efff, b=1000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6035: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=efff, b=1000, cin=0
  Outputs: out=ffff, cout=0
  Propagate: actual=ffff, expected=ffff
  Generate: actual=0000, expected=0000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6195: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6195: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6205: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0001, b=0001, cin=0
  Outputs: out=0002, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6205: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0001, b=0001, cin=0
  Outputs: out=0002, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0001, expected=0001
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6365: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6365: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6375: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0002, b=0002, cin=0
  Outputs: out=0004, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0002, expected=0002
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6375: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0002, b=0002, cin=0
  Outputs: out=0004, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0002, expected=0002
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6535: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6535: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6545: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0004, b=0004, cin=0
  Outputs: out=0008, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0004, expected=0004
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6545: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0004, b=0004, cin=0
  Outputs: out=0008, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0004, expected=0004
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6705: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6705: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6715: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0008, b=0008, cin=0
  Outputs: out=0010, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0008, expected=0008
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6715: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0008, b=0008, cin=0
  Outputs: out=0010, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0008, expected=0008
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 6875: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 6875: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 6880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 6885: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0010, b=0010, cin=0
  Outputs: out=0020, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 6885: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0010, b=0010, cin=0
  Outputs: out=0020, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0010, expected=0010
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 6890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 6990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7045: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7045: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7055: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0020, b=0020, cin=0
  Outputs: out=0040, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0020, expected=0020
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7055: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0020, b=0020, cin=0
  Outputs: out=0040, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0020, expected=0020
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7215: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7215: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7225: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0040, b=0040, cin=0
  Outputs: out=0080, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0040, expected=0040
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7225: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0040, b=0040, cin=0
  Outputs: out=0080, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0040, expected=0040
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7385: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7385: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7395: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0080, b=0080, cin=0
  Outputs: out=0100, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0080, expected=0080
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7395: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0080, b=0080, cin=0
  Outputs: out=0100, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0080, expected=0080
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7555: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7555: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7565: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0100, b=0100, cin=0
  Outputs: out=0200, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7565: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0100, b=0100, cin=0
  Outputs: out=0200, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0100, expected=0100
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7725: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7725: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7735: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0200, b=0200, cin=0
  Outputs: out=0400, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0200, expected=0200
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7735: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0200, b=0200, cin=0
  Outputs: out=0400, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0200, expected=0200
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7760: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7770: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7780: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7790: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7800: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7810: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7820: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7830: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7840: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7850: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7860: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7870: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7880: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7890: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 7895: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 7895: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 7900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7900: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 7905: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0400, b=0400, cin=0
  Outputs: out=0800, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0400, expected=0400
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 7905: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0400, b=0400, cin=0
  Outputs: out=0800, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0400, expected=0400
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 7910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7910: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7920: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7930: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7940: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7950: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7960: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7970: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7980: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 7990: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8000: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8010: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8020: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8030: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8040: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8050: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8060: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 8065: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 8065: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 8070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8070: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 8075: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0800, b=0800, cin=0
  Outputs: out=1000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0800, expected=0800
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 8075: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=0800, b=0800, cin=0
  Outputs: out=1000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=0800, expected=0800
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 8080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8080: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8090: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8100: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8110: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8120: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8130: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8140: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8150: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8160: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8170: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8180: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8190: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8200: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8210: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8220: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8230: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 8235: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 8235: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 8240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8240: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 8245: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=1000, b=1000, cin=0
  Outputs: out=2000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=1000, expected=1000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 8245: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=1000, b=1000, cin=0
  Outputs: out=2000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=1000, expected=1000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 8250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8250: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8260: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8270: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8280: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8290: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8300: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8310: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8320: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8330: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8340: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8350: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8360: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8370: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8380: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8390: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8400: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 8405: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 8405: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 8410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8410: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 8415: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=2000, b=2000, cin=0
  Outputs: out=4000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=2000, expected=2000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 8415: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=2000, b=2000, cin=0
  Outputs: out=4000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=2000, expected=2000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 8420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8420: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8430: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8440: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8450: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8460: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8470: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8480: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8490: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8500: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8510: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8520: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8530: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8540: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8550: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8560: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8570: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 8575: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 8575: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 8580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8580: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 8585: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=4000, b=4000, cin=0
  Outputs: out=8000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=4000, expected=4000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 8585: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=4000, b=4000, cin=0
  Outputs: out=8000, cout=0
  Propagate: actual=0000, expected=0000
  Generate: actual=4000, expected=4000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(740) @ 8590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8590: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8600: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8610: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8620: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8630: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8640: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8650: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8660: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8670: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8680: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8690: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8700: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8710: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8720: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8730: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8740: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(725) @ 8745: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(725) @ 8745: uvm_test_top.env.scoreboard [write_drv STIM] 
UVM_INFO testbench_consolidated.sv(740) @ 8750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(740) @ 8750: uvm_test_top.env.scoreboard [write_mon OUT ] 
UVM_INFO testbench_consolidated.sv(771) @ 8755: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=8000, b=8000, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=8000, expected=8000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(771) @ 8755: uvm_test_top.env.scoreboard [PASS ] Transaction PASSED:
  Inputs: a=8000, b=8000, cin=0
  Outputs: out=0000, cout=1
  Propagate: actual=0000, expected=0000
  Generate: actual=8000, expected=8000
  Clock state: clkp_out=ff, clkn_out=00
UVM_INFO testbench_consolidated.sv(929) @ 8755: uvm_test_top.env.coverage [adder_coverage] Coverage is 78.148459
UVM_INFO testbench_consolidated.sv(929) @ 8755: uvm_test_top.env.coverage [adder_coverage] Coverage is 78.148459
UVM_INFO /afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv/src/base/uvm_report_server.svh(864) @ 8755: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  981
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PASS ]    51
[RNTST]     1
[TPRGED]    19
[UVM/RELNOTES]     1
[adder_coverage]     2
[write_drv STIM]    51
[write_mon OUT ]   875

Simulation complete via $finish(1) at time 8755 NS + 59
/afs/crc.nd.edu/group/cse/cadence2/installs/XCELIUM2403/tools.lnx86/methodology/UVM/CDNS-IEEE/sv/src/base/uvm_root.svh:585 		$finish;
xcelium> exit
xmsim: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_3591db09_1290ee68.ucm
  data               :  ./cov_work/scope/test/icc_3591db09_1290ee68.ucd
TOOL:	xrun(64)	24.03-s006: Exiting on May 21, 2025 at 19:46:41 EDT  (total: 00:00:08)
