set ::env(PROJECT_NAME) 1000base-x
set ::env(DESIGN_TOP) ge_1000baseX_test
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/1000base-x/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/1000base-x/trunk/rtl/verilog/ge_1000baseX_test.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller
