#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 09:44:21 2020
# Process ID: 12244
# Current directory: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12916 D:\SEA-master\Examples\FPGA\4.Module-Interface\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/vivado.log
# Journal file: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/ADC-Demo/ADC_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP', nor could it be found using path 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Wave_Ram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Wave_Ram' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'ADC_Demo.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 701.637 ; gain = 121.816
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -srcset Wave_Ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  Wave_Ram] -log ip_upgrade.log
Upgrading 'Wave_Ram'
INFO: [Project 1-386] Moving file 'D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/Wave_Ram/Wave_Ram.xci' from fileset 'Wave_Ram' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded Wave_Ram (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Wave_Ram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Wave_Ram] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP D:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'.
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_1 -dir d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kGenerateSerialClk {false}] [get_ips rgb2dvi_1]
generate_target {instantiation_template} [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_1'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_1] }
export_ip_user_files -of_objects [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
launch_runs -jobs 8 rgb2dvi_1_synth_1
[Fri Jul 31 09:50:57 2020] Launched rgb2dvi_1_synth_1...
Run output will be captured here: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/rgb2dvi_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -directory D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files -ipstatic_source_dir D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/modelsim} {questa=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/questa} {riviera=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/riviera} {activehdl=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
[Fri Jul 31 09:51:51 2020] Launched rgb2dvi_0_synth_1, Wave_Ram_synth_1, clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
rgb2dvi_0_synth_1: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/rgb2dvi_0_synth_1/runme.log
Wave_Ram_synth_1: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/Wave_Ram_synth_1/runme.log
clk_wiz_0_synth_1: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/synth_1/runme.log
[Fri Jul 31 09:51:52 2020] Launched impl_1...
Run output will be captured here: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 949.730 ; gain = 10.328
open_run impl_1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1531.656 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1531.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1531.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1634.363 ; gain = 673.871
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:02:54 2020...
