// Seed: 1220923316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = id_3;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
    , id_17,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    output uwire id_11,
    output wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15
);
  uwire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ;
  wire id_50;
  integer id_51;
  assign id_44 = 1;
  tri id_52 = id_29;
  module_0(
      id_40, id_42, id_29, id_30, id_51, id_28
  );
  wire id_53, id_54;
  wor id_55 = 1;
  assign id_43 = 1;
endmodule
