
This example contains single core BP + Ethernet controller + RISC-V PLIC. Both VCS and Verilator simulation
are not supported at the moment.

This example is targeted at Zedboard with vivado 2019.1
