 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : bsh_32
Version: O-2018.06-SP1
Date   : Sat Dec  9 23:35:13 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: sh[0] (input port)
  Endpoint: data_out[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  sh[0] (in)                               0.00       0.00 f
  U905/Y (CLKINVX1)                        0.09       0.09 r
  U478/Y (NAND2X2)                         0.22       0.31 f
  U803/Y (OA22X1)                          0.29       0.60 f
  U802/Y (OAI221XL)                        0.13       0.73 r
  U651/Y (CLKINVX1)                        0.06       0.80 f
  U577/Y (AOI2BB2X1)                       0.15       0.95 f
  U576/Y (OAI221XL)                        0.12       1.07 r
  U527/Y (AOI22X1)                         0.08       1.15 f
  U438/Y (OAI221XL)                        0.11       1.25 r
  U500/Y (CLKINVX1)                        0.22       1.48 f
  U501/Y (INVX20)                          0.54       2.02 r
  data_out[6] (out)                        0.00       2.02 r
  data arrival time                                   2.02
  -----------------------------------------------------------
  (Path is unconstrained)


1
