info x 74 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 steptostep
term mark 186 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 7 0 516 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 3 1 0 100 8 0 516 100 50 50 10 10 0 0 0 0 DINInstd_logic_vectorRISING_EDGECLK
var add 4 0 0 98 9 0 516 100 50 50 10 10 0 0 0 0 POROutstd_logicRISING_EDGECLK
var add 5 0 0 98 9 0 516 100 50 50 10 10 0 0 0 0 PANTOutstd_logicRISING_EDGECLK
var add 6 0 0 98 9 0 516 100 50 50 10 10 0 0 0 0 POR10Outstd_logicRISING_EDGECLK
var add 7 0 0 98 9 0 516 100 50 50 10 10 0 0 0 0 PANT10Outstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 3 156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 3 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 3 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 3 172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 34325174 30409520 0 0 0 0 0 0 0 0 0 0 0 0 0 StepToStep.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 174 9 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = StepToStep.vhd
Wed Sep 18 16:07:16 2013
com add 1 106 -204 -30 8 -7 -42 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 155 -1377 -1203 21 -11 -46 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2.25000000000000
