Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER --family=Agilex --part=AGFB014R24B2E2V
Info: FDAS_DDR_CONTROLLER.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 1A: Component and DIMM (with A17)".
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 4 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: FDAS_DDR_CONTROLLER: "Transforming system: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Naming system components in system: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Processing generation queue"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER_altera_emif_fm_262_xcktthi"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a"
Info: FDAS_DDR_CONTROLLER: Done "FDAS_DDR_CONTROLLER" with 3 modules, 40 files
Info: Generating the following file(s) for RIVIERA simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER.ip --output-directory=C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER.ip --synthesis=VHDL --output-directory=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER --family=Agilex --part=AGFB014R24B2E2V
Info: FDAS_DDR_CONTROLLER.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 1A: Component and DIMM (with A17)".
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 4 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
Info: FDAS_DDR_CONTROLLER.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: FDAS_DDR_CONTROLLER: "Transforming system: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Naming system components in system: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Processing generation queue"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER_altera_emif_fm_262_xcktthi"
Info: FDAS_DDR_CONTROLLER: "Generating: FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a"
Info: FDAS_DDR_CONTROLLER: Done "FDAS_DDR_CONTROLLER" with 3 modules, 50 files
Info: Finished: Create HDL design files for synthesis
