<profile>

<section name = "Vitis HLS Report for 'EvalCircuit_Pipeline_VITIS_LOOP_107_2'" level="0">
<item name = "Date">Mon Nov 17 18:42:24 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.978 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">576267, 576267, 2.881 ms, 2.881 ms, 576261, 576261, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_gf128_clmul_fu_339">gf128_clmul, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_107_2">576265, 576265, 11, 3, 3, 192086, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1337, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 8322, 60601, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 311, -</column>
<column name="Register">-, -, 1740, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 14, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_gf128_clmul_fu_339">gf128_clmul, 0, 0, 8322, 60601, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln120_fu_599_p2">+, 0, 0, 128, 128, 128</column>
<column name="i_20_fu_369_p2">+, 0, 0, 25, 18, 1</column>
<column name="a1_fu_612_p2">-, 0, 0, 128, 128, 128</column>
<column name="and_ln114_fu_528_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln120_1_fu_594_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln120_fu_581_p2">and, 0, 0, 128, 128, 128</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_726">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_729">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op117_call_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln107_fu_363_p2">icmp, 0, 0, 25, 18, 18</column>
<column name="ap_block_pp0_stage1_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage1_iter3_grp1">or, 0, 0, 2, 1, 1</column>
<column name="grp_gf128_clmul_fu_339_a">select, 0, 0, 123, 1, 128</column>
<column name="grp_gf128_clmul_fu_339_b">select, 0, 0, 123, 1, 128</column>
<column name="select_ln115_fu_563_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln120_1_fu_573_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln120_2_fu_586_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln120_fu_605_p3">select, 0, 0, 123, 1, 128</column>
<column name="select_ln125_fu_535_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln126_1_fu_515_p3">select, 0, 0, 123, 1, 128</column>
<column name="select_ln126_fu_508_p3">select, 0, 0, 123, 1, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="d_fu_568_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln124_fu_501_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln125_fu_556_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln126_fu_522_p2">xor, 0, 0, 128, 128, 128</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_0_address0_local">20, 4, 18, 72</column>
<column name="V_0_address1_local">20, 4, 18, 72</column>
<column name="V_1_address0_local">20, 4, 18, 72</column>
<column name="V_1_address1_local">20, 4, 18, 72</column>
<column name="a0_strm_blk_n">9, 2, 1, 2</column>
<column name="a1_strm_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 18, 36</column>
<column name="circuit_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_strm_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_strm_cp_blk_n">9, 2, 1, 2</column>
<column name="extended_witness_address0_local">20, 4, 19, 76</column>
<column name="extended_witness_address1_local">14, 3, 19, 57</column>
<column name="extended_witness_d0_local">14, 3, 1, 3</column>
<column name="i_10_fu_106">9, 2, 18, 36</column>
<column name="reg_345">9, 2, 128, 256</column>
<column name="reg_350">9, 2, 128, 256</column>
<column name="u_0_address0_local">14, 3, 18, 54</column>
<column name="u_1_address0_local">14, 3, 18, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_0_addr_5_reg_754">18, 0, 18, 0</column>
<column name="V_0_load_1_reg_769">128, 0, 128, 0</column>
<column name="V_1_addr_5_reg_759">18, 0, 18, 0</column>
<column name="V_1_load_1_reg_774">128, 0, 128, 0</column>
<column name="a0_reg_827">255, 0, 255, 0</column>
<column name="a1_reg_822">128, 0, 128, 0</column>
<column name="a1_reg_822_pp0_iter2_reg">128, 0, 128, 0</column>
<column name="and_ln114_reg_764">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="d_reg_816">1, 0, 1, 0</column>
<column name="d_reg_816_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="extended_witness_addr_1_reg_670">19, 0, 19, 0</column>
<column name="extended_witness_addr_reg_659">19, 0, 19, 0</column>
<column name="gate_is_and_reg_637">1, 0, 1, 0</column>
<column name="gate_out_reg_641">19, 0, 19, 0</column>
<column name="i_10_fu_106">18, 0, 18, 0</column>
<column name="icmp_ln107_reg_633">1, 0, 1, 0</column>
<column name="lshr_ln124_1_reg_681">18, 0, 18, 0</column>
<column name="reg_345">128, 0, 128, 0</column>
<column name="reg_350">128, 0, 128, 0</column>
<column name="select_ln119_1_reg_810">128, 0, 128, 0</column>
<column name="select_ln119_reg_804">128, 0, 128, 0</column>
<column name="select_ln125_reg_789">1, 0, 1, 0</column>
<column name="tmp_843_reg_664">1, 0, 1, 0</column>
<column name="tmp_844_reg_675">1, 0, 1, 0</column>
<column name="tmp_reg_646">1, 0, 1, 0</column>
<column name="u_0_addr_reg_726">18, 0, 18, 0</column>
<column name="u_0_load_reg_794">1, 0, 1, 0</column>
<column name="u_1_addr_reg_732">18, 0, 18, 0</column>
<column name="u_1_load_reg_799">1, 0, 1, 0</column>
<column name="xor_ln126_reg_748">128, 0, 128, 0</column>
<column name="zext_ln124_1_reg_653">18, 0, 64, 46</column>
<column name="gate_is_and_reg_637">64, 32, 1, 0</column>
<column name="icmp_ln107_reg_633">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, EvalCircuit_Pipeline_VITIS_LOOP_107_2, return value</column>
<column name="d_strm_TDATA">out, 8, axis, d_strm, pointer</column>
<column name="d_strm_TVALID">out, 1, axis, d_strm, pointer</column>
<column name="d_strm_TREADY">in, 1, axis, d_strm, pointer</column>
<column name="d_strm_cp_din">out, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_full_n">in, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_write">out, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_num_data_valid">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_fifo_cap">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="V_0_address0">out, 18, ap_memory, V_0, array</column>
<column name="V_0_ce0">out, 1, ap_memory, V_0, array</column>
<column name="V_0_q0">in, 128, ap_memory, V_0, array</column>
<column name="V_0_address1">out, 18, ap_memory, V_0, array</column>
<column name="V_0_ce1">out, 1, ap_memory, V_0, array</column>
<column name="V_0_we1">out, 1, ap_memory, V_0, array</column>
<column name="V_0_d1">out, 128, ap_memory, V_0, array</column>
<column name="V_0_q1">in, 128, ap_memory, V_0, array</column>
<column name="V_1_address0">out, 18, ap_memory, V_1, array</column>
<column name="V_1_ce0">out, 1, ap_memory, V_1, array</column>
<column name="V_1_q0">in, 128, ap_memory, V_1, array</column>
<column name="V_1_address1">out, 18, ap_memory, V_1, array</column>
<column name="V_1_ce1">out, 1, ap_memory, V_1, array</column>
<column name="V_1_we1">out, 1, ap_memory, V_1, array</column>
<column name="V_1_d1">out, 128, ap_memory, V_1, array</column>
<column name="V_1_q1">in, 128, ap_memory, V_1, array</column>
<column name="a0_strm_din">out, 256, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_full_n">in, 1, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_write">out, 1, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_num_data_valid">in, 3, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_fifo_cap">in, 3, ap_fifo, a0_strm, pointer</column>
<column name="a1_strm_din">out, 128, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_full_n">in, 1, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_write">out, 1, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_num_data_valid">in, 3, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_fifo_cap">in, 3, ap_fifo, a1_strm, pointer</column>
<column name="circuit_TDATA">in, 128, axis, circuit, pointer</column>
<column name="circuit_TVALID">in, 1, axis, circuit, pointer</column>
<column name="circuit_TREADY">out, 1, axis, circuit, pointer</column>
<column name="extended_witness_address0">out, 19, ap_memory, extended_witness, array</column>
<column name="extended_witness_ce0">out, 1, ap_memory, extended_witness, array</column>
<column name="extended_witness_we0">out, 1, ap_memory, extended_witness, array</column>
<column name="extended_witness_d0">out, 1, ap_memory, extended_witness, array</column>
<column name="extended_witness_q0">in, 1, ap_memory, extended_witness, array</column>
<column name="extended_witness_address1">out, 19, ap_memory, extended_witness, array</column>
<column name="extended_witness_ce1">out, 1, ap_memory, extended_witness, array</column>
<column name="extended_witness_q1">in, 1, ap_memory, extended_witness, array</column>
<column name="u_0_address0">out, 18, ap_memory, u_0, array</column>
<column name="u_0_ce0">out, 1, ap_memory, u_0, array</column>
<column name="u_0_q0">in, 1, ap_memory, u_0, array</column>
<column name="u_0_address1">out, 18, ap_memory, u_0, array</column>
<column name="u_0_ce1">out, 1, ap_memory, u_0, array</column>
<column name="u_0_we1">out, 1, ap_memory, u_0, array</column>
<column name="u_0_d1">out, 1, ap_memory, u_0, array</column>
<column name="u_1_address0">out, 18, ap_memory, u_1, array</column>
<column name="u_1_ce0">out, 1, ap_memory, u_1, array</column>
<column name="u_1_q0">in, 1, ap_memory, u_1, array</column>
<column name="u_1_address1">out, 18, ap_memory, u_1, array</column>
<column name="u_1_ce1">out, 1, ap_memory, u_1, array</column>
<column name="u_1_we1">out, 1, ap_memory, u_1, array</column>
<column name="u_1_d1">out, 1, ap_memory, u_1, array</column>
</table>
</item>
</section>
</profile>
