# -*- Python -*-

import os

import lit.formats
import lit.util

DEVICES = {
    'CM0': {
        'arch': 'thumbv6m',
        'triple': 'thumbv6m',
        'abi': 'eabi',
        'mcpu': 'cortex-m0',
        'mfpu': 'none',
        'mpu': False,
        'features': ['thumbv6m'],
        'header': 'core_cm0.h',
        'defines': {
            '__CM0_REV': '0x0000U',
            '__NVIC_PRIO_BITS': '2U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM0plus': {
        'arch': 'thumbv6m',
        'triple': 'thumbv6m',
        'abi': 'eabi',
        'mcpu': 'cortex-m0plus',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m'],
        'header': 'core_cm0plus.h',
        'defines': {
            '__CM0PLUS_REV': '0x0000U',
            '__MPU_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '2U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM3': {
        'arch': 'thumbv7m',
        'triple': 'thumbv7-m',
        'abi': 'eabi',
        'mcpu': 'cortex-m3',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm3.h',
        'defines': {
            '__CM3_REV': '0x0000U',
            '__MPU_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM4': {
        'arch': 'thumbv7em',
        'triple': 'thumbv7-em',
        'abi': 'eabi',
        'mcpu': 'cortex-m4',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm4.h',
        'defines': {
            '__CM4_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__MPU_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM4FP': {
        'arch': 'thumbv7em',
        'triple': 'thumbv7-em',
        'abi': 'eabihf',
        'mcpu': 'cortex-m4',
        'mfpu': 'fpv4-sp-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm4.h',
        'defines': {
            '__CM4_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM7': {
        'arch': 'thumbv7em',
        'triple': 'thumbv7-em',
        'abi': 'eabi',
        'mcpu': 'cortex-m7',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm7.h',
        'defines': {
            '__CM7_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__DTCM_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM7SP': {
        'arch': 'thumbv7em',
        'triple': 'thumbv7-em',
        'abi': 'eabi',
        'mcpu': 'cortex-m7',
        'mfpu': 'fpv4-sp-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm7.h',
        'defines': {
            '__CM7_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__DTCM_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM7DP': {
        'arch': 'thumbv7em',
        'triple': 'thumbv7-em',
        'abi': 'eabihf',
        'mcpu': 'cortex-m7',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm7.h',
        'defines': {
            '__CM7_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__DTCM_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM23': {
        'arch': 'thumbv8m.base',
        'triple': 'thumbv8m',
        'abi': 'eabi',
        'mcpu': 'cortex-m23',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'thumbv8m.base', 'ldrex'],
        'header': 'core_cm23.h',
        'defines': {
            '__CM23_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM23S': {
        'arch': 'thumbv8m.base',
        'triple': 'thumbv8m',
        'abi': 'eabi',
        'mcpu': 'cortex-m23',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'thumbv8m.base', 'ldrex'],
        'header': 'core_cm23.h',
        'defines': {
            '__CM23_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM23NS': {
        'arch': 'thumbv8m.base',
        'triple': 'thumbv8m',
        'abi': 'eabi',
        'mcpu': 'cortex-m23',
        'mfpu': 'none',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'thumbv8m.base', 'ldrex'],
        'header': 'core_cm23.h',
        'defines': {
            '__CM23_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM33': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m33',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm33.h',
        'defines': {
            '__CM33_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM33S': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m33',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm33.h',
        'defines': {
            '__CM33_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM33NS': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m33',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm33.h',
        'defines': {
            '__CM33_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM35P': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m35p',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm35p.h',
        'defines': {
            '__CM35P_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM35PS': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m35p',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm35p.h',
        'defines': {
            '__CM35P_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM35PNS': {
        'arch': 'thumbv8m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m35p',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm35p.h',
        'defines': {
            '__CM35P_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__VTOR_PRESENT': '1U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM52': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m52',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm52.h',
        'defines': {
            '__CM52_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__UCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM52S': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m52',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm52.h',
        'defines': {
            '__CM52_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__UCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM52NS': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m52',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm52.h',
        'defines': {
            '__CM52_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__UCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },    
    'CM55': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m55',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm55.h',
        'defines': {
            '__CM55_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM55S': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m55',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm55.h',
        'defines': {
            '__CM55_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM55NS': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m55',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm55.h',
        'defines': {
            '__CM55_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM85': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m85',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm85.h',
        'defines': {
            '__CM85_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM85S': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m85',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm85.h',
        'defines': {
            '__CM85_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CM85NS': {
        'arch': 'thumbv8.1m.main',
        'triple': 'thumbv8m',
        'abi': 'eabihf',
        'mcpu': 'cortex-m85',
        'mfpu': 'fpv5-d16',
        'mpu': True,
        'features': ['thumbv6m', 'thumbv7m', 'dsp', 'thumbv8m.base', 'thumbv8m.main', 'thumbv8.1m.main', 'thumb-2', 'sat', 'ldrex', 'clz'],
        'header': 'core_cm85.h',
        'defines': {
            '__CM85_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__FPU_DP': '1U',
            '__MPU_PRESENT': '1U',
            '__ICACHE_PRESENT': '1U',
            '__DCACHE_PRESENT': '1U',
            '__SAUREGION_PRESENT': '8U',
            '__DSP_PRESENT': '1U',
            '__VTOR_PRESENT': '1U',
            '__PMU_PRESENT': '1U',
            '__PMU_NUM_EVENTCNT': '8U',
            '__NVIC_PRIO_BITS': '3U',
            '__Vendor_SysTickConfig': '0U'
        }
    },
    'CA5': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a5',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca5.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA5neon': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a5',
        'mfpu': 'neon-vfpv4',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_ca5.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA7': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a7',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca7.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA7neon': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a7',
        'mfpu': 'neon-vfpv4',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_ca7.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA9': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a9',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca9.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA9neon': {
        'arch': 'armv7a',
        'triple': 'armv7-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a9',
        'mfpu': 'neon-vfpv3',
        'mpu': True,
        'features': ['armv7a', 'thumb-2', 'sat', 'dsp', 'ldrex', 'clz'],
        'header': 'core_ca9.h',
        'defines': {
            '__CORTEX_A': '7',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA35': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a35',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca35.h',
        'defines': {
            '__CORTEX_A': '35',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA35neon': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a35',
        'mfpu': 'neon-fp-armv8',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'dsp', 'ldrex', 'clz'],
        'header': 'core_ca35.h',
        'defines': {
            '__CORTEX_A': '35',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA53': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a53',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca53.h',
        'defines': {
            '__CORTEX_A': '53',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA53neon': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a53',
        'mfpu': 'neon-fp-armv8',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'dsp', 'ldrex', 'clz'],
        'header': 'core_ca53.h',
        'defines': {
            '__CORTEX_A': '53',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA55': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabi',
        'mcpu': 'cortex-a55',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'clz'],
        'header': 'core_ca55.h',
        'defines': {
            '__CORTEX_A': '55',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CA55neon': {
        'arch': 'armv8a',
        'triple': 'armv8-a',
        'abi': 'eabihf',
        'mcpu': 'cortex-a55',
        'mfpu': 'neon-fp-armv8',
        'mpu': True,
        'features': ['armv8a', 'thumb-2', 'sat', 'dsp', 'ldrex', 'clz'],
        'header': 'core_ca55.h',
        'defines': {
            '__CORTEX_A': '55',
            '__CA_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR4': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r4',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'clz'],
        'header': 'core_cr4.h',
        'defines': {
            '__CR4_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR4F': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r4',
        'mfpu': 'vfpv3-d16',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_cr4.h',
        'defines': {
            '__CR4_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR5': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r5',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'clz'],
        'header': 'core_cr5.h',
        'defines': {
            '__CR5_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR5F': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r5',
        'mfpu': 'vfpv3-d16',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_cr5.h',
        'defines': {
            '__CR5_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR7': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r7',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'clz'],
        'header': 'core_cr7.h',
        'defines': {
            '__CR7_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR7F': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r7',
        'mfpu': 'vfpv3-d16',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_cr7.h',
        'defines': {
            '__CR7_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR8': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r8',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'clz'],
        'header': 'core_cr8.h',
        'defines': {
            '__CR8_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR8F': {
        'arch': 'armv7r',
        'triple': 'armv7-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r8',
        'mfpu': 'vfpv3-d16',
        'mpu': True,
        'features': ['armv7r', 'thumb-2', 'sat', 'dsp', 'clz'],
        'header': 'core_cr8.h',
        'defines': {
            '__CR8_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR52': {
        'arch': 'armv8r',
        'triple': 'armv8-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r52',
        'mfpu': 'none',
        'mpu': True,
        'features': ['armv8r', 'sat', 'clz'],
        'header': 'core_cr52.h',
        'defines': {
            '__CR5_REV': '0x0000U',
            '__FPU_PRESENT': '0U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    },
    'CR52neon': {
        'arch': 'armv8r',
        'triple': 'armv8-r',
        'abi': 'eabi',
        'mcpu': 'cortex-r52',
        'mfpu': 'neon-fp-armv8',
        'mpu': True,
        'features': ['armv8r', 'sat', 'dsp', 'clz'],
        'header': 'core_cr52.h',
        'defines': {
            '__CR5_REV': '0x0000U',
            '__FPU_PRESENT': '1U',
            '__GIC_PRESENT': '1U',
            '__TIM_PRESENT': '1U',
            '__L2C_PRESENT': '1U',
            '__MPU_PRESENT': '1U',
            'GIC_DISTRIBUTOR_BASE': '0x2C001000UL',
            'GIC_INTERFACE_BASE': '0x2C000100UL',
            'TIMER_BASE': '0x2C000600UL',
            'L2C_310_BASE': '0x2C0F0000UL',
            'IRQn_Type': 'int'
        }
    }
}

# Configuration file for the 'lit' test runner.

# name: The name of this test suite.
config.name = "CMSIS-Core"

# testFormat: The test format to use to interpret tests.
#
# For now we require '&&' between commands, until they get globally killed and
# the test runner updated.
config.test_format = lit.formats.ShTest()

# suffixes: A list of file extensions to treat as test files.
config.suffixes = [
    ".c"
]

# test_source_root: The root path where tests are located.
config.test_source_root = os.path.dirname(__file__)


# clang_path = get_toolchain_from_env('CLANG')

toolchain = lit_config.params.get("toolchain", "AC6")
device = lit_config.params.get("device", "ARMCM3")
optimize = lit_config.params.get("optimize", "none")

class Toolchain:
    def __init__(self, toolchain, device, optimize):
        self._toolchain = toolchain
        self.device = device
        self.optimize = optimize

    def get_root_from_env(self):
        keys = sorted((k for k in os.environ.keys() if k.startswith(f'{self._toolchain}_TOOLCHAIN_')), reverse=True)
        if not keys:
            print(f"Toolchain '{self._toolchain}' not registered!")
            return None
        return os.environ.get(keys[0])

    def get_root(self):
        return self.get_root_from_env()


class Toolchain_AC6(Toolchain):
    OPTIMIZE = {
        'none': '-O1',
        'balanced': '-O3',
        'speed': '-Os',
        'size': '-Oz'
    }

    def __init__(self, **args):
        super().__init__('AC6', **args)

    def get_cc(self):
        return os.path.join(self.get_root(), 'armclang')

    def get_ccflags(self):
        ccflags = [
            '--target=arm-arm-none-eabi', f'-mcpu={DEVICES[self.device]["mcpu"]}', f'-mfpu={DEVICES[self.device]["mfpu"]}', 
            self.OPTIMIZE[self.optimize], '-I', os.path.abspath('../Include'), '-c', '-D', f'CORE_HEADER="{DEVICES[device]["header"]}"']
        if device.endswith('S') and not device.endswith('NS'):
            ccflags += ["-mcmse"]
        ccflags += list(sum([('-D', f'{define}={value}') for (define, value) in DEVICES[self.device]['defines'].items()], ()))
        return ccflags


class Toolchain_GCC(Toolchain):
    OPTIMIZE = {
        'none': '-O1',
        'balanced': '-O3',
        'speed': '-Os',
        'size': '-Oz'
    }

    def __init__(self, **args):
        super().__init__('GCC', **args)

    def get_cc(self):
        return os.path.join(self.get_root(), 'arm-none-eabi-gcc')

    def get_ccflags(self):
        floatabi='soft'
        if DEVICES[self.device]["mfpu"] != 'none':
            floatabi='hard'
        ccflags = [
            f'-mcpu={DEVICES[self.device]["mcpu"]}', f'-mfloat-abi={floatabi}', 
            self.OPTIMIZE[self.optimize], '-I', os.path.abspath('../Include'), 
            '-D', f'CORE_HEADER="{DEVICES[device]["header"]}"', '-c']
        if DEVICES[self.device]["mfpu"] != "none":
            ccflags += [f'-mfpu={DEVICES[self.device]["mfpu"]}']
        if device.endswith('S') and not device.endswith('NS'):
            ccflags += ["-mcmse"]
        ccflags += list(sum([('-D', f'{define}={value}') for (define, value) in DEVICES[self.device]['defines'].items()], ()))
        return ccflags

class Toolchain_Clang(Toolchain):
    TARGET = {
        'CM0': 'thumbv6m-none-unknown-eabi',
        'CM0plus': 'thumbv6m-none-unknown-eabi',
        'CM3': 'thumbv7m-none-unknown-eabi',
        'CM4': 'thumbv7em-none-unknown-eabi',
        'CM4FP': 'thumbv7em-none-unknown-eabihf',
        'CM7': 'thumbv7em-none-unknown-eabi',
        'CM7SP': 'thumbv7em-none-unknown-eabihf',
        'CM7DP': 'thumbv7em-none-unknown-eabihf',
        'CM23': 'thumbv8m.base-none-unknown-eabi',
        'CM23S': 'thumbv8m.base-none-unknown-eabi',
        'CM23NS': 'thumbv8m.base-none-unknown-eabi',
        'CM33': 'thumbv8m.main-none-unknown-eabihf',
        'CM33S': 'thumbv8m.main-none-unknown-eabihf',
        'CM33NS': 'thumbv8m.main-none-unknown-eabihf',
        'CM35P': 'thumbv8m.main-none-unknown-eabihf',
        'CM35PS': 'thumbv8m.main-none-unknown-eabihf',
        'CM35PNS': 'thumbv8m.main-none-unknown-eabihf',
        'CM52': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM52S': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM52NS': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM55': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM55S': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM55NS': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM85': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM85S': 'thumbv8.1m.main-none-unknown-eabihf',
        'CM85NS': 'thumbv8.1m.main-none-unknown-eabihf',
        'CA5': 'armv7-none-unknown-eabi',
        'CA5neon': 'armv7-none-unknown-eabihf',
        'CA7': 'armv7-none-unknown-eabi',
        'CA7neon': 'armv7-none-unknown-eabihf',
        'CA9': 'armv7-none-unknown-eabi',
        'CA9neon': 'armv7-none-unknown-eabihf',
        'CA35':     'armv8-none-unknown-eabi',
        'CA35neon': 'armv8-none-unknown-eabihf',
        'CA53':     'armv8-none-unknown-eabi',
        'CA53neon': 'armv8-none-unknown-eabihf',
        'CA55':     'armv8-none-unknown-eabi',
        'CA55neon': 'armv8-none-unknown-eabihf',
        'CR4':      'armv7-none-unknown-eabi',
        'CR4F':     'armv7-none-unknown-eabihf',
        'CR5':      'armv7-none-unknown-eabi',
        'CR5F':     'armv7-none-unknown-eabihf',
        'CR7':      'armv7-none-unknown-eabi',
        'CR7F':     'armv7-none-unknown-eabihf',
        'CR8':      'armv7-none-unknown-eabi',
        'CR8F':     'armv7-none-unknown-eabihf',
        'CR52':     'armv8-none-unknown-eabi',
        'CR52neon': 'armv8-none-unknown-eabihf'
    }
    OPTIMIZE = {
        'none': '-O1',
        'balanced': '-O3',
        'speed': '-Os',
        'size': '-Oz'
    }
    def __init__(self, **args):
        super().__init__('CLANG', **args)

    def get_cc(self):
        return os.path.join(self.get_root(), 'clang')

    def get_ccflags(self):
        ccflags = [
            f'--target={self.TARGET[self.device]}', self.OPTIMIZE[self.optimize], 
            f'-mcpu={DEVICES[self.device]["mcpu"]}', f'-mfpu={DEVICES[self.device]["mfpu"]}', 
            '-I', os.path.abspath('../Include'), '-c', '-D', f'CORE_HEADER="{DEVICES[device]["header"]}"']
        if device.endswith('S') and not device.endswith('NS'):
            ccflags += ["-mcmse"]
        ccflags += list(sum([('-D', f'{define}={value}') for (define, value) in DEVICES[self.device]['defines'].items()], ()))

        return ccflags
    
tc = None
if toolchain == 'AC6':
    tc = Toolchain_AC6(device=device, optimize=optimize)
elif toolchain == 'GCC':
    tc = Toolchain_GCC(device=device, optimize=optimize)
elif toolchain == 'Clang':
    tc = Toolchain_Clang(device=device, optimize=optimize)

prefixes = ['CHECK']
if device.endswith('NS'):
    prefixes += ['CHECK-NS']
elif device.endswith('S'):
    prefixes += ['CHECK-S']
if DEVICES[device]['arch'].startswith('thumb'):
    prefixes += ['CHECK-THUMB']       
elif DEVICES[device]['arch'].startswith('arm'):
    prefixes += ['CHECK-ARM']

if DEVICES[device]["mfpu"] != 'none':
    config.available_features.add('fpu')
for feature in DEVICES[device]['features']:
    config.available_features.add(feature)

objdump = os.path.join(Toolchain("CLANG", "none", "none").get_root(), 'llvm-objdump')
config.substitutions.append(("llvm-objdump", objdump))

config.substitutions.append(("%ccout%", "-o"))
config.substitutions.append(("%cc%", tc.get_cc()))
config.substitutions.append(("%ccflags%", ' '.join(tc.get_ccflags())))
config.substitutions.append(("%prefixes%", ','.join(prefixes)))
config.substitutions.append(("%triple%", DEVICES[device]['triple']))
config.substitutions.append(("%mcpu%", DEVICES[device]['mcpu']))
