# Parity-Generator
This repository consists of the RTL design and related essentials of Parity Generator written in Verilog.
