---
layout: page
title: CV
description: "Curriculum Vitae"
header-img: "img/about-bg-blue.jpg"
---

# Selected Publications
* J. Lu, **S. Young**, I. Arel, and J. Holleman, *“A 1 tops/w analog deep machine-learning engine with floating-gate storage in 0.13 μm cmos,”* IEEE Journal of Solid-State Circuits, vol. 50, no. 1, pp. 270--281, 2015.
* **S. Young**, *"Scalable Hardware Efficient Deep Spatio-Temporal Inference Networks,"* PhD thesis, The University of Tennessee, 2014.
* J. Lu, **S. Young**, I. Arel, and J. Holleman, *“A 1 tops/w analog deep machine-learning engine with floating-gate storage in 0.13 μm cmos,”* in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, 2014.
* **S. Young**, J. Lu, J. Holleman, and I. Arel, *“On the impact of approximate computation in an analog destin architecture,”* Neural Networks and Learning Systems, IEEE Transactions on, vol. 25, no. 5, pp. 934--946, 2014.
* **S. Young**, A. Davis, A. Mishtal, and I. Arel, *“Hierarchical spatiotemporal feature extraction using recurrent online clustering,”* Pattern Recognition Letters, vol. 37, pp. 115--123, 2014.
* J. Lu, **S. Young**, I. Arel, and J. Holleman, *“An analog online clustering circuit in 130nm cmos,”* in Solid-State Circuits Conference (A-SSCC), 2013 IEEE Asian, pp. 177--180, IEEE, 2013.
* **S. Young** and I. Arel, *“Recurrent clustering for unsupervised feature extraction with application to sequence detection,”* in Machine Learning and Applications (ICMLA), 2012 11th International Conference on, vol. 2, pp. 54--55, IEEE, 2012.
* T. Karnowski, I. Arel, and **S. Young**, *“Modeling temporal dynamics with function approximation in deep spatio-temporal inference network,”* in Biologically Inspired Cognitive Architectures, International Conference on, 2011.
* **S. Young**, I. Arel, T. Karnowski, and D. Rose, *“A fast and stable incremental clustering algorithm,”* in Information Technology: New Generations (ITNG), 2010 Seventh International Conference on, pp. 204--209, IEEE, 2010.
* **S. Young**, I. Arel, and O. Arazi, *“Pi-pifo: A scalable pipelined pifo memory management architecture,”* in Telecommunications, 10th International Conference on, pp. 265--270, IEEE, 2009.

