5 16 fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rassign1.vcd) 2 -o (rassign1.cdd) 2 -v (rassign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 rassign1.v 1 24 1 
2 1 6 6 e0011 1 32 1004 0 0 32 1 ZERO
2 2 6 6 8000a 1 32 1008 0 0 32 1 ONE
2 3 6 6 80011 1 8 1104 1 2 1 18 0 1 0 1 0 0
2 4 6 6 40004 0 1 1410 0 0 1 1 a
2 5 6 6 40011 1 48 16 3 4
2 6 9 9 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 6 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 7 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 ONE 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 ZERO 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 7 0 0 5
4 6 1 0 0 6
3 1 main.u$0 "main.u$0" 0 rassign1.v 9 13 1 
2 7 10 10 20002 1 0 1008 0 0 32 48 5 0
2 8 10 10 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 11 11 50005 1 1 1014 0 0 1 1 a
2 10 11 11 10001 0 1 1410 0 0 1 1 b
2 11 11 11 10005 1 37 36 9 10
2 12 12 12 50008 1 0 21008 0 0 1 16 1 0
2 13 12 12 10001 0 1 1410 0 0 1 1 a
2 14 12 12 10008 1 37 1a 12 13
4 8 11 11 0 8
4 11 0 14 14 8
4 14 0 0 0 8
3 1 main.u$1 "main.u$1" 0 rassign1.v 15 22 1 
