<stg><name>matrixmult</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %res) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @matrixmult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln5 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln5, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1.preheader:0  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
.preheader1.preheader:1  %zext_ln7 = zext i5 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i3 [ %j, %2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln7 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln7, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln13 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %add_ln13 = add i6 %zext_ln7, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %zext_ln13_1 = zext i6 %add_ln13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %res_addr = getelementptr [16 x float]* %res, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %sum_0 = phi float [ %sum, %1 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln10 = icmp eq i3 %k_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln10, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln11 = zext i3 %k_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln11 = add i6 %zext_ln11, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln11_1 = zext i6 %add_ln11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr = getelementptr [16 x float]* %A, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:4  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="5">
<![CDATA[
:5  %zext_ln11_2 = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %add_ln11_1 = add i6 %zext_ln13, %zext_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln11_3 = zext i6 %add_ln11_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr = getelementptr [16 x float]* %B, i64 0, i64 %zext_ln11_3

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
:10  %B_load = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %sum_0, float* %res_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
:10  %B_load = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="A" to="specbitsmap_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="93" from="B" to="specbitsmap_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="95" from="res" to="specbitsmap_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="96" toId="17">
</dataflow>
<dataflow id="99" from="matrixmult_str" to="spectopmodule_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_100" to="i_0" fromId="100" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="br_ln5" to="i_0" fromId="18" toId="19">
</dataflow>
<dataflow id="103" from="i" to="i_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln0" to="i_0" fromId="38" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="105" from="i_0" to="icmp_ln5" fromId="19" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln5" fromId="106" toId="20">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_110" to="empty" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_110" to="empty" fromId="110" toId="21">
</dataflow>
<dataflow id="114" from="i_0" to="i" fromId="19" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_115" to="i" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="icmp_ln5" to="br_ln5" fromId="20" toId="23">
</dataflow>
<dataflow id="119" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_1" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="i_0" to="tmp_1" fromId="19" toId="24">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp_1" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="tmp_1" to="zext_ln7" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="j" to="j_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln7" to="j_0" fromId="57" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="126" from="StgValue_100" to="j_0" fromId="100" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln7" to="j_0" fromId="26" toId="28">
</dataflow>
<dataflow id="128" from="j_0" to="icmp_ln7" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_106" to="icmp_ln7" fromId="106" toId="29">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="108" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_110" to="empty_2" fromId="110" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_110" to="empty_2" fromId="110" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_110" to="empty_2" fromId="110" toId="30">
</dataflow>
<dataflow id="134" from="j_0" to="j" fromId="28" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_115" to="j" fromId="115" toId="31">
</dataflow>
<dataflow id="136" from="icmp_ln7" to="br_ln7" fromId="29" toId="32">
</dataflow>
<dataflow id="137" from="j_0" to="zext_ln13" fromId="28" toId="33">
</dataflow>
<dataflow id="138" from="zext_ln7" to="add_ln13" fromId="25" toId="34">
</dataflow>
<dataflow id="139" from="zext_ln13" to="add_ln13" fromId="33" toId="34">
</dataflow>
<dataflow id="140" from="add_ln13" to="zext_ln13_1" fromId="34" toId="35">
</dataflow>
<dataflow id="141" from="res" to="res_addr" fromId="88" toId="36">
</dataflow>
<dataflow id="143" from="StgValue_142" to="res_addr" fromId="142" toId="36">
</dataflow>
<dataflow id="144" from="zext_ln13_1" to="res_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="145" from="sum" to="sum_0" fromId="68" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln10" to="sum_0" fromId="69" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="148" from="StgValue_147" to="sum_0" fromId="147" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln10" to="sum_0" fromId="37" toId="39">
</dataflow>
<dataflow id="150" from="k" to="k_0" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="br_ln10" to="k_0" fromId="69" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="152" from="StgValue_100" to="k_0" fromId="100" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="br_ln10" to="k_0" fromId="37" toId="40">
</dataflow>
<dataflow id="154" from="k_0" to="icmp_ln10" fromId="40" toId="41">
</dataflow>
<dataflow id="155" from="StgValue_106" to="icmp_ln10" fromId="106" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="108" toId="42">
</dataflow>
<dataflow id="157" from="StgValue_110" to="empty_3" fromId="110" toId="42">
</dataflow>
<dataflow id="158" from="StgValue_110" to="empty_3" fromId="110" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_110" to="empty_3" fromId="110" toId="42">
</dataflow>
<dataflow id="160" from="k_0" to="k" fromId="40" toId="43">
</dataflow>
<dataflow id="161" from="StgValue_115" to="k" fromId="115" toId="43">
</dataflow>
<dataflow id="162" from="icmp_ln10" to="br_ln10" fromId="41" toId="44">
</dataflow>
<dataflow id="163" from="k_0" to="zext_ln11" fromId="40" toId="45">
</dataflow>
<dataflow id="164" from="zext_ln11" to="add_ln11" fromId="45" toId="46">
</dataflow>
<dataflow id="165" from="zext_ln7" to="add_ln11" fromId="25" toId="46">
</dataflow>
<dataflow id="166" from="add_ln11" to="zext_ln11_1" fromId="46" toId="47">
</dataflow>
<dataflow id="167" from="A" to="A_addr" fromId="86" toId="48">
</dataflow>
<dataflow id="168" from="StgValue_142" to="A_addr" fromId="142" toId="48">
</dataflow>
<dataflow id="169" from="zext_ln11_1" to="A_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_2" fromId="118" toId="49">
</dataflow>
<dataflow id="171" from="k_0" to="tmp_2" fromId="40" toId="49">
</dataflow>
<dataflow id="172" from="StgValue_121" to="tmp_2" fromId="121" toId="49">
</dataflow>
<dataflow id="173" from="tmp_2" to="zext_ln11_2" fromId="49" toId="50">
</dataflow>
<dataflow id="174" from="zext_ln13" to="add_ln11_1" fromId="33" toId="51">
</dataflow>
<dataflow id="175" from="zext_ln11_2" to="add_ln11_1" fromId="50" toId="51">
</dataflow>
<dataflow id="176" from="add_ln11_1" to="zext_ln11_3" fromId="51" toId="52">
</dataflow>
<dataflow id="177" from="B" to="B_addr" fromId="87" toId="53">
</dataflow>
<dataflow id="178" from="StgValue_142" to="B_addr" fromId="142" toId="53">
</dataflow>
<dataflow id="179" from="zext_ln11_3" to="B_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="180" from="A_addr" to="A_load" fromId="48" toId="54">
</dataflow>
<dataflow id="181" from="B_addr" to="B_load" fromId="53" toId="55">
</dataflow>
<dataflow id="182" from="sum_0" to="store_ln13" fromId="39" toId="56">
</dataflow>
<dataflow id="183" from="res_addr" to="store_ln13" fromId="36" toId="56">
</dataflow>
<dataflow id="184" from="A_addr" to="A_load" fromId="48" toId="58">
</dataflow>
<dataflow id="185" from="B_addr" to="B_load" fromId="53" toId="59">
</dataflow>
<dataflow id="186" from="A_load" to="tmp" fromId="58" toId="60">
</dataflow>
<dataflow id="187" from="B_load" to="tmp" fromId="59" toId="60">
</dataflow>
<dataflow id="188" from="A_load" to="tmp" fromId="58" toId="61">
</dataflow>
<dataflow id="189" from="B_load" to="tmp" fromId="59" toId="61">
</dataflow>
<dataflow id="190" from="A_load" to="tmp" fromId="58" toId="62">
</dataflow>
<dataflow id="191" from="B_load" to="tmp" fromId="59" toId="62">
</dataflow>
<dataflow id="192" from="A_load" to="tmp" fromId="58" toId="63">
</dataflow>
<dataflow id="193" from="B_load" to="tmp" fromId="59" toId="63">
</dataflow>
<dataflow id="194" from="sum_0" to="sum" fromId="39" toId="64">
</dataflow>
<dataflow id="195" from="tmp" to="sum" fromId="63" toId="64">
</dataflow>
<dataflow id="196" from="sum_0" to="sum" fromId="39" toId="65">
</dataflow>
<dataflow id="197" from="tmp" to="sum" fromId="63" toId="65">
</dataflow>
<dataflow id="198" from="sum_0" to="sum" fromId="39" toId="66">
</dataflow>
<dataflow id="199" from="tmp" to="sum" fromId="63" toId="66">
</dataflow>
<dataflow id="200" from="sum_0" to="sum" fromId="39" toId="67">
</dataflow>
<dataflow id="201" from="tmp" to="sum" fromId="63" toId="67">
</dataflow>
<dataflow id="202" from="sum_0" to="sum" fromId="39" toId="68">
</dataflow>
<dataflow id="203" from="tmp" to="sum" fromId="63" toId="68">
</dataflow>
<dataflow id="204" from="icmp_ln5" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="205" from="icmp_ln7" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="206" from="icmp_ln10" to="StgValue_4" fromId="41" toId="4">
</dataflow>
</dataflows>


</stg>
