<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ComputerDesign1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AudioProcessor.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AudioProcessor.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AudioProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AudioProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AudioProcessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioProcessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AudioProcessor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AudioProcessor.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AudioProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AudioProcessor.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AudioProcessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioProcessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioProcessor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AudioProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ControlSystem.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Core.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Counter.tfi"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DAC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIHTester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DIHTester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DIHTester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIHTester_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DataArbitrationUnit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DataInputHandler.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataInputHandler_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FFTConfigDriver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FFTDataOutputHandler.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IFFTConfigDriver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IFFTDataInputHandler.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IFFTDataOutputHandler.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NewVgaController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SnowGenerator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGAController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476925687" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476925687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476999164" xil_pn:in_ck="7592001057403547914" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476999164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC.v"/>
      <outfile xil_pn:name="ButtonCounter.v"/>
      <outfile xil_pn:name="ClkDivider.v"/>
      <outfile xil_pn:name="ClkDividerTester.v"/>
      <outfile xil_pn:name="ClockCounter.v"/>
      <outfile xil_pn:name="ControlSystem.v"/>
      <outfile xil_pn:name="Core.v"/>
      <outfile xil_pn:name="CounterTester.v"/>
      <outfile xil_pn:name="DAC.v"/>
      <outfile xil_pn:name="DIHTester.v"/>
      <outfile xil_pn:name="DataArbitrationUnit.v"/>
      <outfile xil_pn:name="DataInputHandler.v"/>
      <outfile xil_pn:name="DebounceTester.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="FFTConfigDriver.v"/>
      <outfile xil_pn:name="FFTDataOutputHandler.v"/>
      <outfile xil_pn:name="FrameSizeDecoder.v"/>
      <outfile xil_pn:name="GlyphTestEd.v"/>
      <outfile xil_pn:name="GlyphTestTester.v"/>
      <outfile xil_pn:name="GlyphTester.v"/>
      <outfile xil_pn:name="IFFTConfigDriver.v"/>
      <outfile xil_pn:name="IFFTDataInputHandler.v"/>
      <outfile xil_pn:name="IFFTDataOutputHandler.v"/>
      <outfile xil_pn:name="NewVgaTester.v"/>
      <outfile xil_pn:name="SnowTester.v"/>
      <outfile xil_pn:name="VGAController.v"/>
      <outfile xil_pn:name="VGATester.v"/>
      <outfile xil_pn:name="VGA_rgbGen.v"/>
      <outfile xil_pn:name="VerilogControllerSim.v"/>
      <outfile xil_pn:name="VgaSimTester.v"/>
      <outfile xil_pn:name="VgaTimerTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1476941246" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6973744401380459651" xil_pn:start_ts="1476941246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476941250" xil_pn:in_ck="413687314462621278" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-989371769168625087" xil_pn:start_ts="1476941246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476925692" xil_pn:in_ck="-1175063082642433022" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7211615774345264266" xil_pn:start_ts="1476925691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476999164" xil_pn:in_ck="7592001057403547914" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476999164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC.v"/>
      <outfile xil_pn:name="ButtonCounter.v"/>
      <outfile xil_pn:name="ClkDivider.v"/>
      <outfile xil_pn:name="ClkDividerTester.v"/>
      <outfile xil_pn:name="ClockCounter.v"/>
      <outfile xil_pn:name="ControlSystem.v"/>
      <outfile xil_pn:name="Core.v"/>
      <outfile xil_pn:name="CounterTester.v"/>
      <outfile xil_pn:name="DAC.v"/>
      <outfile xil_pn:name="DIHTester.v"/>
      <outfile xil_pn:name="DataArbitrationUnit.v"/>
      <outfile xil_pn:name="DataInputHandler.v"/>
      <outfile xil_pn:name="DebounceTester.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="FFTConfigDriver.v"/>
      <outfile xil_pn:name="FFTDataOutputHandler.v"/>
      <outfile xil_pn:name="FrameSizeDecoder.v"/>
      <outfile xil_pn:name="GlyphTestEd.v"/>
      <outfile xil_pn:name="GlyphTestTester.v"/>
      <outfile xil_pn:name="GlyphTester.v"/>
      <outfile xil_pn:name="IFFTConfigDriver.v"/>
      <outfile xil_pn:name="IFFTDataInputHandler.v"/>
      <outfile xil_pn:name="IFFTDataOutputHandler.v"/>
      <outfile xil_pn:name="NewVgaTester.v"/>
      <outfile xil_pn:name="SnowTester.v"/>
      <outfile xil_pn:name="VGAController.v"/>
      <outfile xil_pn:name="VGATester.v"/>
      <outfile xil_pn:name="VGA_rgbGen.v"/>
      <outfile xil_pn:name="VerilogControllerSim.v"/>
      <outfile xil_pn:name="VgaSimTester.v"/>
      <outfile xil_pn:name="VgaTimerTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1476999171" xil_pn:in_ck="7244592740785273044" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6942957459657074053" xil_pn:start_ts="1476999164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DIHTester_beh.prj"/>
      <outfile xil_pn:name="DIHTester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476999172" xil_pn:in_ck="-3998769209029334510" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6046148982721534184" xil_pn:start_ts="1476999171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DIHTester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1476723318" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476723318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476825385" xil_pn:in_ck="413687314462621278" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7890161364996727783" xil_pn:start_ts="1476825380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AudioProcessor.vf"/>
    </transform>
    <transform xil_pn:end_ts="1476991956" xil_pn:in_ck="-1175063082642433022" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7211615774345264266" xil_pn:start_ts="1476991955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.v"/>
      <outfile xil_pn:name="ipcore_dir/FFT.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FFT.v"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.v"/>
      <outfile xil_pn:name="ipcore_dir/PrgmMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/PrgmMemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1476150250" xil_pn:in_ck="-1832831456784344140" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476150250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476682060" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3230943412947713897" xil_pn:start_ts="1476682060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476723352" xil_pn:in_ck="1450096344467271010" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1476723352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476723352" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8719688386475343872" xil_pn:start_ts="1476723352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476992258" xil_pn:in_ck="2194661188703649121" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-320532160038182011" xil_pn:start_ts="1476992180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="AudioProcessor.jhd"/>
      <outfile xil_pn:name="AudioProcessor.lso"/>
      <outfile xil_pn:name="AudioProcessor.ngc"/>
      <outfile xil_pn:name="AudioProcessor.ngr"/>
      <outfile xil_pn:name="AudioProcessor.prj"/>
      <outfile xil_pn:name="AudioProcessor.stx"/>
      <outfile xil_pn:name="AudioProcessor.syr"/>
      <outfile xil_pn:name="AudioProcessor.xst"/>
      <outfile xil_pn:name="AudioProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
