// Seed: 3025307742
module module_0 (
    output tri id_0,
    output wor id_1
);
  wire id_3;
  module_2();
endmodule
module module_1 (
    inout  wand  id_0,
    output wire  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wire  id_4
    , id_6
);
  assign id_0 = id_4;
  module_0(
      id_3, id_0
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  id_2(
      1, 1, (id_1[1 : 1|1'b0])
  );
endmodule
module module_3 (
    input  wand  id_0,
    output tri1  id_1,
    input  wand  id_2,
    output uwire id_3,
    output wire  id_4
);
  reg id_6;
  notif0 (id_1, id_2, id_6);
  initial id_6 <= 1'd0;
  module_2();
  assign id_3 = id_6(1, 1, id_2 - id_0, 1'h0) !=? 1;
endmodule
