#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_1__DRQ_NUMBER 10u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 2u
#define DMA_1__TERMIN_EN 0u
#define DMA_1__TERMIN_SEL 0u
#define DMA_1__TERMOUT0_EN 0u
#define DMA_1__TERMOUT0_SEL 0u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* Laser */
#define Laser__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Laser__0__MASK 0x08u
#define Laser__0__PC CYREG_PRT3_PC3
#define Laser__0__PORT 3u
#define Laser__0__SHIFT 3u
#define Laser__AG CYREG_PRT3_AG
#define Laser__AMUX CYREG_PRT3_AMUX
#define Laser__BIE CYREG_PRT3_BIE
#define Laser__BIT_MASK CYREG_PRT3_BIT_MASK
#define Laser__BYP CYREG_PRT3_BYP
#define Laser__CTL CYREG_PRT3_CTL
#define Laser__DM0 CYREG_PRT3_DM0
#define Laser__DM1 CYREG_PRT3_DM1
#define Laser__DM2 CYREG_PRT3_DM2
#define Laser__DR CYREG_PRT3_DR
#define Laser__INP_DIS CYREG_PRT3_INP_DIS
#define Laser__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Laser__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Laser__LCD_EN CYREG_PRT3_LCD_EN
#define Laser__MASK 0x08u
#define Laser__PORT 3u
#define Laser__PRT CYREG_PRT3_PRT
#define Laser__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Laser__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Laser__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Laser__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Laser__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Laser__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Laser__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Laser__PS CYREG_PRT3_PS
#define Laser__SHIFT 3u
#define Laser__SLW CYREG_PRT3_SLW

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC3_BST
#define PGA_1_SC__CLK CYREG_SC3_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x08u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x08u
#define PGA_1_SC__CR0 CYREG_SC3_CR0
#define PGA_1_SC__CR1 CYREG_SC3_CR1
#define PGA_1_SC__CR2 CYREG_SC3_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x08u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x08u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x08u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x08u
#define PGA_1_SC__SW0 CYREG_SC3_SW0
#define PGA_1_SC__SW10 CYREG_SC3_SW10
#define PGA_1_SC__SW2 CYREG_SC3_SW2
#define PGA_1_SC__SW3 CYREG_SC3_SW3
#define PGA_1_SC__SW4 CYREG_SC3_SW4
#define PGA_1_SC__SW6 CYREG_SC3_SW6
#define PGA_1_SC__SW7 CYREG_SC3_SW7
#define PGA_1_SC__SW8 CYREG_SC3_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x08u

/* PGA_2_SC */
#define PGA_2_SC__BST CYREG_SC2_BST
#define PGA_2_SC__CLK CYREG_SC2_CLK
#define PGA_2_SC__CMPINV CYREG_SC_CMPINV
#define PGA_2_SC__CMPINV_MASK 0x04u
#define PGA_2_SC__CPTR CYREG_SC_CPTR
#define PGA_2_SC__CPTR_MASK 0x04u
#define PGA_2_SC__CR0 CYREG_SC2_CR0
#define PGA_2_SC__CR1 CYREG_SC2_CR1
#define PGA_2_SC__CR2 CYREG_SC2_CR2
#define PGA_2_SC__MSK CYREG_SC_MSK
#define PGA_2_SC__MSK_MASK 0x04u
#define PGA_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_2_SC__PM_ACT_MSK 0x04u
#define PGA_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_2_SC__PM_STBY_MSK 0x04u
#define PGA_2_SC__SR CYREG_SC_SR
#define PGA_2_SC__SR_MASK 0x04u
#define PGA_2_SC__SW0 CYREG_SC2_SW0
#define PGA_2_SC__SW10 CYREG_SC2_SW10
#define PGA_2_SC__SW2 CYREG_SC2_SW2
#define PGA_2_SC__SW3 CYREG_SC2_SW3
#define PGA_2_SC__SW4 CYREG_SC2_SW4
#define PGA_2_SC__SW6 CYREG_SC2_SW6
#define PGA_2_SC__SW7 CYREG_SC2_SW7
#define PGA_2_SC__SW8 CYREG_SC2_SW8
#define PGA_2_SC__WRK1 CYREG_SC_WRK1
#define PGA_2_SC__WRK1_MASK 0x04u

/* M1_BWD */
#define M1_BWD__0__INTTYPE CYREG_PICU0_INTTYPE5
#define M1_BWD__0__MASK 0x20u
#define M1_BWD__0__PC CYREG_PRT0_PC5
#define M1_BWD__0__PORT 0u
#define M1_BWD__0__SHIFT 5u
#define M1_BWD__AG CYREG_PRT0_AG
#define M1_BWD__AMUX CYREG_PRT0_AMUX
#define M1_BWD__BIE CYREG_PRT0_BIE
#define M1_BWD__BIT_MASK CYREG_PRT0_BIT_MASK
#define M1_BWD__BYP CYREG_PRT0_BYP
#define M1_BWD__CTL CYREG_PRT0_CTL
#define M1_BWD__DM0 CYREG_PRT0_DM0
#define M1_BWD__DM1 CYREG_PRT0_DM1
#define M1_BWD__DM2 CYREG_PRT0_DM2
#define M1_BWD__DR CYREG_PRT0_DR
#define M1_BWD__INP_DIS CYREG_PRT0_INP_DIS
#define M1_BWD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M1_BWD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M1_BWD__LCD_EN CYREG_PRT0_LCD_EN
#define M1_BWD__MASK 0x20u
#define M1_BWD__PORT 0u
#define M1_BWD__PRT CYREG_PRT0_PRT
#define M1_BWD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M1_BWD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M1_BWD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M1_BWD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M1_BWD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M1_BWD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M1_BWD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M1_BWD__PS CYREG_PRT0_PS
#define M1_BWD__SHIFT 5u
#define M1_BWD__SLW CYREG_PRT0_SLW

/* M1_FWD */
#define M1_FWD__0__INTTYPE CYREG_PICU0_INTTYPE4
#define M1_FWD__0__MASK 0x10u
#define M1_FWD__0__PC CYREG_PRT0_PC4
#define M1_FWD__0__PORT 0u
#define M1_FWD__0__SHIFT 4u
#define M1_FWD__AG CYREG_PRT0_AG
#define M1_FWD__AMUX CYREG_PRT0_AMUX
#define M1_FWD__BIE CYREG_PRT0_BIE
#define M1_FWD__BIT_MASK CYREG_PRT0_BIT_MASK
#define M1_FWD__BYP CYREG_PRT0_BYP
#define M1_FWD__CTL CYREG_PRT0_CTL
#define M1_FWD__DM0 CYREG_PRT0_DM0
#define M1_FWD__DM1 CYREG_PRT0_DM1
#define M1_FWD__DM2 CYREG_PRT0_DM2
#define M1_FWD__DR CYREG_PRT0_DR
#define M1_FWD__INP_DIS CYREG_PRT0_INP_DIS
#define M1_FWD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M1_FWD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M1_FWD__LCD_EN CYREG_PRT0_LCD_EN
#define M1_FWD__MASK 0x10u
#define M1_FWD__PORT 0u
#define M1_FWD__PRT CYREG_PRT0_PRT
#define M1_FWD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M1_FWD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M1_FWD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M1_FWD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M1_FWD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M1_FWD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M1_FWD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M1_FWD__PS CYREG_PRT0_PS
#define M1_FWD__SHIFT 4u
#define M1_FWD__SLW CYREG_PRT0_SLW

/* M2_BWD */
#define M2_BWD__0__INTTYPE CYREG_PICU0_INTTYPE2
#define M2_BWD__0__MASK 0x04u
#define M2_BWD__0__PC CYREG_PRT0_PC2
#define M2_BWD__0__PORT 0u
#define M2_BWD__0__SHIFT 2u
#define M2_BWD__AG CYREG_PRT0_AG
#define M2_BWD__AMUX CYREG_PRT0_AMUX
#define M2_BWD__BIE CYREG_PRT0_BIE
#define M2_BWD__BIT_MASK CYREG_PRT0_BIT_MASK
#define M2_BWD__BYP CYREG_PRT0_BYP
#define M2_BWD__CTL CYREG_PRT0_CTL
#define M2_BWD__DM0 CYREG_PRT0_DM0
#define M2_BWD__DM1 CYREG_PRT0_DM1
#define M2_BWD__DM2 CYREG_PRT0_DM2
#define M2_BWD__DR CYREG_PRT0_DR
#define M2_BWD__INP_DIS CYREG_PRT0_INP_DIS
#define M2_BWD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M2_BWD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M2_BWD__LCD_EN CYREG_PRT0_LCD_EN
#define M2_BWD__MASK 0x04u
#define M2_BWD__PORT 0u
#define M2_BWD__PRT CYREG_PRT0_PRT
#define M2_BWD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M2_BWD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M2_BWD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M2_BWD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M2_BWD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M2_BWD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M2_BWD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M2_BWD__PS CYREG_PRT0_PS
#define M2_BWD__SHIFT 2u
#define M2_BWD__SLW CYREG_PRT0_SLW

/* M2_FWD */
#define M2_FWD__0__INTTYPE CYREG_PICU0_INTTYPE1
#define M2_FWD__0__MASK 0x02u
#define M2_FWD__0__PC CYREG_PRT0_PC1
#define M2_FWD__0__PORT 0u
#define M2_FWD__0__SHIFT 1u
#define M2_FWD__AG CYREG_PRT0_AG
#define M2_FWD__AMUX CYREG_PRT0_AMUX
#define M2_FWD__BIE CYREG_PRT0_BIE
#define M2_FWD__BIT_MASK CYREG_PRT0_BIT_MASK
#define M2_FWD__BYP CYREG_PRT0_BYP
#define M2_FWD__CTL CYREG_PRT0_CTL
#define M2_FWD__DM0 CYREG_PRT0_DM0
#define M2_FWD__DM1 CYREG_PRT0_DM1
#define M2_FWD__DM2 CYREG_PRT0_DM2
#define M2_FWD__DR CYREG_PRT0_DR
#define M2_FWD__INP_DIS CYREG_PRT0_INP_DIS
#define M2_FWD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M2_FWD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M2_FWD__LCD_EN CYREG_PRT0_LCD_EN
#define M2_FWD__MASK 0x02u
#define M2_FWD__PORT 0u
#define M2_FWD__PRT CYREG_PRT0_PRT
#define M2_FWD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M2_FWD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M2_FWD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M2_FWD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M2_FWD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M2_FWD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M2_FWD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M2_FWD__PS CYREG_PRT0_PS
#define M2_FWD__SHIFT 1u
#define M2_FWD__SLW CYREG_PRT0_SLW

/* MClock */
#define MClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define MClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define MClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define MClock__CFG2_SRC_SEL_MASK 0x07u
#define MClock__INDEX 0x01u
#define MClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MClock__PM_ACT_MSK 0x02u
#define MClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MClock__PM_STBY_MSK 0x02u

/* PWM_M1_PWMUDB */
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_M1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* PWM_M2_PWMUDB */
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_M2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* UART_1_RXInternalInterrupt */
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Vout_1 */
#define Vout_1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Vout_1__0__MASK 0x80u
#define Vout_1__0__PC CYREG_PRT3_PC7
#define Vout_1__0__PORT 3u
#define Vout_1__0__SHIFT 7u
#define Vout_1__AG CYREG_PRT3_AG
#define Vout_1__AMUX CYREG_PRT3_AMUX
#define Vout_1__BIE CYREG_PRT3_BIE
#define Vout_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vout_1__BYP CYREG_PRT3_BYP
#define Vout_1__CTL CYREG_PRT3_CTL
#define Vout_1__DM0 CYREG_PRT3_DM0
#define Vout_1__DM1 CYREG_PRT3_DM1
#define Vout_1__DM2 CYREG_PRT3_DM2
#define Vout_1__DR CYREG_PRT3_DR
#define Vout_1__INP_DIS CYREG_PRT3_INP_DIS
#define Vout_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vout_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vout_1__LCD_EN CYREG_PRT3_LCD_EN
#define Vout_1__MASK 0x80u
#define Vout_1__PORT 3u
#define Vout_1__PRT CYREG_PRT3_PRT
#define Vout_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vout_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vout_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vout_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vout_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vout_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vout_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vout_1__PS CYREG_PRT3_PS
#define Vout_1__SHIFT 7u
#define Vout_1__SLW CYREG_PRT3_SLW

/* M1Clock */
#define M1Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define M1Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define M1Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define M1Clock__CFG2_SRC_SEL_MASK 0x07u
#define M1Clock__INDEX 0x02u
#define M1Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define M1Clock__PM_ACT_MSK 0x04u
#define M1Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define M1Clock__PM_STBY_MSK 0x04u

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Standby */
#define Standby__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Standby__0__MASK 0x08u
#define Standby__0__PC CYREG_PRT0_PC3
#define Standby__0__PORT 0u
#define Standby__0__SHIFT 3u
#define Standby__AG CYREG_PRT0_AG
#define Standby__AMUX CYREG_PRT0_AMUX
#define Standby__BIE CYREG_PRT0_BIE
#define Standby__BIT_MASK CYREG_PRT0_BIT_MASK
#define Standby__BYP CYREG_PRT0_BYP
#define Standby__CTL CYREG_PRT0_CTL
#define Standby__DM0 CYREG_PRT0_DM0
#define Standby__DM1 CYREG_PRT0_DM1
#define Standby__DM2 CYREG_PRT0_DM2
#define Standby__DR CYREG_PRT0_DR
#define Standby__INP_DIS CYREG_PRT0_INP_DIS
#define Standby__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Standby__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Standby__LCD_EN CYREG_PRT0_LCD_EN
#define Standby__MASK 0x08u
#define Standby__PORT 0u
#define Standby__PRT CYREG_PRT0_PRT
#define Standby__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Standby__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Standby__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Standby__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Standby__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Standby__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Standby__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Standby__PS CYREG_PRT0_PS
#define Standby__SHIFT 3u
#define Standby__SLW CYREG_PRT0_SLW

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* Filter_1_DFB */
#define Filter_1_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_1_DFB__COHER CYREG_DFB0_COHER
#define Filter_1_DFB__CR CYREG_DFB0_CR
#define Filter_1_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_1_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_1_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_1_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_1_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_1_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_1_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_1_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_1_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_1_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_1_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_1_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_1_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_1_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_1_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_1_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_1_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_1_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_1_DFB__PM_ACT_MSK 0x10u
#define Filter_1_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_1_DFB__PM_STBY_MSK 0x10u
#define Filter_1_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_1_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_1_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_1_DFB__SR CYREG_DFB0_SR
#define Filter_1_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_1_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_1_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_1_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_1_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_1_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* M1QuadDec_bQuadDec */
#define M1QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define M1QuadDec_bQuadDec_Stsreg__0__POS 0
#define M1QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define M1QuadDec_bQuadDec_Stsreg__1__POS 1
#define M1QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define M1QuadDec_bQuadDec_Stsreg__2__POS 2
#define M1QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define M1QuadDec_bQuadDec_Stsreg__3__POS 3
#define M1QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define M1QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define M1QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define M1QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define M1QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define M1QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define M1QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define M1QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* M1QuadDec_Cnt16_CounterUDB */
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB13_ST

/* M1QuadDec_isr */
#define M1QuadDec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define M1QuadDec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define M1QuadDec_isr__INTC_MASK 0x01u
#define M1QuadDec_isr__INTC_NUMBER 0u
#define M1QuadDec_isr__INTC_PRIOR_NUM 7u
#define M1QuadDec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define M1QuadDec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define M1QuadDec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* M1_Phase1 */
#define M1_Phase1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define M1_Phase1__0__MASK 0x10u
#define M1_Phase1__0__PC CYREG_IO_PC_PRT15_PC4
#define M1_Phase1__0__PORT 15u
#define M1_Phase1__0__SHIFT 4u
#define M1_Phase1__AG CYREG_PRT15_AG
#define M1_Phase1__AMUX CYREG_PRT15_AMUX
#define M1_Phase1__BIE CYREG_PRT15_BIE
#define M1_Phase1__BIT_MASK CYREG_PRT15_BIT_MASK
#define M1_Phase1__BYP CYREG_PRT15_BYP
#define M1_Phase1__CTL CYREG_PRT15_CTL
#define M1_Phase1__DM0 CYREG_PRT15_DM0
#define M1_Phase1__DM1 CYREG_PRT15_DM1
#define M1_Phase1__DM2 CYREG_PRT15_DM2
#define M1_Phase1__DR CYREG_PRT15_DR
#define M1_Phase1__INP_DIS CYREG_PRT15_INP_DIS
#define M1_Phase1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M1_Phase1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M1_Phase1__LCD_EN CYREG_PRT15_LCD_EN
#define M1_Phase1__MASK 0x10u
#define M1_Phase1__PORT 15u
#define M1_Phase1__PRT CYREG_PRT15_PRT
#define M1_Phase1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M1_Phase1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M1_Phase1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M1_Phase1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M1_Phase1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M1_Phase1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M1_Phase1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M1_Phase1__PS CYREG_PRT15_PS
#define M1_Phase1__SHIFT 4u
#define M1_Phase1__SLW CYREG_PRT15_SLW

/* M1_Phase2 */
#define M1_Phase2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define M1_Phase2__0__MASK 0x20u
#define M1_Phase2__0__PC CYREG_IO_PC_PRT15_PC5
#define M1_Phase2__0__PORT 15u
#define M1_Phase2__0__SHIFT 5u
#define M1_Phase2__AG CYREG_PRT15_AG
#define M1_Phase2__AMUX CYREG_PRT15_AMUX
#define M1_Phase2__BIE CYREG_PRT15_BIE
#define M1_Phase2__BIT_MASK CYREG_PRT15_BIT_MASK
#define M1_Phase2__BYP CYREG_PRT15_BYP
#define M1_Phase2__CTL CYREG_PRT15_CTL
#define M1_Phase2__DM0 CYREG_PRT15_DM0
#define M1_Phase2__DM1 CYREG_PRT15_DM1
#define M1_Phase2__DM2 CYREG_PRT15_DM2
#define M1_Phase2__DR CYREG_PRT15_DR
#define M1_Phase2__INP_DIS CYREG_PRT15_INP_DIS
#define M1_Phase2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M1_Phase2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M1_Phase2__LCD_EN CYREG_PRT15_LCD_EN
#define M1_Phase2__MASK 0x20u
#define M1_Phase2__PORT 15u
#define M1_Phase2__PRT CYREG_PRT15_PRT
#define M1_Phase2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M1_Phase2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M1_Phase2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M1_Phase2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M1_Phase2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M1_Phase2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M1_Phase2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M1_Phase2__PS CYREG_PRT15_PS
#define M1_Phase2__SHIFT 5u
#define M1_Phase2__SLW CYREG_PRT15_SLW

/* M2QuadDec_bQuadDec */
#define M2QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define M2QuadDec_bQuadDec_Stsreg__0__POS 0
#define M2QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define M2QuadDec_bQuadDec_Stsreg__1__POS 1
#define M2QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define M2QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define M2QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define M2QuadDec_bQuadDec_Stsreg__2__POS 2
#define M2QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define M2QuadDec_bQuadDec_Stsreg__3__POS 3
#define M2QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define M2QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define M2QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define M2QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* M2QuadDec_Cnt16_CounterUDB */
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* M2QuadDec_isr */
#define M2QuadDec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define M2QuadDec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define M2QuadDec_isr__INTC_MASK 0x02u
#define M2QuadDec_isr__INTC_NUMBER 1u
#define M2QuadDec_isr__INTC_PRIOR_NUM 7u
#define M2QuadDec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define M2QuadDec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define M2QuadDec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* M2_Phase1 */
#define M2_Phase1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define M2_Phase1__0__MASK 0x04u
#define M2_Phase1__0__PC CYREG_IO_PC_PRT15_PC2
#define M2_Phase1__0__PORT 15u
#define M2_Phase1__0__SHIFT 2u
#define M2_Phase1__AG CYREG_PRT15_AG
#define M2_Phase1__AMUX CYREG_PRT15_AMUX
#define M2_Phase1__BIE CYREG_PRT15_BIE
#define M2_Phase1__BIT_MASK CYREG_PRT15_BIT_MASK
#define M2_Phase1__BYP CYREG_PRT15_BYP
#define M2_Phase1__CTL CYREG_PRT15_CTL
#define M2_Phase1__DM0 CYREG_PRT15_DM0
#define M2_Phase1__DM1 CYREG_PRT15_DM1
#define M2_Phase1__DM2 CYREG_PRT15_DM2
#define M2_Phase1__DR CYREG_PRT15_DR
#define M2_Phase1__INP_DIS CYREG_PRT15_INP_DIS
#define M2_Phase1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M2_Phase1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M2_Phase1__LCD_EN CYREG_PRT15_LCD_EN
#define M2_Phase1__MASK 0x04u
#define M2_Phase1__PORT 15u
#define M2_Phase1__PRT CYREG_PRT15_PRT
#define M2_Phase1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M2_Phase1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M2_Phase1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M2_Phase1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M2_Phase1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M2_Phase1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M2_Phase1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M2_Phase1__PS CYREG_PRT15_PS
#define M2_Phase1__SHIFT 2u
#define M2_Phase1__SLW CYREG_PRT15_SLW

/* M2_Phase2 */
#define M2_Phase2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define M2_Phase2__0__MASK 0x08u
#define M2_Phase2__0__PC CYREG_IO_PC_PRT15_PC3
#define M2_Phase2__0__PORT 15u
#define M2_Phase2__0__SHIFT 3u
#define M2_Phase2__AG CYREG_PRT15_AG
#define M2_Phase2__AMUX CYREG_PRT15_AMUX
#define M2_Phase2__BIE CYREG_PRT15_BIE
#define M2_Phase2__BIT_MASK CYREG_PRT15_BIT_MASK
#define M2_Phase2__BYP CYREG_PRT15_BYP
#define M2_Phase2__CTL CYREG_PRT15_CTL
#define M2_Phase2__DM0 CYREG_PRT15_DM0
#define M2_Phase2__DM1 CYREG_PRT15_DM1
#define M2_Phase2__DM2 CYREG_PRT15_DM2
#define M2_Phase2__DR CYREG_PRT15_DR
#define M2_Phase2__INP_DIS CYREG_PRT15_INP_DIS
#define M2_Phase2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M2_Phase2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M2_Phase2__LCD_EN CYREG_PRT15_LCD_EN
#define M2_Phase2__MASK 0x08u
#define M2_Phase2__PORT 15u
#define M2_Phase2__PRT CYREG_PRT15_PRT
#define M2_Phase2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M2_Phase2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M2_Phase2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M2_Phase2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M2_Phase2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M2_Phase2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M2_Phase2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M2_Phase2__PS CYREG_PRT15_PS
#define M2_Phase2__SHIFT 3u
#define M2_Phase2__SLW CYREG_PRT15_SLW

/* PWM_Out_1 */
#define PWM_Out_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define PWM_Out_1__0__MASK 0x40u
#define PWM_Out_1__0__PC CYREG_PRT0_PC6
#define PWM_Out_1__0__PORT 0u
#define PWM_Out_1__0__SHIFT 6u
#define PWM_Out_1__AG CYREG_PRT0_AG
#define PWM_Out_1__AMUX CYREG_PRT0_AMUX
#define PWM_Out_1__BIE CYREG_PRT0_BIE
#define PWM_Out_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Out_1__BYP CYREG_PRT0_BYP
#define PWM_Out_1__CTL CYREG_PRT0_CTL
#define PWM_Out_1__DM0 CYREG_PRT0_DM0
#define PWM_Out_1__DM1 CYREG_PRT0_DM1
#define PWM_Out_1__DM2 CYREG_PRT0_DM2
#define PWM_Out_1__DR CYREG_PRT0_DR
#define PWM_Out_1__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_Out_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Out_1__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Out_1__MASK 0x40u
#define PWM_Out_1__PORT 0u
#define PWM_Out_1__PRT CYREG_PRT0_PRT
#define PWM_Out_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Out_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Out_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Out_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Out_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Out_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Out_1__PS CYREG_PRT0_PS
#define PWM_Out_1__SHIFT 6u
#define PWM_Out_1__SLW CYREG_PRT0_SLW

/* PWM_Out_2 */
#define PWM_Out_2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define PWM_Out_2__0__MASK 0x01u
#define PWM_Out_2__0__PC CYREG_PRT0_PC0
#define PWM_Out_2__0__PORT 0u
#define PWM_Out_2__0__SHIFT 0u
#define PWM_Out_2__AG CYREG_PRT0_AG
#define PWM_Out_2__AMUX CYREG_PRT0_AMUX
#define PWM_Out_2__BIE CYREG_PRT0_BIE
#define PWM_Out_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Out_2__BYP CYREG_PRT0_BYP
#define PWM_Out_2__CTL CYREG_PRT0_CTL
#define PWM_Out_2__DM0 CYREG_PRT0_DM0
#define PWM_Out_2__DM1 CYREG_PRT0_DM1
#define PWM_Out_2__DM2 CYREG_PRT0_DM2
#define PWM_Out_2__DR CYREG_PRT0_DR
#define PWM_Out_2__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Out_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_Out_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Out_2__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Out_2__MASK 0x01u
#define PWM_Out_2__PORT 0u
#define PWM_Out_2__PRT CYREG_PRT0_PRT
#define PWM_Out_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Out_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Out_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Out_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Out_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Out_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Out_2__PS CYREG_PRT0_PS
#define PWM_Out_2__SHIFT 0u
#define PWM_Out_2__SLW CYREG_PRT0_SLW

/* In_Receiver */
#define In_Receiver__0__INTTYPE CYREG_PICU3_INTTYPE5
#define In_Receiver__0__MASK 0x20u
#define In_Receiver__0__PC CYREG_PRT3_PC5
#define In_Receiver__0__PORT 3u
#define In_Receiver__0__SHIFT 5u
#define In_Receiver__AG CYREG_PRT3_AG
#define In_Receiver__AMUX CYREG_PRT3_AMUX
#define In_Receiver__BIE CYREG_PRT3_BIE
#define In_Receiver__BIT_MASK CYREG_PRT3_BIT_MASK
#define In_Receiver__BYP CYREG_PRT3_BYP
#define In_Receiver__CTL CYREG_PRT3_CTL
#define In_Receiver__DM0 CYREG_PRT3_DM0
#define In_Receiver__DM1 CYREG_PRT3_DM1
#define In_Receiver__DM2 CYREG_PRT3_DM2
#define In_Receiver__DR CYREG_PRT3_DR
#define In_Receiver__INP_DIS CYREG_PRT3_INP_DIS
#define In_Receiver__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define In_Receiver__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define In_Receiver__LCD_EN CYREG_PRT3_LCD_EN
#define In_Receiver__MASK 0x20u
#define In_Receiver__PORT 3u
#define In_Receiver__PRT CYREG_PRT3_PRT
#define In_Receiver__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define In_Receiver__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define In_Receiver__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define In_Receiver__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define In_Receiver__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define In_Receiver__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define In_Receiver__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define In_Receiver__PS CYREG_PRT3_PS
#define In_Receiver__SHIFT 5u
#define In_Receiver__SLW CYREG_PRT3_SLW

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* isr_UART1_RX_BYTE_RECEIVED */
#define isr_UART1_RX_BYTE_RECEIVED__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART1_RX_BYTE_RECEIVED__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART1_RX_BYTE_RECEIVED__INTC_MASK 0x08u
#define isr_UART1_RX_BYTE_RECEIVED__INTC_NUMBER 3u
#define isr_UART1_RX_BYTE_RECEIVED__INTC_PRIOR_NUM 5u
#define isr_UART1_RX_BYTE_RECEIVED__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_UART1_RX_BYTE_RECEIVED__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART1_RX_BYTE_RECEIVED__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_UART1_TX_BYTE_COMPLETE */
#define isr_UART1_TX_BYTE_COMPLETE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART1_TX_BYTE_COMPLETE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART1_TX_BYTE_COMPLETE__INTC_MASK 0x10u
#define isr_UART1_TX_BYTE_COMPLETE__INTC_NUMBER 4u
#define isr_UART1_TX_BYTE_COMPLETE__INTC_PRIOR_NUM 5u
#define isr_UART1_TX_BYTE_COMPLETE__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_UART1_TX_BYTE_COMPLETE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART1_TX_BYTE_COMPLETE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "FreeRTOS_Demo"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 1024
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000400u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
