Protel Design System Design Rule Check
PCB File : D:\work\PCB\AD\MyCar\MyCar.PcbDoc
Date     : 2020/8/19
Time     : 17:42:06

WARNING: Unplated multi-layer pad(s) detected
   Pad S1-1(190.961mil,3226mil) on Multi-Layer on Net NetJ1_1
   Pad S1-2(376mil,3226mil) on Multi-Layer on Net NetJ1_1
   Pad S1-3(561.039mil,3226mil) on Multi-Layer on Net 7.2V

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.169mil < 10mil) Between Arc (1002.917mil,715.603mil) on Top Overlay And Pad RF1-1(999.497mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Arc (2552.244mil,3226mil) on Top Overlay And Pad C25-1(2505mil,3226mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.169mil < 10mil) Between Arc (996.077mil,734.397mil) on Top Overlay And Pad RF1-2(999.497mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C10-1(2075.994mil,2165.006mil) on Bottom Layer And Track (2042mil,2131mil)(2042mil,2199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad C10-1(2075.994mil,2165.006mil) on Bottom Layer And Track (2042mil,2131mil)(2097mil,2131mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C10-1(2075.994mil,2165.006mil) on Bottom Layer And Track (2042mil,2199mil)(2097mil,2199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C10-1(2075.994mil,2165.006mil) on Bottom Layer And Track (2111mil,2165mil)(2116mil,2165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(2166mil,2165mil) on Bottom Layer And Track (2126mil,2165mil)(2131mil,2165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C10-2(2166mil,2165mil) on Bottom Layer And Track (2144.994mil,2131.006mil)(2199.994mil,2131.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C10-2(2166mil,2165mil) on Bottom Layer And Track (2144.994mil,2199.006mil)(2199.994mil,2199.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C10-2(2166mil,2165mil) on Bottom Layer And Track (2199.994mil,2131.006mil)(2199.994mil,2199.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C11-1(2173.006mil,1864.006mil) on Bottom Layer And Track (2139mil,1843mil)(2139mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C11-1(2173.006mil,1864.006mil) on Bottom Layer And Track (2139mil,1898mil)(2207mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C11-1(2173.006mil,1864.006mil) on Bottom Layer And Track (2173mil,1824mil)(2173mil,1829mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C11-1(2173.006mil,1864.006mil) on Bottom Layer And Track (2207mil,1843mil)(2207mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad C11-2(2173mil,1774mil) on Bottom Layer And Track (2139.006mil,1740.006mil)(2139.006mil,1795.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C11-2(2173mil,1774mil) on Bottom Layer And Track (2139.006mil,1740.006mil)(2207.006mil,1740.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(2173mil,1774mil) on Bottom Layer And Track (2173mil,1809mil)(2173mil,1814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C11-2(2173mil,1774mil) on Bottom Layer And Track (2207.006mil,1740.006mil)(2207.006mil,1795.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C12-1(2140mil,1535mil) on Bottom Layer And Track (2099.994mil,1535.006mil)(2104.994mil,1535.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C12-1(2140mil,1535mil) on Bottom Layer And Track (2118.994mil,1501.006mil)(2173.994mil,1501.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C12-1(2140mil,1535mil) on Bottom Layer And Track (2118.994mil,1569.006mil)(2173.994mil,1569.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C12-1(2140mil,1535mil) on Bottom Layer And Track (2173.994mil,1501.006mil)(2173.994mil,1569.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C12-2(2049.994mil,1535.006mil) on Bottom Layer And Track (2016mil,1501mil)(2016mil,1569mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad C12-2(2049.994mil,1535.006mil) on Bottom Layer And Track (2016mil,1501mil)(2071mil,1501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C12-2(2049.994mil,1535.006mil) on Bottom Layer And Track (2016mil,1569mil)(2071mil,1569mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2049.994mil,1535.006mil) on Bottom Layer And Track (2084.994mil,1535.006mil)(2089.994mil,1535.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C18-1(1785.994mil,1209.006mil) on Top Layer And Track (1752mil,1188mil)(1752mil,1243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C18-1(1785.994mil,1209.006mil) on Top Layer And Track (1752mil,1243mil)(1820mil,1243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C18-1(1785.994mil,1209.006mil) on Top Layer And Track (1786mil,1169mil)(1786mil,1174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C18-1(1785.994mil,1209.006mil) on Top Layer And Track (1820mil,1188mil)(1820mil,1243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad C18-2(1786mil,1119mil) on Top Layer And Track (1751.994mil,1085.006mil)(1751.994mil,1140.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C18-2(1786mil,1119mil) on Top Layer And Track (1751.994mil,1085.006mil)(1819.994mil,1085.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-2(1786mil,1119mil) on Top Layer And Track (1786mil,1154mil)(1786mil,1159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C18-2(1786mil,1119mil) on Top Layer And Track (1819.994mil,1085.006mil)(1819.994mil,1140.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C19-1(2194.006mil,1055.006mil) on Top Layer And Track (2154mil,1055mil)(2159mil,1055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C19-1(2194.006mil,1055.006mil) on Top Layer And Track (2173mil,1021mil)(2228mil,1021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C19-1(2194.006mil,1055.006mil) on Top Layer And Track (2173mil,1089mil)(2228mil,1089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C19-1(2194.006mil,1055.006mil) on Top Layer And Track (2228mil,1021mil)(2228mil,1089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C19-2(2104mil,1055mil) on Top Layer And Track (2070.006mil,1021.006mil)(2070.006mil,1089.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad C19-2(2104mil,1055mil) on Top Layer And Track (2070.006mil,1021.006mil)(2125.006mil,1021.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C19-2(2104mil,1055mil) on Top Layer And Track (2070.006mil,1089.006mil)(2125.006mil,1089.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-2(2104mil,1055mil) on Top Layer And Track (2139mil,1055mil)(2144mil,1055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C22-2(2285mil,1208mil) on Top Layer And Track (2251.006mil,1186.994mil)(2251.006mil,1241.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C22-2(2285mil,1208mil) on Top Layer And Track (2251.006mil,1241.994mil)(2319.006mil,1241.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-2(2285mil,1208mil) on Top Layer And Track (2285mil,1168mil)(2285mil,1173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C22-2(2285mil,1208mil) on Top Layer And Track (2319.006mil,1186.994mil)(2319.006mil,1241.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Pad C25-2(2603.425mil,3226mil) on Multi-Layer And Track (2554.213mil,3136mil)(2650.213mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.418mil < 10mil) Between Pad C25-2(2603.425mil,3226mil) on Multi-Layer And Track (2554.213mil,3176mil)(2641.713mil,3263.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-2(2603.425mil,3226mil) on Multi-Layer And Track (2554.213mil,3216mil)(2626.713mil,3288.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(987.487mil,224mil) on Multi-Layer And Track (873.117mil,149mil)(948.117mil,224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(987.487mil,224mil) on Multi-Layer And Track (948.117mil,119mil)(948.117mil,302.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(908.747mil,224mil) on Multi-Layer And Track (843.747mil,198.37mil)(948.117mil,302.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(908.747mil,224mil) on Multi-Layer And Track (858.117mil,174mil)(948.117mil,264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.121mil < 10mil) Between Pad C3-2(908.747mil,224mil) on Multi-Layer And Track (873.117mil,149mil)(948.117mil,224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad C3-2(908.747mil,224mil) on Multi-Layer And Track (948.117mil,119mil)(948.117mil,302.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C4-1(3553mil,1905mil) on Top Layer And Track (3519.006mil,1871.006mil)(3519.006mil,1939.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad C4-1(3553mil,1905mil) on Top Layer And Track (3519.006mil,1871.006mil)(3574.006mil,1871.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C4-1(3553mil,1905mil) on Top Layer And Track (3519.006mil,1939.006mil)(3574.006mil,1939.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C4-1(3553mil,1905mil) on Top Layer And Track (3588.006mil,1905.006mil)(3593.006mil,1905.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(3643.006mil,1905.006mil) on Top Layer And Track (3603.006mil,1905.006mil)(3608.006mil,1905.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C4-2(3643.006mil,1905.006mil) on Top Layer And Track (3622mil,1871mil)(3677mil,1871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C4-2(3643.006mil,1905.006mil) on Top Layer And Track (3622mil,1939mil)(3677mil,1939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C4-2(3643.006mil,1905.006mil) on Top Layer And Track (3677mil,1871mil)(3677mil,1939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad C6-1(2853mil,1727mil) on Top Layer And Track (2818.994mil,1693.006mil)(2818.994mil,1748.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C6-1(2853mil,1727mil) on Top Layer And Track (2818.994mil,1693.006mil)(2886.994mil,1693.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C6-1(2853mil,1727mil) on Top Layer And Track (2852.994mil,1762.006mil)(2852.994mil,1767.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C6-1(2853mil,1727mil) on Top Layer And Track (2886.994mil,1693.006mil)(2886.994mil,1748.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.102mil < 10mil) Between Pad C6-2(2852.994mil,1817.006mil) on Top Layer And Text "0R" (2857mil,1849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C6-2(2852.994mil,1817.006mil) on Top Layer And Track (2819mil,1796mil)(2819mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C6-2(2852.994mil,1817.006mil) on Top Layer And Track (2819mil,1851mil)(2887mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2852.994mil,1817.006mil) on Top Layer And Track (2852.994mil,1777.006mil)(2852.994mil,1782.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C6-2(2852.994mil,1817.006mil) on Top Layer And Track (2887mil,1796mil)(2887mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C7-1(2421mil,2290mil) on Top Layer And Track (2381mil,2261.929mil)(2381mil,2326.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.006mil < 10mil) Between Pad C7-1(2421mil,2290mil) on Top Layer And Track (2381mil,2261.929mil)(2394mil,2248.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.006mil < 10mil) Between Pad C7-1(2421mil,2290mil) on Top Layer And Track (2448mil,2248.929mil)(2461mil,2261.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C7-1(2421mil,2290mil) on Top Layer And Track (2461mil,2261.929mil)(2461mil,2326.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C7-2(2421mil,2423.858mil) on Top Layer And Track (2381mil,2391.929mil)(2381mil,2461.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C7-2(2421mil,2423.858mil) on Top Layer And Track (2461mil,2391.929mil)(2461mil,2461.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C9-1(2086.006mil,1864.006mil) on Bottom Layer And Track (2052mil,1843mil)(2052mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C9-1(2086.006mil,1864.006mil) on Bottom Layer And Track (2052mil,1898mil)(2120mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Pad C9-1(2086.006mil,1864.006mil) on Bottom Layer And Track (2086mil,1824mil)(2086mil,1829mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C9-1(2086.006mil,1864.006mil) on Bottom Layer And Track (2120mil,1843mil)(2120mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad C9-2(2086mil,1774mil) on Bottom Layer And Track (2052.006mil,1740.006mil)(2052.006mil,1795.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad C9-2(2086mil,1774mil) on Bottom Layer And Track (2052.006mil,1740.006mil)(2120.006mil,1740.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2086mil,1774mil) on Bottom Layer And Track (2086mil,1809mil)(2086mil,1814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C9-2(2086mil,1774mil) on Bottom Layer And Track (2120.006mil,1740.006mil)(2120.006mil,1795.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2710.063mil,947mil) on Top Layer And Track (2670.063mil,912mil)(2670.063mil,982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2710.063mil,947mil) on Top Layer And Track (2670.063mil,912mil)(2740.063mil,912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2710.063mil,947mil) on Top Layer And Track (2670.063mil,982mil)(2740.063mil,982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(2810.063mil,947mil) on Top Layer And Track (2780.063mil,912mil)(2865.063mil,912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(2810.063mil,947mil) on Top Layer And Track (2780.063mil,982mil)(2865.063mil,982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(2810.063mil,947mil) on Top Layer And Track (2850.063mil,912mil)(2850.063mil,982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D2-2(2810.063mil,1050.979mil) on Top Layer And Track (2780.063mil,1015.979mil)(2865.063mil,1015.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D2-2(2810.063mil,1050.979mil) on Top Layer And Track (2780.063mil,1085.979mil)(2865.063mil,1085.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D2-2(2810.063mil,1050.979mil) on Top Layer And Track (2850.063mil,1015.979mil)(2850.063mil,1085.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-1(2872.006mil,463.006mil) on Top Layer And Track (2842.006mil,428.006mil)(2912.006mil,428.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-1(2872.006mil,463.006mil) on Top Layer And Track (2842.006mil,498.006mil)(2912.006mil,498.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-1(2872.006mil,463.006mil) on Top Layer And Track (2912.006mil,428.006mil)(2912.006mil,498.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-2(2772.006mil,463.006mil) on Top Layer And Track (2717.006mil,428.006mil)(2802.006mil,428.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-2(2772.006mil,463.006mil) on Top Layer And Track (2717.006mil,498.006mil)(2802.006mil,498.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D5-2(2772.006mil,463.006mil) on Top Layer And Track (2732.006mil,428.006mil)(2732.006mil,498.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D6-1(3615.994mil,3558.006mil) on Top Layer And Track (3575.994mil,3523.006mil)(3575.994mil,3593.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D6-1(3615.994mil,3558.006mil) on Top Layer And Track (3575.994mil,3523.006mil)(3645.994mil,3523.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D6-1(3615.994mil,3558.006mil) on Top Layer And Track (3575.994mil,3593.006mil)(3645.994mil,3593.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-1(2708mil,848mil) on Top Layer And Track (2668mil,813mil)(2668mil,883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-1(2708mil,848mil) on Top Layer And Track (2668mil,813mil)(2738mil,813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-1(2708mil,848mil) on Top Layer And Track (2668mil,883mil)(2738mil,883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-2(2808mil,848mil) on Top Layer And Track (2778mil,813mil)(2863mil,813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-2(2808mil,848mil) on Top Layer And Track (2778mil,883mil)(2863mil,883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-2(2808mil,848mil) on Top Layer And Track (2848mil,813mil)(2848mil,883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad IC1-6(324.362mil,410mil) on Top Layer And Track (127.512mil,183.622mil)(806.646mil,183.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad IC1-6(324.362mil,410mil) on Top Layer And Track (127.512mil,636.378mil)(806.646mil,636.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad IC3-1(2989mil,1817.551mil) on Top Layer And Track (3041mil,1587mil)(3041mil,1867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad IC3-2(2989mil,1727mil) on Top Layer And Track (3041mil,1587mil)(3041mil,1867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad IC3-2(3242.544mil,1727.669mil) on Top Layer And Track (3191mil,1587mil)(3191mil,1867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad IC3-3(2989mil,1636.449mil) on Top Layer And Track (3041mil,1587mil)(3041mil,1867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.343mil < 10mil) Between Pad J11-6(1236mil,2145.669mil) on Multi-Layer And Text "10K" (1256mil,2171.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.516mil < 10mil) Between Pad J2-2(999mil,976mil) on Multi-Layer And Text "1K" (963mil,990.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.526mil < 10mil) Between Pad J7-1(1216mil,401mil) on Multi-Layer And Track (1111mil,370mil)(1179mil,370mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.526mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.526mil < 10mil) Between Pad J7-1(1216mil,401mil) on Multi-Layer And Track (1179mil,370mil)(1179mil,425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.526mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.074mil < 10mil) Between Pad J7-2(1216mil,501mil) on Multi-Layer And Track (1178.994mil,472.994mil)(1178.994mil,527.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R10-1(3585.006mil,2896.006mil) on Bottom Layer And Track (3551.006mil,2772.006mil)(3551.006mil,2882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R10-1(3585.006mil,2896.006mil) on Bottom Layer And Track (3551mil,2875mil)(3551mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R10-1(3585.006mil,2896.006mil) on Bottom Layer And Track (3551mil,2930mil)(3619mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R10-1(3585.006mil,2896.006mil) on Bottom Layer And Track (3619.006mil,2772.006mil)(3619.006mil,2875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R10-1(3585.006mil,2896.006mil) on Bottom Layer And Track (3619mil,2875mil)(3619mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3585mil,2806mil) on Bottom Layer And Track (3494.142mil,2804.583mil)(3674.142mil,2804.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R10-2(3585mil,2806mil) on Bottom Layer And Track (3551.006mil,2772.006mil)(3551.006mil,2882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R10-2(3585mil,2806mil) on Bottom Layer And Track (3551.006mil,2772.006mil)(3619.006mil,2772.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R10-2(3585mil,2806mil) on Bottom Layer And Track (3619.006mil,2772.006mil)(3619.006mil,2875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R1-1(3523.994mil,1008.006mil) on Bottom Layer And Track (3490mil,1042mil)(3545mil,1042mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R1-1(3523.994mil,1008.006mil) on Bottom Layer And Track (3490mil,974mil)(3490mil,1042mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad R1-1(3523.994mil,1008.006mil) on Bottom Layer And Track (3490mil,974mil)(3545mil,974mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(3523.994mil,1008.006mil) on Bottom Layer And Track (3538mil,974.006mil)(3647.994mil,974.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(3523.994mil,1008.006mil) on Bottom Layer And Track (3545mil,1042.006mil)(3647.994mil,1042.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R11-1(2901.006mil,1259.937mil) on Bottom Layer And Track (2777.006mil,1225.937mil)(2880mil,1225.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R11-1(2901.006mil,1259.937mil) on Bottom Layer And Track (2777.006mil,1293.937mil)(2887mil,1293.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R11-1(2901.006mil,1259.937mil) on Bottom Layer And Track (2880mil,1225.943mil)(2935mil,1225.943mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R11-1(2901.006mil,1259.937mil) on Bottom Layer And Track (2880mil,1293.943mil)(2935mil,1293.943mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R11-1(2901.006mil,1259.937mil) on Bottom Layer And Track (2935mil,1225.943mil)(2935mil,1293.943mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R11-2(2811mil,1259.943mil) on Bottom Layer And Track (2777.006mil,1225.937mil)(2777.006mil,1293.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R11-2(2811mil,1259.943mil) on Bottom Layer And Track (2777.006mil,1225.937mil)(2880mil,1225.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R11-2(2811mil,1259.943mil) on Bottom Layer And Track (2777.006mil,1293.937mil)(2887mil,1293.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R1-2(3614mil,1008mil) on Bottom Layer And Track (3538mil,974.006mil)(3647.994mil,974.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R1-2(3614mil,1008mil) on Bottom Layer And Track (3545mil,1042.006mil)(3647.994mil,1042.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R1-2(3614mil,1008mil) on Bottom Layer And Track (3647.994mil,974.006mil)(3647.994mil,1042.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-1(998.994mil,584.006mil) on Top Layer And Track (1032.994mil,460.006mil)(1032.994mil,570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R12-1(998.994mil,584.006mil) on Top Layer And Track (1033mil,563mil)(1033mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-1(998.994mil,584.006mil) on Top Layer And Track (964.994mil,460.006mil)(964.994mil,563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R12-1(998.994mil,584.006mil) on Top Layer And Track (965mil,563mil)(965mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R12-1(998.994mil,584.006mil) on Top Layer And Track (965mil,618mil)(1033mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R12-2(999mil,494mil) on Top Layer And Track (1032.994mil,460.006mil)(1032.994mil,570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R12-2(999mil,494mil) on Top Layer And Track (964.994mil,460.006mil)(1032.994mil,460.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R12-2(999mil,494mil) on Top Layer And Track (964.994mil,460.006mil)(964.994mil,563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-1(3121.006mil,2897.006mil) on Bottom Layer And Track (3087.006mil,2773.006mil)(3087.006mil,2883mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R13-1(3121.006mil,2897.006mil) on Bottom Layer And Track (3087mil,2876mil)(3087mil,2931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R13-1(3121.006mil,2897.006mil) on Bottom Layer And Track (3087mil,2931mil)(3155mil,2931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-1(3121.006mil,2897.006mil) on Bottom Layer And Track (3155.006mil,2773.006mil)(3155.006mil,2876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R13-1(3121.006mil,2897.006mil) on Bottom Layer And Track (3155mil,2876mil)(3155mil,2931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3121mil,2807mil) on Bottom Layer And Track (3029.575mil,2804.15mil)(3209.575mil,2804.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R13-2(3121mil,2807mil) on Bottom Layer And Track (3087.006mil,2773.006mil)(3087.006mil,2883mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R13-2(3121mil,2807mil) on Bottom Layer And Track (3087.006mil,2773.006mil)(3155.006mil,2773.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R13-2(3121mil,2807mil) on Bottom Layer And Track (3155.006mil,2773.006mil)(3155.006mil,2876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad R14-1(2772mil,373mil) on Bottom Layer And Track (2738.006mil,339.006mil)(2738.006mil,394.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R14-1(2772mil,373mil) on Bottom Layer And Track (2738.006mil,339.006mil)(2806.006mil,339.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-1(2772mil,373mil) on Bottom Layer And Track (2738mil,394.006mil)(2738mil,497mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R14-1(2772mil,373mil) on Bottom Layer And Track (2806.006mil,339.006mil)(2806.006mil,394.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-1(2772mil,373mil) on Bottom Layer And Track (2806mil,387.006mil)(2806mil,497mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R14-2(2772.006mil,463.006mil) on Bottom Layer And Track (2738mil,394.006mil)(2738mil,497mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R14-2(2772.006mil,463.006mil) on Bottom Layer And Track (2738mil,497mil)(2806mil,497mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R14-2(2772.006mil,463.006mil) on Bottom Layer And Track (2806mil,387.006mil)(2806mil,497mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-1(3586.006mil,3269.006mil) on Bottom Layer And Track (3552.006mil,3145.006mil)(3552.006mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R16-1(3586.006mil,3269.006mil) on Bottom Layer And Track (3552mil,3248mil)(3552mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R16-1(3586.006mil,3269.006mil) on Bottom Layer And Track (3552mil,3303mil)(3620mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-1(3586.006mil,3269.006mil) on Bottom Layer And Track (3620.006mil,3145.006mil)(3620.006mil,3248mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R16-1(3586.006mil,3269.006mil) on Bottom Layer And Track (3620mil,3248mil)(3620mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(3586mil,3179mil) on Bottom Layer And Track (3494.142mil,3178.599mil)(3674.142mil,3178.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R16-2(3586mil,3179mil) on Bottom Layer And Track (3552.006mil,3145.006mil)(3552.006mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R16-2(3586mil,3179mil) on Bottom Layer And Track (3552.006mil,3145.006mil)(3620.006mil,3145.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R16-2(3586mil,3179mil) on Bottom Layer And Track (3620.006mil,3145.006mil)(3620.006mil,3248mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(3806mil,3558mil) on Bottom Layer And Track (3682mil,3524mil)(3784.994mil,3524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(3806mil,3558mil) on Bottom Layer And Track (3682mil,3592mil)(3791.994mil,3592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R17-1(3806mil,3558mil) on Bottom Layer And Track (3784.994mil,3524.006mil)(3839.994mil,3524.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R17-1(3806mil,3558mil) on Bottom Layer And Track (3784.994mil,3592.006mil)(3839.994mil,3592.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R17-1(3806mil,3558mil) on Bottom Layer And Track (3839.994mil,3524.006mil)(3839.994mil,3592.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R17-2(3715.994mil,3558.006mil) on Bottom Layer And Track (3682mil,3524mil)(3682mil,3592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R17-2(3715.994mil,3558.006mil) on Bottom Layer And Track (3682mil,3524mil)(3784.994mil,3524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R17-2(3715.994mil,3558.006mil) on Bottom Layer And Track (3682mil,3592mil)(3791.994mil,3592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(3120.006mil,3269.006mil) on Bottom Layer And Track (3086.006mil,3145.006mil)(3086.006mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R18-1(3120.006mil,3269.006mil) on Bottom Layer And Track (3086mil,3248mil)(3086mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R18-1(3120.006mil,3269.006mil) on Bottom Layer And Track (3086mil,3303mil)(3154mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(3120.006mil,3269.006mil) on Bottom Layer And Track (3154.006mil,3145.006mil)(3154.006mil,3248mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R18-1(3120.006mil,3269.006mil) on Bottom Layer And Track (3154mil,3248mil)(3154mil,3303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3120mil,3179mil) on Bottom Layer And Track (3029.575mil,3179.599mil)(3209.575mil,3179.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R18-2(3120mil,3179mil) on Bottom Layer And Track (3086.006mil,3145.006mil)(3086.006mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R18-2(3120mil,3179mil) on Bottom Layer And Track (3086.006mil,3145.006mil)(3154.006mil,3145.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R18-2(3120mil,3179mil) on Bottom Layer And Track (3154.006mil,3145.006mil)(3154.006mil,3248mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-1(1127.006mil,2186.994mil) on Bottom Layer And Track (1003.006mil,2152.994mil)(1106mil,2152.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-1(1127.006mil,2186.994mil) on Bottom Layer And Track (1003.006mil,2220.994mil)(1113mil,2220.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R21-1(1127.006mil,2186.994mil) on Bottom Layer And Track (1106mil,2153mil)(1161mil,2153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R21-1(1127.006mil,2186.994mil) on Bottom Layer And Track (1106mil,2221mil)(1161mil,2221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R21-1(1127.006mil,2186.994mil) on Bottom Layer And Track (1161mil,2153mil)(1161mil,2221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R21-2(1037mil,2187mil) on Bottom Layer And Track (1003.006mil,2152.994mil)(1003.006mil,2220.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R21-2(1037mil,2187mil) on Bottom Layer And Track (1003.006mil,2152.994mil)(1106mil,2152.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R21-2(1037mil,2187mil) on Bottom Layer And Track (1003.006mil,2220.994mil)(1113mil,2220.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R24-2(3183.994mil,554.006mil) on Top Layer And Track (3150mil,478.006mil)(3150mil,588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R24-2(3183.994mil,554.006mil) on Top Layer And Track (3150mil,588mil)(3218mil,588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R24-2(3183.994mil,554.006mil) on Top Layer And Track (3218mil,485.006mil)(3218mil,588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R25-1(1982.994mil,3794.006mil) on Bottom Layer And Track (1949mil,3760mil)(1949mil,3828mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad R25-1(1982.994mil,3794.006mil) on Bottom Layer And Track (1949mil,3760mil)(2004mil,3760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R25-1(1982.994mil,3794.006mil) on Bottom Layer And Track (1949mil,3828mil)(2004mil,3828mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R25-1(1982.994mil,3794.006mil) on Bottom Layer And Track (1997mil,3760.006mil)(2106.994mil,3760.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R25-1(1982.994mil,3794.006mil) on Bottom Layer And Track (2004mil,3828.006mil)(2106.994mil,3828.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R25-2(2073mil,3794mil) on Bottom Layer And Track (1997mil,3760.006mil)(2106.994mil,3760.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R25-2(2073mil,3794mil) on Bottom Layer And Track (2004mil,3828.006mil)(2106.994mil,3828.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R25-2(2073mil,3794mil) on Bottom Layer And Track (2106.994mil,3760.006mil)(2106.994mil,3828.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(1127.006mil,2285.994mil) on Bottom Layer And Track (1003.006mil,2251.994mil)(1106mil,2251.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(1127.006mil,2285.994mil) on Bottom Layer And Track (1003.006mil,2319.994mil)(1113mil,2319.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R26-1(1127.006mil,2285.994mil) on Bottom Layer And Track (1106mil,2252mil)(1161mil,2252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R26-1(1127.006mil,2285.994mil) on Bottom Layer And Track (1106mil,2320mil)(1161mil,2320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R26-1(1127.006mil,2285.994mil) on Bottom Layer And Track (1161mil,2252mil)(1161mil,2320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R26-2(1037mil,2286mil) on Bottom Layer And Track (1003.006mil,2251.994mil)(1003.006mil,2319.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R26-2(1037mil,2286mil) on Bottom Layer And Track (1003.006mil,2251.994mil)(1106mil,2251.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R26-2(1037mil,2286mil) on Bottom Layer And Track (1003.006mil,2319.994mil)(1113mil,2319.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(1127.006mil,2585.994mil) on Bottom Layer And Track (1003.006mil,2551.994mil)(1106mil,2551.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(1127.006mil,2585.994mil) on Bottom Layer And Track (1003.006mil,2619.994mil)(1113mil,2619.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R27-1(1127.006mil,2585.994mil) on Bottom Layer And Track (1106mil,2552mil)(1161mil,2552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R27-1(1127.006mil,2585.994mil) on Bottom Layer And Track (1106mil,2620mil)(1161mil,2620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R27-1(1127.006mil,2585.994mil) on Bottom Layer And Track (1161mil,2552mil)(1161mil,2620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R27-2(1037mil,2586mil) on Bottom Layer And Track (1003.006mil,2551.994mil)(1003.006mil,2619.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R27-2(1037mil,2586mil) on Bottom Layer And Track (1003.006mil,2551.994mil)(1106mil,2551.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R27-2(1037mil,2586mil) on Bottom Layer And Track (1003.006mil,2619.994mil)(1113mil,2619.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R28-1(1037mil,2386mil) on Bottom Layer And Track (1003.006mil,2351.994mil)(1003.006mil,2419.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad R28-1(1037mil,2386mil) on Bottom Layer And Track (1003.006mil,2351.994mil)(1058.006mil,2351.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R28-1(1037mil,2386mil) on Bottom Layer And Track (1003.006mil,2419.994mil)(1058.006mil,2419.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R28-1(1037mil,2386mil) on Bottom Layer And Track (1051.006mil,2352mil)(1161mil,2352mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R28-1(1037mil,2386mil) on Bottom Layer And Track (1058.006mil,2420mil)(1161mil,2420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R28-2(1127.006mil,2385.994mil) on Bottom Layer And Track (1051.006mil,2352mil)(1161mil,2352mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R28-2(1127.006mil,2385.994mil) on Bottom Layer And Track (1058.006mil,2420mil)(1161mil,2420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R28-2(1127.006mil,2385.994mil) on Bottom Layer And Track (1161mil,2352mil)(1161mil,2420mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R29-1(2900mil,845mil) on Bottom Layer And Track (2776mil,811mil)(2878.994mil,811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R29-1(2900mil,845mil) on Bottom Layer And Track (2776mil,879mil)(2885.994mil,879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R29-1(2900mil,845mil) on Bottom Layer And Track (2878.994mil,811.006mil)(2933.994mil,811.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R29-1(2900mil,845mil) on Bottom Layer And Track (2878.994mil,879.006mil)(2933.994mil,879.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R29-1(2900mil,845mil) on Bottom Layer And Track (2933.994mil,811.006mil)(2933.994mil,879.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R29-2(2809.994mil,845.006mil) on Bottom Layer And Track (2776mil,811mil)(2776mil,879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R29-2(2809.994mil,845.006mil) on Bottom Layer And Track (2776mil,811mil)(2878.994mil,811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R29-2(2809.994mil,845.006mil) on Bottom Layer And Track (2776mil,879mil)(2885.994mil,879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R30-1(1878.994mil,979.994mil) on Top Layer And Track (1845mil,1014mil)(1900mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R30-1(1878.994mil,979.994mil) on Top Layer And Track (1845mil,946mil)(1845mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad R30-1(1878.994mil,979.994mil) on Top Layer And Track (1845mil,946mil)(1900mil,946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R30-1(1878.994mil,979.994mil) on Top Layer And Track (1893mil,1013.994mil)(2002.994mil,1013.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R30-1(1878.994mil,979.994mil) on Top Layer And Track (1900mil,945.994mil)(2002.994mil,945.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R30-2(1969mil,980mil) on Top Layer And Track (1893mil,1013.994mil)(2002.994mil,1013.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R30-2(1969mil,980mil) on Top Layer And Track (1900mil,945.994mil)(2002.994mil,945.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R30-2(1969mil,980mil) on Top Layer And Track (2002.994mil,945.994mil)(2002.994mil,1013.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R31-1(2055.994mil,1367.994mil) on Top Layer And Track (2022mil,1334mil)(2022mil,1402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad R31-1(2055.994mil,1367.994mil) on Top Layer And Track (2022mil,1334mil)(2077mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R31-1(2055.994mil,1367.994mil) on Top Layer And Track (2022mil,1402mil)(2077mil,1402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R31-1(2055.994mil,1367.994mil) on Top Layer And Track (2070mil,1401.994mil)(2179.994mil,1401.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R31-1(2055.994mil,1367.994mil) on Top Layer And Track (2077mil,1333.994mil)(2179.994mil,1333.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R31-2(2146mil,1368mil) on Top Layer And Track (2070mil,1401.994mil)(2179.994mil,1401.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R31-2(2146mil,1368mil) on Top Layer And Track (2077mil,1333.994mil)(2179.994mil,1333.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R31-2(2146mil,1368mil) on Top Layer And Track (2179.994mil,1333.994mil)(2179.994mil,1401.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R3-2(2811mil,948.006mil) on Bottom Layer And Track (2777.006mil,914mil)(2777.006mil,982mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R3-2(2811mil,948.006mil) on Bottom Layer And Track (2777.006mil,914mil)(2880mil,914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R3-2(2811mil,948.006mil) on Bottom Layer And Track (2777.006mil,982mil)(2887mil,982mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R33-2(1446mil,1594mil) on Bottom Layer And Track (1412.006mil,1559.994mil)(1412.006mil,1627.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R33-2(1446mil,1594mil) on Bottom Layer And Track (1412.006mil,1559.994mil)(1515mil,1559.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R33-2(1446mil,1594mil) on Bottom Layer And Track (1412.006mil,1627.994mil)(1522mil,1627.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R37-1(1843.978mil,3476.006mil) on Top Layer And Track (1809.978mil,3352.006mil)(1809.978mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R37-1(1843.978mil,3476.006mil) on Top Layer And Track (1809.985mil,3455mil)(1809.985mil,3510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R37-1(1843.978mil,3476.006mil) on Top Layer And Track (1809.985mil,3510mil)(1877.985mil,3510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R37-1(1843.978mil,3476.006mil) on Top Layer And Track (1877.978mil,3352.006mil)(1877.978mil,3462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R37-1(1843.978mil,3476.006mil) on Top Layer And Track (1877.985mil,3455mil)(1877.985mil,3510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R37-2(1843.985mil,3386mil) on Top Layer And Track (1809.978mil,3352.006mil)(1809.978mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R37-2(1843.985mil,3386mil) on Top Layer And Track (1809.978mil,3352.006mil)(1877.978mil,3352.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R37-2(1843.985mil,3386mil) on Top Layer And Track (1877.978mil,3352.006mil)(1877.978mil,3462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R38-1(1293.022mil,3383mil) on Top Layer And Track (1259.028mil,3349.006mil)(1259.028mil,3417.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.84mil < 10mil) Between Pad R38-1(1293.022mil,3383mil) on Top Layer And Track (1259.028mil,3349.006mil)(1314.028mil,3349.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R38-1(1293.022mil,3383mil) on Top Layer And Track (1259.028mil,3417.006mil)(1314.028mil,3417.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R38-1(1293.022mil,3383mil) on Top Layer And Track (1307.028mil,3417mil)(1417.022mil,3417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R38-1(1293.022mil,3383mil) on Top Layer And Track (1314.028mil,3349mil)(1417.022mil,3349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R40-1(1983.994mil,3706.006mil) on Bottom Layer And Track (1950mil,3672mil)(1950mil,3740mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad R40-1(1983.994mil,3706.006mil) on Bottom Layer And Track (1950mil,3672mil)(2005mil,3672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R40-1(1983.994mil,3706.006mil) on Bottom Layer And Track (1950mil,3740mil)(2005mil,3740mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R40-1(1983.994mil,3706.006mil) on Bottom Layer And Track (1998mil,3672.006mil)(2107.994mil,3672.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R40-1(1983.994mil,3706.006mil) on Bottom Layer And Track (2005mil,3740.006mil)(2107.994mil,3740.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R40-2(2074mil,3706mil) on Bottom Layer And Track (1998mil,3672.006mil)(2107.994mil,3672.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R40-2(2074mil,3706mil) on Bottom Layer And Track (2005mil,3740.006mil)(2107.994mil,3740.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R40-2(2074mil,3706mil) on Bottom Layer And Track (2107.994mil,3672.006mil)(2107.994mil,3740.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R4-1(3523.994mil,1107.006mil) on Bottom Layer And Track (3490mil,1073mil)(3490mil,1141mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.852mil < 10mil) Between Pad R4-1(3523.994mil,1107.006mil) on Bottom Layer And Track (3490mil,1073mil)(3545mil,1073mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R4-1(3523.994mil,1107.006mil) on Bottom Layer And Track (3490mil,1141mil)(3545mil,1141mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R4-1(3523.994mil,1107.006mil) on Bottom Layer And Track (3538mil,1073.006mil)(3647.994mil,1073.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R4-1(3523.994mil,1107.006mil) on Bottom Layer And Track (3545mil,1141.006mil)(3647.994mil,1141.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R4-2(3614mil,1107mil) on Bottom Layer And Track (3538mil,1073.006mil)(3647.994mil,1073.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R4-2(3614mil,1107mil) on Bottom Layer And Track (3545mil,1141.006mil)(3647.994mil,1141.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R4-2(3614mil,1107mil) on Bottom Layer And Track (3647.994mil,1073.006mil)(3647.994mil,1141.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(2901.006mil,1051.979mil) on Bottom Layer And Track (2777.006mil,1017.979mil)(2880mil,1017.979mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(2901.006mil,1051.979mil) on Bottom Layer And Track (2777.006mil,1085.979mil)(2887mil,1085.979mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R6-1(2901.006mil,1051.979mil) on Bottom Layer And Track (2880mil,1017.985mil)(2935mil,1017.985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R6-1(2901.006mil,1051.979mil) on Bottom Layer And Track (2880mil,1085.985mil)(2935mil,1085.985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R6-1(2901.006mil,1051.979mil) on Bottom Layer And Track (2935mil,1017.985mil)(2935mil,1085.985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R6-2(2811mil,1051.985mil) on Bottom Layer And Track (2777.006mil,1017.979mil)(2777.006mil,1085.979mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R6-2(2811mil,1051.985mil) on Bottom Layer And Track (2777.006mil,1017.979mil)(2880mil,1017.979mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R6-2(2811mil,1051.985mil) on Bottom Layer And Track (2777.006mil,1085.979mil)(2887mil,1085.979mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R7-2(3614mil,1206mil) on Bottom Layer And Track (3538mil,1172.006mil)(3647.994mil,1172.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R7-2(3614mil,1206mil) on Bottom Layer And Track (3545mil,1240.006mil)(3647.994mil,1240.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R7-2(3614mil,1206mil) on Bottom Layer And Track (3647.994mil,1172.006mil)(3647.994mil,1240.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(2901.006mil,1155.958mil) on Bottom Layer And Track (2777.006mil,1121.958mil)(2880mil,1121.958mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(2901.006mil,1155.958mil) on Bottom Layer And Track (2777.006mil,1189.958mil)(2887mil,1189.958mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R9-1(2901.006mil,1155.958mil) on Bottom Layer And Track (2880mil,1121.964mil)(2935mil,1121.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R9-1(2901.006mil,1155.958mil) on Bottom Layer And Track (2880mil,1189.964mil)(2935mil,1189.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R9-1(2901.006mil,1155.958mil) on Bottom Layer And Track (2935mil,1121.964mil)(2935mil,1189.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R9-2(2811mil,1155.964mil) on Bottom Layer And Track (2777.006mil,1121.958mil)(2777.006mil,1189.958mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R9-2(2811mil,1155.964mil) on Bottom Layer And Track (2777.006mil,1121.958mil)(2880mil,1121.958mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad R9-2(2811mil,1155.964mil) on Bottom Layer And Track (2777.006mil,1189.958mil)(2887mil,1189.958mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-1(999.497mil,680mil) on Top Layer And Track (1034.497mil,650mil)(1034.497mil,680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad RF1-1(999.497mil,680mil) on Top Layer And Track (964.497mil,650mil)(1034.497mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-1(999.497mil,680mil) on Top Layer And Track (964.497mil,650mil)(964.497mil,680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-1(999.497mil,680mil) on Top Layer And Track (964.497mil,680mil)(964.497mil,725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-2(999.497mil,770mil) on Top Layer And Track (1034.497mil,725mil)(1034.497mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-2(999.497mil,770mil) on Top Layer And Track (1034.497mil,775mil)(1034.497mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RF1-2(999.497mil,770mil) on Top Layer And Track (964.497mil,770mil)(964.497mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad RF1-2(999.497mil,770mil) on Top Layer And Track (964.497mil,800mil)(1034.497mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad SW2-1(3718mil,2806mil) on Multi-Layer And Track (3494.142mil,2784.583mil)(3674.142mil,2784.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW2-1(3718mil,2806mil) on Multi-Layer And Track (3724.142mil,2854.583mil)(3724.142mil,2934.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad SW2-2(3718mil,2983.165mil) on Multi-Layer And Track (3494.142mil,2984.583mil)(3674.142mil,2984.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad SW2-2(3718mil,2983.165mil) on Multi-Layer And Track (3494.142mil,3004.583mil)(3674.142mil,3004.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW2-2(3718mil,2983.165mil) on Multi-Layer And Track (3724.142mil,2854.583mil)(3724.142mil,2934.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad SW2-3(3450.283mil,2983.165mil) on Multi-Layer And Track (3444.142mil,2854.583mil)(3444.142mil,2934.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW2-3(3450.283mil,2983.165mil) on Multi-Layer And Track (3494.142mil,2984.583mil)(3674.142mil,2984.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW2-3(3450.283mil,2983.165mil) on Multi-Layer And Track (3494.142mil,3004.583mil)(3674.142mil,3004.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW2-4(3450.283mil,2806mil) on Multi-Layer And Track (3444.142mil,2854.583mil)(3444.142mil,2934.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW2-4(3450.283mil,2806mil) on Multi-Layer And Track (3494.142mil,2784.583mil)(3674.142mil,2784.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW2-4(3450.283mil,2806mil) on Multi-Layer And Track (3494.142mil,2804.583mil)(3674.142mil,2804.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad SW3-1(3253.433mil,2805.567mil) on Multi-Layer And Track (3029.575mil,2784.15mil)(3209.575mil,2784.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW3-1(3253.433mil,2805.567mil) on Multi-Layer And Track (3029.575mil,2804.15mil)(3209.575mil,2804.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW3-1(3253.433mil,2805.567mil) on Multi-Layer And Track (3259.575mil,2854.15mil)(3259.575mil,2934.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad SW3-2(3253.433mil,2982.732mil) on Multi-Layer And Track (3029.575mil,2984.15mil)(3209.575mil,2984.149mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad SW3-2(3253.433mil,2982.732mil) on Multi-Layer And Track (3029.575mil,3004.15mil)(3209.575mil,3004.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW3-2(3253.433mil,2982.732mil) on Multi-Layer And Track (3259.575mil,2854.15mil)(3259.575mil,2934.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad SW3-3(2985.716mil,2982.732mil) on Multi-Layer And Track (2979.575mil,2854.15mil)(2979.575mil,2934.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW3-3(2985.716mil,2982.732mil) on Multi-Layer And Track (3029.575mil,2984.15mil)(3209.575mil,2984.149mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW3-3(2985.716mil,2982.732mil) on Multi-Layer And Track (3029.575mil,3004.15mil)(3209.575mil,3004.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW3-4(2985.716mil,2805.567mil) on Multi-Layer And Track (2979.575mil,2854.15mil)(2979.575mil,2934.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW3-4(2985.716mil,2805.567mil) on Multi-Layer And Track (3029.575mil,2784.15mil)(3209.575mil,2784.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW3-4(2985.716mil,2805.567mil) on Multi-Layer And Track (3029.575mil,2804.15mil)(3209.575mil,2804.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad SW4-1(3718mil,3180.016mil) on Multi-Layer And Track (3494.142mil,3158.599mil)(3674.142mil,3158.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW4-1(3718mil,3180.016mil) on Multi-Layer And Track (3494.142mil,3178.599mil)(3674.142mil,3178.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW4-1(3718mil,3180.016mil) on Multi-Layer And Track (3724.142mil,3228.599mil)(3724.142mil,3308.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad SW4-2(3718mil,3357.181mil) on Multi-Layer And Track (3494.142mil,3358.599mil)(3674.142mil,3358.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad SW4-2(3718mil,3357.181mil) on Multi-Layer And Track (3494.142mil,3378.599mil)(3674.142mil,3378.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW4-2(3718mil,3357.181mil) on Multi-Layer And Track (3724.142mil,3228.599mil)(3724.142mil,3308.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad SW4-3(3450.283mil,3357.181mil) on Multi-Layer And Track (3444.142mil,3228.599mil)(3444.142mil,3308.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW4-3(3450.283mil,3357.181mil) on Multi-Layer And Track (3494.142mil,3358.599mil)(3674.142mil,3358.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW4-3(3450.283mil,3357.181mil) on Multi-Layer And Track (3494.142mil,3378.599mil)(3674.142mil,3378.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW4-4(3450.283mil,3180.016mil) on Multi-Layer And Track (3444.142mil,3228.599mil)(3444.142mil,3308.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW4-4(3450.283mil,3180.016mil) on Multi-Layer And Track (3494.142mil,3158.599mil)(3674.142mil,3158.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW4-4(3450.283mil,3180.016mil) on Multi-Layer And Track (3494.142mil,3178.599mil)(3674.142mil,3178.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad SW5-1(3253.433mil,3181.016mil) on Multi-Layer And Track (3029.575mil,3159.599mil)(3209.575mil,3159.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW5-1(3253.433mil,3181.016mil) on Multi-Layer And Track (3029.575mil,3179.599mil)(3209.575mil,3179.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW5-1(3253.433mil,3181.016mil) on Multi-Layer And Track (3259.575mil,3229.599mil)(3259.575mil,3309.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad SW5-2(3253.433mil,3358.181mil) on Multi-Layer And Track (3029.575mil,3359.599mil)(3209.575mil,3359.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad SW5-2(3253.433mil,3358.181mil) on Multi-Layer And Track (3029.575mil,3379.599mil)(3209.575mil,3379.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW5-2(3253.433mil,3358.181mil) on Multi-Layer And Track (3259.575mil,3229.599mil)(3259.575mil,3309.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad SW5-3(2985.716mil,3358.181mil) on Multi-Layer And Track (2979.575mil,3229.599mil)(2979.575mil,3309.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW5-3(2985.716mil,3358.181mil) on Multi-Layer And Track (3029.575mil,3359.599mil)(3209.575mil,3359.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW5-3(2985.716mil,3358.181mil) on Multi-Layer And Track (3029.575mil,3379.599mil)(3209.575mil,3379.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW5-4(2985.716mil,3181.016mil) on Multi-Layer And Track (2979.575mil,3229.599mil)(2979.575mil,3309.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW5-4(2985.716mil,3181.016mil) on Multi-Layer And Track (3029.575mil,3159.599mil)(3209.575mil,3159.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW5-4(2985.716mil,3181.016mil) on Multi-Layer And Track (3029.575mil,3179.599mil)(3209.575mil,3179.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW6-1(2707.465mil,756.583mil) on Multi-Layer And Track (2701.323mil,628mil)(2701.323mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW6-1(2707.465mil,756.583mil) on Multi-Layer And Track (2751.323mil,758mil)(2931.323mil,758mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW6-1(2707.465mil,756.583mil) on Multi-Layer And Track (2751.323mil,778mil)(2931.323mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW6-2(2707.465mil,579.417mil) on Multi-Layer And Track (2701.323mil,628mil)(2701.323mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW6-2(2707.465mil,579.417mil) on Multi-Layer And Track (2751.323mil,558mil)(2931.323mil,558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW6-2(2707.465mil,579.417mil) on Multi-Layer And Track (2751.323mil,578mil)(2931.323mil,578mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad SW6-2(2707.465mil,579.417mil) on Multi-Layer And Track (2755mil,545.006mil)(2755mil,600.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.879mil < 10mil) Between Pad SW6-3(2975.181mil,579.417mil) on Multi-Layer And Text "4.7K" (3034mil,575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW6-3(2975.181mil,579.417mil) on Multi-Layer And Track (2751.323mil,558mil)(2931.323mil,558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad SW6-3(2975.181mil,579.417mil) on Multi-Layer And Track (2751.323mil,578mil)(2931.323mil,578mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.38mil < 10mil) Between Pad SW6-3(2975.181mil,579.417mil) on Multi-Layer And Track (2935.006mil,545.006mil)(2935.006mil,648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW6-3(2975.181mil,579.417mil) on Multi-Layer And Track (2981.323mil,628mil)(2981.323mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.74mil < 10mil) Between Pad U2-1(1486.016mil,3698.213mil) on Top Layer And Track (1542mil,3568.213mil)(1542mil,3728.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad U2-2(1486.016mil,3599.788mil) on Top Layer And Track (1542mil,3568.213mil)(1542mil,3728.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.74mil < 10mil) Between Pad U3-1(1488.016mil,3381.213mil) on Top Layer And Track (1544mil,3251.213mil)(1544mil,3411.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad U3-2(1488.016mil,3282.788mil) on Top Layer And Track (1544mil,3251.213mil)(1544mil,3411.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.759mil < 10mil) Between Pad U3-3(1739.984mil,3282.788mil) on Top Layer And Track (1684mil,3251.213mil)(1684mil,3411.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.759mil < 10mil) Between Pad U3-4(1739.984mil,3381.213mil) on Top Layer And Track (1684mil,3251.213mil)(1684mil,3411.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.29mil < 10mil) Between Pad X1-1(1893.805mil,1119.179mil) on Top Layer And Track (1905mil,1130mil)(1912mil,1144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad X1-2(1893.811mil,1388.858mil) on Top Layer And Text "32.768kHz" (1892mil,1168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Pad X1-2(1893.811mil,1388.858mil) on Top Layer And Track (1907mil,1390mil)(1912mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad X1-2(1893.811mil,1388.858mil) on Top Layer And Track (1912mil,1144mil)(1912mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.317mil < 10mil) Between Pad X1-3(1870.189mil,1388.858mil) on Top Layer And Text "32.768kHz" (1892mil,1168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad X1-3(1870.189mil,1388.858mil) on Top Layer And Track (1852mil,1144mil)(1852mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Pad X1-3(1870.189mil,1388.858mil) on Top Layer And Track (1852mil,1390mil)(1857mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.602mil < 10mil) Between Pad X1-4(1870.183mil,1119.179mil) on Top Layer And Track (1852mil,1144mil)(1859mil,1130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.602mil]
Rule Violations :400

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.649mil < 10mil) Between Arc (1892mil,1165mil) on Top Overlay And Text "32.768kHz" (1892mil,1168mil) on Top Overlay Silk Text to Silk Clearance [7.649mil]
   Violation between Silk To Silk Clearance Constraint: (9.763mil < 10mil) Between Area Fill (3504mil,979.004mil) (3544mil,1039.004mil) on Top Overlay And Text "ON" (3489mil,1019mil) on Top Overlay Silk Text to Silk Clearance [9.763mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0R" (2857mil,1849mil) on Top Overlay And Track (2819mil,1851mil)(2887mil,1851mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.875mil < 10mil) Between Text "0R" (2857mil,1849mil) on Top Overlay And Track (2887mil,1796mil)(2887mil,1851mil) on Top Overlay Silk Text to Silk Clearance [9.875mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "10" (2448mil,2666mil) on Top Overlay And Track (2438mil,2536mil)(2438mil,2736mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "104" (2921.994mil,575.006mil) on Bottom Overlay And Track (2751.323mil,578mil)(2931.323mil,578mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "104" (2921.994mil,575.006mil) on Bottom Overlay And Track (2867.006mil,545.006mil)(2867.006mil,655mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.013mil < 10mil) Between Text "104" (2921.994mil,575.006mil) on Bottom Overlay And Track (2935.006mil,545.006mil)(2935.006mil,648mil) on Bottom Overlay Silk Text to Silk Clearance [9.013mil]
   Violation between Silk To Silk Clearance Constraint: (4.616mil < 10mil) Between Text "10pF" (1932mil,1031mil) on Top Overlay And Track (1893mil,1013.994mil)(2002.994mil,1013.994mil) on Top Overlay Silk Text to Silk Clearance [4.616mil]
   Violation between Silk To Silk Clearance Constraint: (7.148mil < 10mil) Between Text "120R" (3035.994mil,832.006mil) on Bottom Overlay And Track (2933.994mil,811.006mil)(2933.994mil,879.006mil) on Bottom Overlay Silk Text to Silk Clearance [7.148mil]
   Violation between Silk To Silk Clearance Constraint: (7.148mil < 10mil) Between Text "120R" (3037mil,1038.985mil) on Bottom Overlay And Track (2935mil,1017.985mil)(2935mil,1085.985mil) on Bottom Overlay Silk Text to Silk Clearance [7.148mil]
   Violation between Silk To Silk Clearance Constraint: (7.148mil < 10mil) Between Text "120R" (3037mil,1142.964mil) on Bottom Overlay And Track (2935mil,1121.964mil)(2935mil,1189.964mil) on Bottom Overlay Silk Text to Silk Clearance [7.148mil]
   Violation between Silk To Silk Clearance Constraint: (7.148mil < 10mil) Between Text "120R" (3037mil,1246.943mil) on Bottom Overlay And Track (2935mil,1225.943mil)(2935mil,1293.943mil) on Bottom Overlay Silk Text to Silk Clearance [7.148mil]
   Violation between Silk To Silk Clearance Constraint: (7.148mil < 10mil) Between Text "120R" (3037mil,935.006mil) on Bottom Overlay And Track (2935mil,914.006mil)(2935mil,982.006mil) on Bottom Overlay Silk Text to Silk Clearance [7.148mil]
   Violation between Silk To Silk Clearance Constraint: (8.771mil < 10mil) Between Text "1K" (963mil,990.437mil) on Top Overlay And Track (849mil,1026mil)(1149mil,1026mil) on Top Overlay Silk Text to Silk Clearance [8.771mil]
   Violation between Silk To Silk Clearance Constraint: (9.919mil < 10mil) Between Text "3.3V" (1174mil,223mil) on Top Overlay And Track (1166mil,201.315mil)(1166mil,351mil) on Top Overlay Silk Text to Silk Clearance [9.919mil]
   Violation between Silk To Silk Clearance Constraint: (3.241mil < 10mil) Between Text "3.3V" (1174mil,223mil) on Top Overlay And Track (1266mil,201mil)(1266mil,351mil) on Top Overlay Silk Text to Silk Clearance [3.241mil]
   Violation between Silk To Silk Clearance Constraint: (9.919mil < 10mil) Between Text "3.3V" (1374mil,2925mil) on Top Overlay And Track (1366mil,2901mil)(1366mil,2988mil) on Top Overlay Silk Text to Silk Clearance [9.919mil]
   Violation between Silk To Silk Clearance Constraint: (3.241mil < 10mil) Between Text "3.3V" (1374mil,2925mil) on Top Overlay And Track (1466mil,2901mil)(1466mil,2988mil) on Top Overlay Silk Text to Silk Clearance [3.241mil]
   Violation between Silk To Silk Clearance Constraint: (7.411mil < 10mil) Between Text "3.3V" (1851mil,892mil) on Bottom Overlay And Track (1769mil,869mil)(1769mil,940mil) on Bottom Overlay Silk Text to Silk Clearance [7.411mil]
   Violation between Silk To Silk Clearance Constraint: (9.919mil < 10mil) Between Text "3.3V" (2573mil,1708mil) on Top Overlay And Track (2565mil,1677mil)(2565mil,2377mil) on Top Overlay Silk Text to Silk Clearance [9.919mil]
   Violation between Silk To Silk Clearance Constraint: (3.241mil < 10mil) Between Text "3.3V" (2573mil,1708mil) on Top Overlay And Track (2665mil,1677mil)(2665mil,2377mil) on Top Overlay Silk Text to Silk Clearance [3.241mil]
   Violation between Silk To Silk Clearance Constraint: (9.968mil < 10mil) Between Text "3.3V" (3482mil,481mil) on Top Overlay And Track (3475mil,451.063mil)(3475mil,547mil) on Top Overlay Silk Text to Silk Clearance [9.968mil]
   Violation between Silk To Silk Clearance Constraint: (4.241mil < 10mil) Between Text "3.3V" (3482mil,481mil) on Top Overlay And Track (3575mil,450.531mil)(3575mil,547mil) on Top Overlay Silk Text to Silk Clearance [4.241mil]
   Violation between Silk To Silk Clearance Constraint: (8.197mil < 10mil) Between Text "3.9K" (873mil,525mil) on Top Overlay And Track (964.994mil,460.006mil)(964.994mil,563mil) on Top Overlay Silk Text to Silk Clearance [8.197mil]
   Violation between Silk To Silk Clearance Constraint: (6.781mil < 10mil) Between Text "3.9K" (873mil,525mil) on Top Overlay And Track (965mil,563mil)(965mil,618mil) on Top Overlay Silk Text to Silk Clearance [6.781mil]
   Violation between Silk To Silk Clearance Constraint: (8.202mil < 10mil) Between Text "32.768kHz" (1892mil,1168mil) on Top Overlay And Track (1852mil,1144mil)(1852mil,1390mil) on Top Overlay Silk Text to Silk Clearance [8.202mil]
   Violation between Silk To Silk Clearance Constraint: (8.599mil < 10mil) Between Text "4.7K" (3034mil,575mil) on Bottom Overlay And Track (2935.006mil,545.006mil)(2935.006mil,648mil) on Bottom Overlay Silk Text to Silk Clearance [8.599mil]
   Violation between Silk To Silk Clearance Constraint: (7.994mil < 10mil) Between Text "40MHz" (2073mil,1101mil) on Top Overlay And Track (2070.006mil,1089.006mil)(2125.006mil,1089.006mil) on Top Overlay Silk Text to Silk Clearance [7.994mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "40MHz" (2073mil,1101mil) on Top Overlay And Track (2173mil,1089mil)(2228mil,1089mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (9.297mil < 10mil) Between Text "9" (2448mil,2566mil) on Top Overlay And Track (2438mil,2536mil)(2438mil,2736mil) on Top Overlay Silk Text to Silk Clearance [9.297mil]
   Violation between Silk To Silk Clearance Constraint: (5.739mil < 10mil) Between Text "GND" (1171mil,297mil) on Top Overlay And Track (1166mil,201.315mil)(1166mil,351mil) on Top Overlay Silk Text to Silk Clearance [5.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.431mil < 10mil) Between Text "GND" (1171mil,297mil) on Top Overlay And Track (1266mil,201mil)(1266mil,351mil) on Top Overlay Silk Text to Silk Clearance [9.431mil]
   Violation between Silk To Silk Clearance Constraint: (5.739mil < 10mil) Between Text "GND" (1471mil,2925mil) on Top Overlay And Track (1466mil,2901mil)(1466mil,2988mil) on Top Overlay Silk Text to Silk Clearance [5.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.431mil < 10mil) Between Text "GND" (1471mil,2925mil) on Top Overlay And Track (1566mil,2901mil)(1566mil,2988mil) on Top Overlay Silk Text to Silk Clearance [9.431mil]
   Violation between Silk To Silk Clearance Constraint: (9.263mil < 10mil) Between Text "GND" (1955mil,892mil) on Bottom Overlay And Track (1869mil,869mil)(1869mil,939mil) on Bottom Overlay Silk Text to Silk Clearance [9.263mil]
   Violation between Silk To Silk Clearance Constraint: (9.718mil < 10mil) Between Text "GND" (1955mil,892mil) on Bottom Overlay And Track (1968mil,870mil)(1968mil,938mil) on Bottom Overlay Silk Text to Silk Clearance [9.718mil]
   Violation between Silk To Silk Clearance Constraint: (5.739mil < 10mil) Between Text "GND" (2153mil,621mil) on Top Overlay And Track (2148mil,600.006mil)(2148mil,670mil) on Top Overlay Silk Text to Silk Clearance [5.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.431mil < 10mil) Between Text "GND" (2153mil,621mil) on Top Overlay And Track (2248mil,600.006mil)(2248mil,668mil) on Top Overlay Silk Text to Silk Clearance [9.431mil]
   Violation between Silk To Silk Clearance Constraint: (9.661mil < 10mil) Between Text "GND" (2357mil,891mil) on Bottom Overlay And Track (2269mil,869mil)(2269mil,939mil) on Bottom Overlay Silk Text to Silk Clearance [9.661mil]
   Violation between Silk To Silk Clearance Constraint: (9.592mil < 10mil) Between Text "GND" (2357mil,891mil) on Bottom Overlay And Track (2369mil,869mil)(2369mil,939mil) on Bottom Overlay Silk Text to Silk Clearance [9.592mil]
   Violation between Silk To Silk Clearance Constraint: (6.078mil < 10mil) Between Text "GND" (2570.339mil,2311mil) on Top Overlay And Track (2565mil,1677mil)(2565mil,2377mil) on Top Overlay Silk Text to Silk Clearance [6.078mil]
   Violation between Silk To Silk Clearance Constraint: (9.791mil < 10mil) Between Text "GND" (2570.339mil,2311mil) on Top Overlay And Track (2665mil,1677mil)(2665mil,2377mil) on Top Overlay Silk Text to Silk Clearance [9.791mil]
   Violation between Silk To Silk Clearance Constraint: (9.991mil < 10mil) Between Text "GND" (2579mil,1813mil) on Top Overlay And Track (2665mil,1677mil)(2665mil,2377mil) on Top Overlay Silk Text to Silk Clearance [9.991mil]
   Violation between Silk To Silk Clearance Constraint: (5.739mil < 10mil) Between Text "GND" (3580mil,480mil) on Top Overlay And Track (3575mil,450.531mil)(3575mil,547mil) on Top Overlay Silk Text to Silk Clearance [5.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.431mil < 10mil) Between Text "GND" (3580mil,480mil) on Top Overlay And Track (3675mil,450mil)(3675mil,547mil) on Top Overlay Silk Text to Silk Clearance [9.431mil]
   Violation between Silk To Silk Clearance Constraint: (6.242mil < 10mil) Between Text "GND" (854.503mil,875mil) on Top Overlay And Track (849mil,851mil)(849mil,926mil) on Top Overlay Silk Text to Silk Clearance [6.242mil]
   Violation between Silk To Silk Clearance Constraint: (9.627mil < 10mil) Between Text "GND" (854.503mil,875mil) on Top Overlay And Track (949mil,852mil)(949mil,926mil) on Top Overlay Silk Text to Silk Clearance [9.627mil]
   Violation between Silk To Silk Clearance Constraint: (9.716mil < 10mil) Between Text "GND" (970.415mil,3487mil) on Top Overlay And Track (1065mil,3470.644mil)(1065mil,3535mil) on Top Overlay Silk Text to Silk Clearance [9.716mil]
   Violation between Silk To Silk Clearance Constraint: (6.154mil < 10mil) Between Text "GND" (970.415mil,3487mil) on Top Overlay And Track (965mil,3470mil)(965mil,3535mil) on Top Overlay Silk Text to Silk Clearance [6.154mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "HSYNC" (1276mil,222.782mil) on Top Overlay And Track (1266mil,201mil)(1266mil,351mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.537mil < 10mil) Between Text "HSYNC" (1276mil,222.782mil) on Top Overlay And Track (1366mil,201mil)(1366mil,351mil) on Top Overlay Silk Text to Silk Clearance [9.537mil]
   Violation between Silk To Silk Clearance Constraint: (9.877mil < 10mil) Between Text "MCU" (2570mil,835mil) on Top Overlay And Track (2668mil,813mil)(2668mil,883mil) on Top Overlay Silk Text to Silk Clearance [9.877mil]
   Violation between Silk To Silk Clearance Constraint: (9.621mil < 10mil) Between Text "MISO" (2261mil,890mil) on Bottom Overlay And Track (2169mil,869mil)(2169mil,940mil) on Bottom Overlay Silk Text to Silk Clearance [9.621mil]
   Violation between Silk To Silk Clearance Constraint: (7.266mil < 10mil) Between Text "MISO" (2261mil,890mil) on Bottom Overlay And Track (2269mil,869mil)(2269mil,939mil) on Bottom Overlay Silk Text to Silk Clearance [7.266mil]
   Violation between Silk To Silk Clearance Constraint: (3.87mil < 10mil) Between Text "MOSI" (2161mil,890mil) on Bottom Overlay And Track (2069mil,869mil)(2069mil,939mil) on Bottom Overlay Silk Text to Silk Clearance [3.87mil]
   Violation between Silk To Silk Clearance Constraint: (7.266mil < 10mil) Between Text "MOSI" (2161mil,890mil) on Bottom Overlay And Track (2169mil,869mil)(2169mil,940mil) on Bottom Overlay Silk Text to Silk Clearance [7.266mil]
   Violation between Silk To Silk Clearance Constraint: (9.05mil < 10mil) Between Text "MOSI" (2573mil,2010mil) on Top Overlay And Track (2565mil,1677mil)(2565mil,2377mil) on Top Overlay Silk Text to Silk Clearance [9.05mil]
   Violation between Silk To Silk Clearance Constraint: (3.87mil < 10mil) Between Text "MOSI" (2573mil,2010mil) on Top Overlay And Track (2665mil,1677mil)(2665mil,2377mil) on Top Overlay Silk Text to Silk Clearance [3.87mil]
   Violation between Silk To Silk Clearance Constraint: (9.654mil < 10mil) Between Text "ON" (3489mil,1019mil) on Top Overlay And Track (3494mil,1029mil)(3634mil,1029mil) on Top Overlay Silk Text to Silk Clearance [9.654mil]
   Violation between Silk To Silk Clearance Constraint: (9.798mil < 10mil) Between Text "ON" (3489mil,1019mil) on Top Overlay And Track (3494mil,989mil)(3494mil,1029mil) on Top Overlay Silk Text to Silk Clearance [9.798mil]
   Violation between Silk To Silk Clearance Constraint: (9.412mil < 10mil) Between Text "PB15" (2348mil,2758mil) on Top Overlay And Track (2338mil,2736mil)(2338mil,2872mil) on Top Overlay Silk Text to Silk Clearance [9.412mil]
   Violation between Silk To Silk Clearance Constraint: (9.514mil < 10mil) Between Text "PB15" (2348mil,2758mil) on Top Overlay And Track (2438mil,2736mil)(2438mil,2874.465mil) on Top Overlay Silk Text to Silk Clearance [9.514mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PC10" (1394mil,2129mil) on Top Overlay And Track (1386mil,1895.669mil)(1386mil,2195.669mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PC10" (1394mil,2129mil) on Top Overlay And Track (1386mil,2004.003mil)(1386mil,2195.669mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (9.659mil < 10mil) Between Text "PC10" (1394mil,2129mil) on Top Overlay And Track (1484mil,1892mil)(1484mil,2192mil) on Top Overlay Silk Text to Silk Clearance [9.659mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "PC11" (1495mil,2129mil) on Top Overlay And Track (1484mil,1892mil)(1484mil,2192mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.243mil < 10mil) Between Text "PC11" (1495mil,2129mil) on Top Overlay And Track (1585.022mil,1895.669mil)(1585.022mil,2195mil) on Top Overlay Silk Text to Silk Clearance [7.243mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PC12" (1394mil,2028mil) on Top Overlay And Track (1386mil,1895.669mil)(1386mil,2195.669mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PC12" (1394mil,2028mil) on Top Overlay And Track (1386mil,2004.003mil)(1386mil,2195.669mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (9.696mil < 10mil) Between Text "PC12" (1394mil,2028mil) on Top Overlay And Track (1484mil,1892mil)(1484mil,2192mil) on Top Overlay Silk Text to Silk Clearance [9.696mil]
   Violation between Silk To Silk Clearance Constraint: (8.412mil < 10mil) Between Text "PD10" (2147mil,2828mil) on Top Overlay And Track (2138mil,2736mil)(2138mil,2873mil) on Top Overlay Silk Text to Silk Clearance [8.412mil]
   Violation between Silk To Silk Clearance Constraint: (9.749mil < 10mil) Between Text "PD10" (2147mil,2828mil) on Top Overlay And Track (2238mil,2736mil)(2238mil,2872mil) on Top Overlay Silk Text to Silk Clearance [9.749mil]
   Violation between Silk To Silk Clearance Constraint: (8.296mil < 10mil) Between Text "PD11" (2150.233mil,2758mil) on Top Overlay And Track (2138mil,2736mil)(2138mil,2873mil) on Top Overlay Silk Text to Silk Clearance [8.296mil]
   Violation between Silk To Silk Clearance Constraint: (4.987mil < 10mil) Between Text "PD11" (2150.233mil,2758mil) on Top Overlay And Track (2238mil,2736mil)(2238mil,2872mil) on Top Overlay Silk Text to Silk Clearance [4.987mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PD12" (2046mil,2828mil) on Top Overlay And Track (2038mil,2736mil)(2038mil,2873mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (4.598mil < 10mil) Between Text "PD12" (2046mil,2828mil) on Top Overlay And Track (2138mil,2736mil)(2138mil,2873mil) on Top Overlay Silk Text to Silk Clearance [4.598mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PD13" (2046mil,2758mil) on Top Overlay And Track (2038mil,2736mil)(2038mil,2873mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "PD13" (2046mil,2758mil) on Top Overlay And Track (2138mil,2736mil)(2138mil,2873mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
   Violation between Silk To Silk Clearance Constraint: (9.412mil < 10mil) Between Text "PD14" (1948mil,2828mil) on Top Overlay And Track (1938mil,2735mil)(1938mil,2875mil) on Top Overlay Silk Text to Silk Clearance [9.412mil]
   Violation between Silk To Silk Clearance Constraint: (8.968mil < 10mil) Between Text "PD14" (1948mil,2828mil) on Top Overlay And Track (2038mil,2736mil)(2038mil,2873mil) on Top Overlay Silk Text to Silk Clearance [8.968mil]
   Violation between Silk To Silk Clearance Constraint: (7.905mil < 10mil) Between Text "PD15" (1946.494mil,2758mil) on Top Overlay And Track (1938mil,2735mil)(1938mil,2875mil) on Top Overlay Silk Text to Silk Clearance [7.905mil]
   Violation between Silk To Silk Clearance Constraint: (8.909mil < 10mil) Between Text "PD15" (1946.494mil,2758mil) on Top Overlay And Track (2038mil,2736mil)(2038mil,2873mil) on Top Overlay Silk Text to Silk Clearance [8.909mil]
   Violation between Silk To Silk Clearance Constraint: (7.409mil < 10mil) Between Text "PIXCLK" (1874mil,296.782mil) on Top Overlay And Track (1865mil,200mil)(1865mil,351mil) on Top Overlay Silk Text to Silk Clearance [7.409mil]
   Violation between Silk To Silk Clearance Constraint: (2.307mil < 10mil) Between Text "PIXCLK" (1874mil,296.782mil) on Top Overlay And Track (1966mil,201mil)(1966mil,351mil) on Top Overlay Silk Text to Silk Clearance [2.307mil]
   Violation between Silk To Silk Clearance Constraint: (9.663mil < 10mil) Between Text "PWDN" (1981mil,296.476mil) on Top Overlay And Track (2066mil,200mil)(2066mil,355mil) on Top Overlay Silk Text to Silk Clearance [9.663mil]
   Violation between Silk To Silk Clearance Constraint: (7.412mil < 10mil) Between Text "PWM" (1057mil,875mil) on Top Overlay And Track (1049mil,852mil)(1049mil,926mil) on Top Overlay Silk Text to Silk Clearance [7.412mil]
   Violation between Silk To Silk Clearance Constraint: (7.437mil < 10mil) Between Text "PWM" (1057mil,875mil) on Top Overlay And Track (1149mil,852mil)(1149mil,926mil) on Top Overlay Silk Text to Silk Clearance [7.437mil]
   Violation between Silk To Silk Clearance Constraint: (7.409mil < 10mil) Between Text "RESET" (1475mil,222.782mil) on Top Overlay And Track (1466mil,201mil)(1466mil,351mil) on Top Overlay Silk Text to Silk Clearance [7.409mil]
   Violation between Silk To Silk Clearance Constraint: (5.299mil < 10mil) Between Text "RESET" (1475mil,222.782mil) on Top Overlay And Track (1564mil,203mil)(1564mil,353mil) on Top Overlay Silk Text to Silk Clearance [5.299mil]
   Violation between Silk To Silk Clearance Constraint: (9.107mil < 10mil) Between Text "REST" (2570mil,2113mil) on Top Overlay And Track (2565mil,1677mil)(2565mil,2377mil) on Top Overlay Silk Text to Silk Clearance [9.107mil]
   Violation between Silk To Silk Clearance Constraint: (8.981mil < 10mil) Between Text "REST" (2570mil,2113mil) on Top Overlay And Track (2665mil,1677mil)(2665mil,2377mil) on Top Overlay Silk Text to Silk Clearance [8.981mil]
   Violation between Silk To Silk Clearance Constraint: (9.68mil < 10mil) Between Text "SCL" (1278mil,297mil) on Top Overlay And Track (1266mil,201mil)(1266mil,351mil) on Top Overlay Silk Text to Silk Clearance [9.68mil]
   Violation between Silk To Silk Clearance Constraint: (5.272mil < 10mil) Between Text "SCL" (1278mil,297mil) on Top Overlay And Track (1366mil,201mil)(1366mil,351mil) on Top Overlay Silk Text to Silk Clearance [5.272mil]
   Violation between Silk To Silk Clearance Constraint: (7.68mil < 10mil) Between Text "SDA" (1376mil,297mil) on Top Overlay And Track (1366mil,201mil)(1366mil,351mil) on Top Overlay Silk Text to Silk Clearance [7.68mil]
   Violation between Silk To Silk Clearance Constraint: (1.066mil < 10mil) Between Text "SDA" (1376mil,297mil) on Top Overlay And Track (1466mil,201mil)(1466mil,351mil) on Top Overlay Silk Text to Silk Clearance [1.066mil]
   Violation between Silk To Silk Clearance Constraint: (2mil < 10mil) Between Text "TPS76850" (3480mil,2410mil) on Top Overlay And Track (3473mil,2259mil)(3473mil,2459mil) on Top Overlay Silk Text to Silk Clearance [2mil]
   Violation between Silk To Silk Clearance Constraint: (9.959mil < 10mil) Between Text "TPS76850" (3480mil,2410mil) on Top Overlay And Track (3683mil,2389mil)(3683mil,2459mil) on Top Overlay Silk Text to Silk Clearance [9.959mil]
   Violation between Silk To Silk Clearance Constraint: (7.588mil < 10mil) Between Text "VSYNC" (1375mil,222.782mil) on Top Overlay And Track (1366mil,201mil)(1366mil,351mil) on Top Overlay Silk Text to Silk Clearance [7.588mil]
   Violation between Silk To Silk Clearance Constraint: (9.569mil < 10mil) Between Text "VSYNC" (1375mil,222.782mil) on Top Overlay And Track (1466mil,201mil)(1466mil,351mil) on Top Overlay Silk Text to Silk Clearance [9.569mil]
Rule Violations :100

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01