###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Sun May 26 04:01:27 2024
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              401                    0
PCI_CLK/func_worst_mode          1              401                    0
PCI_CLK/test_best_mode           1              401                    0
PCI_CLK/test_worst_mode          1              401                    0
SDRAM_CLK/func_best_mode         1             2853                   34
SDRAM_CLK/func_worst_mode        1             2853                   34
SDRAM_CLK/test_best_mode         1             2853                   34
SDRAM_CLK/test_worst_mode        1             2853                   34
SYS_2x_CLK/func_best_mode        1              214                    0
SYS_2x_CLK/func_worst_mode       1               20                    1
SYS_2x_CLK/test_best_mode        1              214                    0
SYS_2x_CLK/test_worst_mode       1               20                    1
ate_clk/test_best_mode           1             3448                   34
ate_clk/test_worst_mode          1             3254                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.624     0.660     0.654        0.005       ignored                  -         0.036              -
                            PCI_CLK/func_worst_mode           -        0.624     0.660     0.654        0.005       ignored                  -         0.036              -
                            PCI_CLK/test_best_mode            -        0.624     0.660     0.654        0.005       ignored                  -         0.036              -
                            PCI_CLK/test_worst_mode           -        0.624     0.660     0.654        0.005       ignored                  -         0.036              -
                            SDRAM_CLK/func_best_mode          -        1.188     1.241     1.207        0.011       ignored                  -         0.052              -
                            SDRAM_CLK/func_worst_mode         -        1.188     1.241     1.207        0.011       ignored                  -         0.052              -
                            SDRAM_CLK/test_best_mode          -        1.188     1.241     1.207        0.011       ignored                  -         0.052              -
                            SDRAM_CLK/test_worst_mode         -        1.188     1.241     1.207        0.011       ignored                  -         0.052              -
                            SYS_2x_CLK/func_best_mode         -        0.799     0.883     0.861        0.020       ignored                  -         0.084              -
                            SYS_2x_CLK/func_worst_mode        -        0.799     0.861     0.811        0.021       ignored                  -         0.062              -
                            SYS_2x_CLK/test_best_mode         -        0.799     0.883     0.861        0.020       ignored                  -         0.084              -
                            SYS_2x_CLK/test_worst_mode        -        0.799     0.861     0.811        0.021       ignored                  -         0.062              -
                            ate_clk/test_best_mode            -        1.038     1.105     1.063        0.017       ignored                  -         0.066              -
                            ate_clk/test_worst_mode           -        1.038     1.105     1.062        0.017       ignored                  -         0.066              -
worst_corner:setup.late     PCI_CLK/func_best_mode        *0.500       0.637     0.690     0.683        0.007       explicit             0.060         0.052    100% {0.637, 0.690}
                            PCI_CLK/func_worst_mode       *0.500       0.637     0.690     0.683        0.007       explicit             0.060         0.052    100% {0.637, 0.690}
                            PCI_CLK/test_best_mode        *0.500       0.637     0.690     0.683        0.007       explicit             0.060         0.052    100% {0.637, 0.690}
                            PCI_CLK/test_worst_mode       *0.500       0.637     0.690     0.683        0.007       explicit             0.060         0.052    100% {0.637, 0.690}
                            SDRAM_CLK/func_best_mode      *0.500       1.243     1.306     1.280        0.018       explicit            *0.060         0.063    98.7% {1.245, 1.305}
                            SDRAM_CLK/func_worst_mode     *0.500       1.243     1.306     1.280        0.018       explicit            *0.060         0.063    98.7% {1.245, 1.305}
                            SDRAM_CLK/test_best_mode      *0.500       1.243     1.306     1.280        0.018       explicit            *0.060         0.063    98.7% {1.245, 1.305}
                            SDRAM_CLK/test_worst_mode     *0.500       1.243     1.306     1.280        0.018       explicit            *0.060         0.063    98.7% {1.245, 1.305}
                            SYS_2x_CLK/func_best_mode     *0.500       0.812     0.906     0.884        0.023       explicit            *0.060         0.094    92.5% {0.857, 0.906}
                            SYS_2x_CLK/func_worst_mode    *0.500       0.812     0.877     0.825        0.022       explicit            *0.060         0.065    90% {0.812, 0.872}
                            SYS_2x_CLK/test_best_mode     *0.500       0.812     0.906     0.884        0.023       explicit            *0.060         0.094    92.5% {0.857, 0.906}
                            SYS_2x_CLK/test_worst_mode    *0.500       0.812     0.877     0.825        0.022       explicit            *0.060         0.065    90% {0.812, 0.872}
                            ate_clk/test_best_mode        *0.500       1.066     1.155     1.129        0.019       explicit            *0.060         0.089    97.4% {1.094, 1.154}
                            ate_clk/test_worst_mode       *0.500       1.066     1.155     1.131        0.018       explicit            *0.060         0.089    98.6% {1.094, 1.154}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.115     0.147     0.137        0.005       ignored                  -         0.032              -
                            PCI_CLK/func_worst_mode           -        0.115     0.147     0.137        0.005       ignored                  -         0.032              -
                            PCI_CLK/test_best_mode            -        0.115     0.147     0.137        0.005       ignored                  -         0.032              -
                            PCI_CLK/test_worst_mode           -        0.115     0.147     0.137        0.005       ignored                  -         0.032              -
                            SDRAM_CLK/func_best_mode          -        0.221     0.246     0.236        0.004       ignored                  -         0.025              -
                            SDRAM_CLK/func_worst_mode         -        0.221     0.246     0.236        0.004       ignored                  -         0.025              -
                            SDRAM_CLK/test_best_mode          -        0.221     0.246     0.236        0.004       ignored                  -         0.025              -
                            SDRAM_CLK/test_worst_mode         -        0.221     0.246     0.236        0.004       ignored                  -         0.025              -
                            SYS_2x_CLK/func_best_mode         -        0.120     0.256     0.236        0.032       ignored                  -         0.135              -
                            SYS_2x_CLK/func_worst_mode        -        0.120     0.168     0.137        0.016       ignored                  -         0.048              -
                            SYS_2x_CLK/test_best_mode         -        0.120     0.256     0.236        0.032       ignored                  -         0.135              -
                            SYS_2x_CLK/test_worst_mode        -        0.120     0.168     0.137        0.016       ignored                  -         0.048              -
                            ate_clk/test_best_mode            -        0.195     0.288     0.217        0.016       ignored                  -         0.093              -
                            ate_clk/test_worst_mode           -        0.195     0.232     0.214        0.005       ignored                  -         0.037              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.118     0.152     0.142        0.005       ignored                  -         0.035              -
                            PCI_CLK/func_worst_mode           -        0.118     0.152     0.142        0.005       ignored                  -         0.035              -
                            PCI_CLK/test_best_mode            -        0.118     0.152     0.142        0.005       ignored                  -         0.035              -
                            PCI_CLK/test_worst_mode           -        0.118     0.152     0.142        0.005       ignored                  -         0.035              -
                            SDRAM_CLK/func_best_mode          -        0.224     0.256     0.245        0.005       ignored                  -         0.032              -
                            SDRAM_CLK/func_worst_mode         -        0.224     0.256     0.245        0.005       ignored                  -         0.032              -
                            SDRAM_CLK/test_best_mode          -        0.224     0.256     0.245        0.005       ignored                  -         0.032              -
                            SDRAM_CLK/test_worst_mode         -        0.224     0.256     0.245        0.005       ignored                  -         0.032              -
                            SYS_2x_CLK/func_best_mode         -        0.123     0.259     0.240        0.032       ignored                  -         0.136              -
                            SYS_2x_CLK/func_worst_mode        -        0.123     0.172     0.139        0.016       ignored                  -         0.049              -
                            SYS_2x_CLK/test_best_mode         -        0.123     0.259     0.240        0.032       ignored                  -         0.136              -
                            SYS_2x_CLK/test_worst_mode        -        0.123     0.172     0.139        0.016       ignored                  -         0.049              -
                            ate_clk/test_best_mode            -        0.198     0.292     0.226        0.015       ignored                  -         0.094              -
                            ate_clk/test_worst_mode           -        0.198     0.239     0.222        0.005       ignored                  -         0.041              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.624       -       0.660       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
                            PCI_CLK/func_worst_mode       0.624       -       0.660       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
                            PCI_CLK/test_best_mode        0.624       -       0.660       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
                            PCI_CLK/test_worst_mode       0.624       -       0.660       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
                            SDRAM_CLK/func_best_mode      1.188       -       1.241       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
                            SDRAM_CLK/func_worst_mode     1.188       -       1.241       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
                            SDRAM_CLK/test_best_mode      1.188       -       1.241       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
                            SDRAM_CLK/test_worst_mode     1.188       -       1.241       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
                            SYS_2x_CLK/func_best_mode     0.799       -       0.883       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.799       -       0.861       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.799       -       0.883       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.799       -       0.861       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        1.038       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
                            ate_clk/test_worst_mode       1.038       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__6_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.637       -       0.690       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK
                            PCI_CLK/func_worst_mode       0.637       -       0.690       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK
                            PCI_CLK/test_best_mode        0.637       -       0.690       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK
                            PCI_CLK/test_worst_mode       0.637       -       0.690       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK
                            SDRAM_CLK/func_best_mode      1.243       -       1.306       -
-    min I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     1.243       -       1.306       -
-    min I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      1.243       -       1.306       -
-    min I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     1.243       -       1.306       -
-    min I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.812       -       0.906       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.812       -       0.877       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.812       -       0.906       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.812       -       0.877       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        1.066       -       1.155       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            ate_clk/test_worst_mode       1.066       -       1.155       -
-    min I_CLOCKING/sys_2x_rst_ff_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.115       -       0.147       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.115       -       0.147       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.115       -       0.147       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.115       -       0.147       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      0.221       -       0.246       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     0.221       -       0.246       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      0.221       -       0.246       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     0.221       -       0.246       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.120       -       0.256       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            SYS_2x_CLK/func_worst_mode    0.120       -       0.168       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_2x_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.120       -       0.256       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            SYS_2x_CLK/test_worst_mode    0.120       -       0.168       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_2x_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.195       -       0.288       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            ate_clk/test_worst_mode       0.195       -       0.232       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.118       -       0.152       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/func_worst_mode       0.118       -       0.152       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/test_best_mode        0.118       -       0.152       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/test_worst_mode       0.118       -       0.152       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            SDRAM_CLK/func_best_mode      0.224       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     0.224       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      0.224       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     0.224       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.123       -       0.259       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            SYS_2x_CLK/func_worst_mode    0.123       -       0.172       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_2x_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.123       -       0.259       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            SYS_2x_CLK/test_worst_mode    0.123       -       0.172       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_2x_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.198       -       0.292       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK
                            ate_clk/test_worst_mode       0.198       -       0.239       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
----------------------------------------------------------------------------------------------

