m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe1
Edt_dlatch
Z0 w1496222061
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2
Z4 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd
Z5 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd
l0
L4
Vf<fS2bFRGIzSh9TIXWLH>3
!s100 o<nP62;BE95CD05BPXXIT2
Z6 OV;C;10.5b;63
32
Z7 !s110 1496224992
!i10b 1
Z8 !s108 1496224991.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd|
Z10 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehaviorallatch
R1
R2
DEx4 work 9 dt_dlatch 0 22 f<fS2bFRGIzSh9TIXWLH>3
l16
L15
Vm`0Jo^4JVO:=oLEM6B]Yo0
!s100 F;2EAoloBLT1cAEcn`UoG1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Efourbitlatch
Z13 w1496224978
R1
R2
R3
Z14 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd
Z15 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd
l0
L8
VAQA8]BI`LcGKiX1DSo1B]0
!s100 F3<5W1c0ANa`Mh4NQ;bKz0
R6
32
Z16 !s110 1496224982
!i10b 1
Z17 !s108 1496224982.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd|
Z19 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd|
!i113 1
R11
R12
Abehavioral
R1
R2
Z20 DEx4 work 12 fourbitlatch 0 22 AQA8]BI`LcGKiX1DSo1B]0
l23
L15
V8=T?Uz[lRFci1XkZ?DTNZ0
!s100 WPnmGAC9NScNR:a05^H533
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Etb_fourbitlatch
Z21 w1496229813
R1
R2
R3
Z22 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd
Z23 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd
l0
L4
V7koUCIeB^5>UDACmE8fFG2
!s100 NcIg5zZzJNz3LlTHaei9A1
R6
32
Z24 !s110 1496229819
!i10b 1
Z25 !s108 1496229818.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd|
Z27 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd|
!i113 1
R11
R12
Atestbench
R20
R1
R2
DEx4 work 15 tb_fourbitlatch 0 22 7koUCIeB^5>UDACmE8fFG2
l24
L7
V9<E23YXCdiX=?P93_ce4:0
!s100 LhA2@AKkTCHj9S<]iVA9T3
R6
32
R24
!i10b 1
R25
R26
R27
!i113 1
R11
R12
