{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 18:28:16 2022 " "Info: Processing started: Wed Nov 02 18:28:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } } { "c:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst21 inst20 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"inst21\" and destination register \"inst20\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.439 ns + Longest register register " "Info: + Longest register to register delay is 1.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst21 1 REG LCFF_X1_Y24_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.491 ns) 0.868 ns inst32~0 2 COMB LCCOMB_X1_Y24_N2 1 " "Info: 2: + IC(0.377 ns) + CELL(0.491 ns) = 0.868 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 1; COMB Node = 'inst32~0'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { inst21 inst32~0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { 80 431 495 128 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 1.343 ns inst20~3 3 COMB LCCOMB_X1_Y24_N22 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 1.343 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst20~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { inst32~0 inst20~3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.439 ns inst20 4 REG LCFF_X1_Y24_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.439 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst20~3 inst20 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 53.16 % ) " "Info: Total cell delay = 0.765 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.674 ns ( 46.84 % ) " "Info: Total interconnect delay = 0.674 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst21 inst32~0 inst20~3 inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.439 ns" { inst21 {} inst32~0 {} inst20~3 {} inst20 {} } { 0.000ns 0.377ns 0.297ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns inst20 3 REG LCFF_X1_Y24_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl inst20 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst20 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.858 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns inst21 3 REG LCFF_X1_Y24_N19 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl inst21 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst21 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst20 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst21 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst21 inst32~0 inst20~3 inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.439 ns" { inst21 {} inst32~0 {} inst20~3 {} inst20 {} } { 0.000ns 0.377ns 0.297ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst20 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst21 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { inst20 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst20 up clk 4.845 ns register " "Info: tsu for register \"inst20\" (data pin = \"up\", clock pin = \"clk\") is 4.845 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.741 ns + Longest pin register " "Info: + Longest pin to register delay is 7.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns up 1 PIN PIN_C7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_C7; Fanout = 3; PIN Node = 'up'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -136 -184 -16 -120 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.805 ns) + CELL(0.512 ns) 7.170 ns inst32~0 2 COMB LCCOMB_X1_Y24_N2 1 " "Info: 2: + IC(5.805 ns) + CELL(0.512 ns) = 7.170 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 1; COMB Node = 'inst32~0'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { up inst32~0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { 80 431 495 128 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 7.645 ns inst20~3 3 COMB LCCOMB_X1_Y24_N22 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 7.645 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst20~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { inst32~0 inst20~3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.741 ns inst20 4 REG LCFF_X1_Y24_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.741 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst20~3 inst20 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 21.17 % ) " "Info: Total cell delay = 1.639 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.102 ns ( 78.83 % ) " "Info: Total interconnect delay = 6.102 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { up inst32~0 inst20~3 inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { up {} up~combout {} inst32~0 {} inst20~3 {} inst20 {} } { 0.000ns 0.000ns 5.805ns 0.297ns 0.000ns } { 0.000ns 0.853ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns inst20 3 REG LCFF_X1_Y24_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl inst20 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -56 -39 25 24 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst20 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { up inst32~0 inst20~3 inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { up {} up~combout {} inst32~0 {} inst20~3 {} inst20 {} } { 0.000ns 0.000ns 5.805ns 0.297ns 0.000ns } { 0.000ns 0.853ns 0.512ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst20 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst20 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q3 inst21 7.770 ns register " "Info: tco from clock \"clk\" to destination pin \"q3\" through register \"inst21\" is 7.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.858 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns inst21 3 REG LCFF_X1_Y24_N19 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl inst21 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst21 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.635 ns + Longest register pin " "Info: + Longest register to pin delay is 4.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst21 1 REG LCFF_X1_Y24_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(3.006 ns) 4.635 ns q3 2 PIN PIN_A7 0 " "Info: 2: + IC(1.629 ns) + CELL(3.006 ns) = 4.635 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { inst21 q3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { 80 -104 72 96 "q3" "" } { -56 201 257 -40 "q3" "" } { 72 -152 -104 88 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 64.85 % ) " "Info: Total cell delay = 3.006 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.629 ns ( 35.15 % ) " "Info: Total interconnect delay = 1.629 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { inst21 q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { inst21 {} q3 {} } { 0.000ns 1.629ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst21 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { inst21 q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { inst21 {} q3 {} } { 0.000ns 1.629ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst8 enable clk -3.273 ns register " "Info: th for register \"inst8\" (data pin = \"enable\", clock pin = \"clk\") is -3.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -88 -184 -16 -72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns inst8 3 REG LCFF_X1_Y24_N13 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N13; Fanout = 5; REG Node = 'inst8'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl inst8 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.417 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns enable 1 PIN PIN_A4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -120 -184 -16 -104 "enable" "" } { -128 401 432 -112 "enable" "" } { -16 401 432 0 "enable" "" } { 96 401 432 112 "enable" "" } { -128 -16 24 -112 "enable" "" } { -168 88 129 -152 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.270 ns) + CELL(0.178 ns) 6.321 ns inst8~3 2 COMB LCCOMB_X1_Y24_N12 1 " "Info: 2: + IC(5.270 ns) + CELL(0.178 ns) = 6.321 ns; Loc. = LCCOMB_X1_Y24_N12; Fanout = 1; COMB Node = 'inst8~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { enable inst8~3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.417 ns inst8 3 REG LCFF_X1_Y24_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.417 ns; Loc. = LCFF_X1_Y24_N13; Fanout = 5; REG Node = 'inst8'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst8~3 inst8 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/counter/counter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 17.87 % ) " "Info: Total cell delay = 1.147 ns ( 17.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.270 ns ( 82.13 % ) " "Info: Total interconnect delay = 5.270 ns ( 82.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { enable inst8~3 inst8 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { enable {} enable~combout {} inst8~3 {} inst8 {} } { 0.000ns 0.000ns 5.270ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { enable inst8~3 inst8 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { enable {} enable~combout {} inst8~3 {} inst8 {} } { 0.000ns 0.000ns 5.270ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 18:28:16 2022 " "Info: Processing ended: Wed Nov 02 18:28:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
