<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1444">Intel 8255</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Intel 8255</h1>
<hr/>

<p>  The <strong>Intel 8255</strong> (or <strong>i8255</strong>) Programmable <a class="uri" href="Peripheral" title="wikilink">Peripheral</a> <a href="Interface_(computer_science)" title="wikilink">Interface</a> (<strong>PPI</strong>) chip is a peripheral chip originally developed for the <a href="Intel_8085" title="wikilink">Intel 8085</a> microprocessor,<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> and as such is a member of a large array of such chips, known as the <strong><a href="Intel_8085#MCS-85_family" title="wikilink">MCS-85 Family</a></strong>. This chip was later also used with the <a href="Intel_8086" title="wikilink">Intel 8086</a> and its descendants. It was later made (cloned) by many other manufacturers. It is made in <a href="Dual_in-line_package" title="wikilink">DIP</a> 40 and <a href="Plastic_leaded_chip_carrier" title="wikilink">PLCC</a> 44 pins encapsulated versions.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a></p>
<h2 id="similar-chips">Similar chips</h2>

<p>The 8255 is used to give the CPU access to programmable parallel <a href="Input/output" title="wikilink">I/O</a>,<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> and is similar to other such chips like the <a href="MOS_Technology_6522" title="wikilink">MOS Technology 6522</a> (Versatile Interface Adapter) and the <a href="MOS_Technology_CIA" title="wikilink">MOS Technology CIA</a> (Complex Interface Adapter) all developed for the <a href="MOS_Technology_6502" title="wikilink">6502</a> family. Other such chips are the 2655 Programmable Peripheral Interface from the <a href="Signetics_2650" title="wikilink">Signetics 2650</a> family of microprocessors, the <a href="Peripheral_Interface_Adapter" title="wikilink">Motorola 6820 PIA</a> (Peripheral Interface Adapter) from the <a href="Motorola_6800" title="wikilink">Motorola 6800</a> family, the <a href="Western_Design_Center" title="wikilink">Western Design Center</a> <a href="WDC_65C21" title="wikilink">WDC 65C21</a>, an enhanced 6520, and many others.</p>

<p>However, most often the functionality 8255 offered is now not implemented with the 8255 chip itself any more, but is embedded in a larger <a href="Very-large-scale_integration" title="wikilink">VLSI</a> chip as a subfunction. The 8255 chip itself is still made, and is sometimes used together with a <a href="micro_controller" title="wikilink">micro controller</a> to expand its I/O capabilities.</p>
<h2 id="uses-in-computers">Uses in computers</h2>

<p>The 8255 is widely used in many microcomputer/microcontroller systems and <a href="home_computer" title="wikilink">home computers</a> such as the <a class="uri" href="SV-328" title="wikilink">SV-328</a> and all <a class="uri" href="MSX" title="wikilink">MSX</a> models. The 8255 is used in the original <a class="uri" href="IBM-PC" title="wikilink">IBM-PC</a>,<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a> PC/XT, PC/jr and clones, along with numerous <a href="homebuilt_computer" title="wikilink">homebuilt computer</a> computers such as the <a class="uri" href="N8VEM" title="wikilink">N8VEM</a>. The 8255 is also directly compatible with the <a href="Zilog_Z80" title="wikilink">Z-80</a> as well as many Intel Processors.</p>
<h2 id="functional-block-of-8255">Functional block of 8255</h2>

<p>The 8255 has 24 input/output pins in all.<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> These are divided into three 8-bit ports.<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a> Port A and port B can be used as 8-bit input/output ports. Port C can be used as an 8-bit input/output port or as two 4-bit input/output ports or to produce handshake signals for ports A and B.</p>

<p>The three ports are further grouped as follows:</p>
<div>
<ol>
<li>Group A consisting of port A and upper part of port C.</li>
<li>Group B consisting of port B and lower part of port C.</li>
</ol>
</div>

<p>Eight data lines (D0 - D7) are available (with an 8-bit data buffer) to read/write data into the ports or control register under the status of the <strong>

<math display="inline" id="Intel_8255:0">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

RD</strong> (pin 5) and <strong>

<math display="inline" id="Intel_8255:1">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

WR</strong> (pin 36), which are active low signals for read and write operations respectively. The address lines A<sub>1</sub> and A<sub>0</sub> allow to successively access any one of the ports or the control register as listed below:</p>
<center>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>A<sub>1</sub></p></th>
<th style="text-align: left;">
<p>A<sub>0</sub></p></th>
<th style="text-align: left;">
<p>Port selected</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>port A</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>port B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>port C</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>control register</p></td>
</tr>
</tbody>
</table>
</center>

<p>The control signal chip select <strong>

<math display="inline" id="Intel_8255:2">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

CS</strong> (pin 6) is used to enable the 8255 chip. It is an active low signal, i.e., when 

<math display="inline" id="Intel_8255:3">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

CS = '0', the 8255 is enabled. The <strong>RESET</strong> input (pin 35) is connected to the RESET line of system like 8085, 8086, etc., so that when the system is reset, all the ports are initialized as input lines. This is done to prevent 8255 and/or any peripheral connected to it, from being destroyed due to mismatch of ports. As an example, consider an input device connected to 8255 at port A. If from the previous operation, port A is initialized as an output port and if 8255 is not reset before using the current configuration, then there is a possibility of damage of either the input device connected or 8255 or both since both 8255 and the device connected will be sending out data.</p>

<p>The control register or the control logic or the command word register is an 8-bit register used to select the modes of operation and input/output designation of the ports.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a></p>
<h2 id="operational-modes-of-8255">Operational modes of 8255</h2>

<p>There are two basic operational modes of 8255:</p>
<ul>
<li>Bit set/reset Mode (BSR Mode).</li>
<li>Input/Output Mode (I/O Mode).</li>
</ul>

<p>The two modes are selected on the basis of the value present at the D<sub>7</sub> bit of the Control Word Register. When D<sub>7</sub> = 1, 8255 operates in I/O mode and when D<sub>7</sub> = 0, it operates in the BSR mode.</p>
<h2 id="bit-setreset-bsr-mode">Bit set/reset (BSR) mode</h2>

<p>The Bit Set/Reset (BSR) mode is applicable to port C only. Each line of port C (PC<sub>0</sub> - PC<sub>7</sub>) can be set/reset by suitably loading the control word register. BSR mode and I/O mode are independent and selection of BSR mode does not affect the operation of other ports in I/O mode.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> </p>
<ul>
<li>D<sub>7</sub> bit is always 0 for BSR mode.</li>
<li>Bits D<sub>6</sub>, D<sub>5</sub> and D<sub>4</sub> are don't care bits.</li>
<li>Bits D<sub>3</sub>, D<sub>2</sub> and D<sub>1</sub> are used to select the pin of Port C.</li>
<li>Bit D<sub>0</sub> is used to set/reset the selected pin of Port C.</li>
</ul>

<p>Selection of port C pin is determined as follows:</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>B3</p></th>
<th style="text-align: left;">
<p>B2</p></th>
<th style="text-align: left;">
<p>B1</p></th>
<th style="text-align: left;">
<p>Bit/pin of port C selected</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>PC<sub>0</sub></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>PC<sub>1</sub></p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>PC<sub>2</sub></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>PC<sub>3</sub></p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>PC<sub>4</sub></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>PC<sub>5</sub></p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>PC<sub>6</sub></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>PC<sub>7</sub></p></td>
</tr>
</tbody>
</table>

<p>As an example, if it is needed that PC<sub>5</sub> be set, then in the control word,</p>
<ol>
<li>Since it is BSR mode, <strong>D<sub>7</sub> = '0</strong>'.</li>
<li>Since D<sub>4</sub>, D<sub>5</sub>, D<sub>6</sub> are not used, assume them to be <strong>'0</strong>'.</li>
<li>PC<sub>5</sub> has to be selected, hence, <strong>D<sub>3</sub> = '1', D<sub>2</sub> = '0', D<sub>1</sub> = '1</strong>'.</li>
<li>PC<sub>5</sub> has to be set, hence, <strong>D0 = '1</strong>'.</li>
</ol>

<p>Thus, as per the above values, 0B (Hex) will be loaded into the Control Word Register (CWR).</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>D7</p></th>
<th style="text-align: left;">
<p>D6</p></th>
<th style="text-align: left;">
<p>D5</p></th>
<th style="text-align: left;">
<p>D4</p></th>
<th style="text-align: left;">
<p>D3</p></th>
<th style="text-align: left;">
<p>D2</p></th>
<th style="text-align: left;">
<p>D1</p></th>
<th style="text-align: left;">
<p>D0</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table>
<h2 id="inputoutput-mode">Input/Output mode</h2>

<p>This mode is selected when D<sub>7</sub> bit of the Control Word Register is 1. There are three I/O modes:<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a></p>
<ol>
<li>Mode 0 - Simple I/O</li>
<li>Mode 1 - Strobed I/O</li>
<li>Mode 2 - Strobed Bi-directional I/O</li>
</ol>
<h3 id="control-word-format">Control Word Format</h3>
<figure><b>(Figure)</b>
<figcaption>550 px|I/O Control Word Format</figcaption>
</figure>
<ul>
<li><strong>D<sub>0</sub>, D<sub>1</sub>, D<sub>3</sub>, D<sub>4</sub></strong> are assigned for lower port C, port B, upper port C and port A respectively. When these bits are <strong>1</strong>, the corresponding port acts as an input port. For e.g., if D<sub>0</sub> = D<sub>4</sub> = 1, then lower port C and port A act as input ports. If these bits are <strong>0</strong>, then the corresponding port acts as an output port. For e.g., if D<sub>1</sub> = D<sub>3</sub> = 0, then port B and upper port C act as output ports.</li>
<li><strong>D<sub>2</sub></strong> is used for mode selection of Group B (port B and lower port C). When D<sub>2</sub> = 0, mode 0 is selected and when D<sub>2</sub> = 1, mode 1 is selected.</li>
<li><strong>D<sub>5</sub> &amp; D<sub>6</sub></strong> are used for mode selection of Group A ( port A and upper port C). The selection is done as follows:</li>
</ul>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>D<sub>6</sub></p></th>
<th style="text-align: left;">
<p>D<sub>5</sub></p></th>
<th style="text-align: left;">
<p>Mode</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>X</p></td>
<td style="text-align: left;">
<p>2</p></td>
</tr>
</tbody>
</table>
<ul>
<li>As it is I/O mode, <strong>D<sub>7</sub></strong> = 1.</li>
</ul>

<p>For example, if port B and upper port C have to be initialized as input ports and lower port C and port A as output ports (all in mode 0):</p>
<ol>
<li>Since it is an I/O mode, D<sub>7</sub> = 1.</li>
<li>Mode selection bits, D2, D5, D6 are all 0 for mode 0 operation.</li>
<li>Port B and upper port C should operate as Input ports, hence, D<sub>1</sub> = D<sub>3</sub> = 1.</li>
<li>Port A and lower port C should operate as Output ports, hence, D<sub>4</sub> = D<sub>0</sub> = 0.</li>
</ol>

<p>Hence, for the desired operation, the control word register will have to be loaded with 8A (hex).</p>
<h3 id="mode-0---simple-io">Mode 0 - simple I/O</h3>

<p>In this mode, the ports can be used for simple I/O operations without handshaking signals. Port A, port B provide simple I/O operation. The two halves of port C can be either used together as an additional 8-bit port, or they can be used as individual 4-bit ports. Since the two halves of port C are independent, they may be used such that one-half is initialized as an input port while the other half is initialized as an output port.</p>

<p>The input/output features in mode 0 are as follows:</p>
<ol>
<li>Output ports are latched.</li>
<li>Input ports are buffered, not latched.</li>
<li>Ports do not have handshake or interrupt capability.</li>
<li>With 4 ports, 16 different combinations of I/O are possible.</li>
</ol>
<h4 id="mode-0-input-mode">Mode 0 – input mode</h4>
<ul>
<li>In the input mode, the 8255 gets data from the external peripheral ports and the CPU reads the received data via its data bus.</li>
<li>The CPU first selects the 8255 chip by making 

<math display="inline" id="Intel_8255:4">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

CS low. Then it selects the desired port using A<sub>0</sub> and A<sub>1</sub> lines.</li>
<li>The CPU then issues an 

<math display="inline" id="Intel_8255:5">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

RD signal to read the data from the external peripheral device via the system data bus.</li>
</ul>
<h4 id="mode-0---output-mode">Mode 0 - output mode</h4>
<ul>
<li>In the output mode, the CPU sends data to 8255 via system data bus and then the external peripheral ports receive this data via 8255 port.</li>
<li>CPU first selects the 8255 chip by making 

<math display="inline" id="Intel_8255:6">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

CS low. It then selects the desired port using A<sub>0</sub> and A<sub>1</sub> lines.</li>
<li>CPU then issues a 

<math display="inline" id="Intel_8255:7">
 <semantics>
  <mi mathvariant="normal">¬</mi>
  <annotation-xml encoding="MathML-Content">
   <not></not>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {\neg}
  </annotation>
 </semantics>
</math>

WR signal to write data to the selected port via the system data bus. This data is then received by the external peripheral device connected to the selected port.</li>
</ul>
<h3 id="mode-1">Mode 1</h3>

<p>When we wish to use port A or port B for handshake (strobed) input or output operation, we initialise that port in mode 1 (port A and port B can be initilalised to operate in different modes, i.e., for e.g., port A can operate in mode 0 and port B in mode 1). Some of the pins of port C function as handshake lines.</p>

<p>For port B in this mode (irrespective of whether is acting as an input port or output port), PC0, PC1 and PC2 pins function as handshake lines.</p>

<p>If port A is initialised as mode 1 input port, then, PC3, PC4 and PC5 function as handshake signals. Pins PC6 and PC7 are available for use as input/output lines.</p>

<p>The mode 1 which supports handshaking has following features:</p>
<div>
<ol>
<li>Two ports i.e. port A and B can be used as 8-bit i/o ports.</li>
<li>Each port uses three lines of port c as handshake signal and remaining two signals can be used as i/o ports.</li>
<li>Interrupt logic is supported.</li>
<li>Input and Output data are latched.</li>
</ol>
</div>

<p><strong>Input Handshaking signals</strong></p>
<dl>
<dd>1. IBF (Input Buffer Full) - It is an output indicating that the input latch contains information.
</dd>
<dd>2. STB (Strobed Input) - The strobe input loads data into the port latch, which holds the information until it is input to the microprocessor via the IN instruction.
</dd>
<dd>3. INTR (Interrupt request) - It is an output that requests an interrupt. The INTR pin becomes a logic 1 when the STB input returns to a logic 1, and is cleared when the data are input from the port by the microprocessor.
</dd>
<dd>4. INTE (Interrupt enable) - It is neither an input nor an output; it is an internal bit programmed via the port PC4(port A) or PC2(port B) bit position.
</dd>
</dl>

<p><strong>Output Handshaking signals</strong></p>
<dl>
<dd>1. OBF (Output Buffer Full) - It is an output that goes low whenever data are output(OUT) to the port A or port B latch. This signal is set to a logic 1 whenever the ACK pulse returns from the external device.
</dd>
<dd>2. ACK (Acknowledge)-It causes the OBF pin to return to a logic 1 level. The ACK signal is a response from an external device, indicating that it has received the data from the 82C55 port.
</dd>
<dd>3. INTR (Interrupt request) - It is a signal that often interrupts the microprocessor when the external device receives the data via the signal. this pin is qualified by the internal INTE(interrupt enable) bit.
</dd>
<dd>4. INTE (Interrupt enable) - It is neither an input nor an output; it is an internal bit programmed to enable or disable the INTR pin. The INTE A bit is programmed using the PC6 bit and INTE B is programmed using the PC2 bit.
</dd>
</dl>
<h3 id="mode-2">Mode 2</h3>

<p>Only group A can be initialized in this mode. Port A can be used for <em>bidirectional handshake</em> data transfer. This means that data can be input or output on the same eight lines (PA0 - PA7). Pins PC4 - PC7 are used as handshake lines for port A. The remaining pins of port C (PC0 - PC3) can be used as input/output lines if group B is initialized in mode 0 or as handshaking for port B if group B is initialized in mode 1. In this mode, the 8255 may be used to extend the system bus to a slave <a class="uri" href="microprocessor" title="wikilink">microprocessor</a> or to transfer data bytes to and from a <a href="floppy_disk" title="wikilink">floppy disk</a> controller. Acknowledgement and handshaking signals are provided to maintain proper data flow and synchronisation between the data transmitter and receiver.</p>
<h2 id="references">References</h2>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://web.archive.org/web/20090118132135/http://drew.hickmans.net/8255.htm">Complete Description about the Intel 8255 IC</a></li>
<li><a href="http://www.ic-on-line.cn/IOL/viewpdf/8255A_38897.htm">8255 Datasheet (PDF)</a></li>
<li><a class="uri" href="http://www.sharpmz.org/mz-700/8255ovview.htm">http://www.sharpmz.org/mz-700/8255ovview.htm</a></li>
</ul>

<p>"</p>

<p><a href="Category:Intel_chipsets" title="wikilink">Category:Intel chipsets</a> <a href="Category:IBM_PC_compatibles" title="wikilink">Category:IBM PC compatibles</a> <a href="Category:I/O_Chips" title="wikilink">Category:I/O Chips</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2"><a href="#fnref2">↩</a></li>
<li id="fn3"><a href="#fnref3">↩</a></li>
<li id="fn4"><a href="#fnref4">↩</a></li>
<li id="fn5"><a href="#fnref5">↩</a></li>
<li id="fn6"><a href="#fnref6">↩</a></li>
<li id="fn7"><a href="#fnref7">↩</a></li>
<li id="fn8"><a href="#fnref8">↩</a></li>
<li id="fn9"><a href="#fnref9">↩</a></li>
</ol>
</section>
</body>
</html>
