Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OtterMemoryTB_behav xil_defaultlib.OtterMemoryTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:228]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:229]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:131]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:142]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:153]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:164]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:211]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 131, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 142, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 153, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 164, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 211, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 228, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 229, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv" Line 9. Module OtterMemory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv" Line 20. Module InstrL1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv" Line 26. Module DataL1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv" Line 2. Module CacheLineAdapter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv" Line 18. Module SinglePortDelayMemory(BURST_LEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv" Line 31. Module CacheController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv" Line 9. Module OtterMemory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv" Line 20. Module InstrL1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv" Line 26. Module DataL1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv" Line 2. Module CacheLineAdapter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv" Line 18. Module SinglePortDelayMemory(BURST_LEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv" Line 31. Module CacheController doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstrL1_default
Compiling module xil_defaultlib.DataL1_default
Compiling module xil_defaultlib.CacheLineAdapter_default
Compiling module xil_defaultlib.SinglePortDelayMemory(BURST_LEN=...
Compiling module xil_defaultlib.CacheController
Compiling module xil_defaultlib.OtterMemory_default
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.OtterMemoryTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OtterMemoryTB_behav
