// Seed: 2138920076
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin
    id_1 = id_2 - 1'b0;
  end
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1
    , id_16,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply1 id_12
    , id_17,
    input wand id_13,
    output tri1 id_14
);
  wire id_18;
  assign id_17 = 1 - id_0;
  module_0(
      id_16, id_17, id_18, id_18
  );
endmodule
