<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SendtoHost.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/IOBuffer.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testTop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testTop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testTop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testTop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testTop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="testTop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testTop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="testTop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="testTop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="testTop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testTop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="testTop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testTop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testTop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="testTop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="testTop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="testTop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testTop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="testTop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testTop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testTop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testTop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testTop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testTop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testTop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="testTop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testTop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testTop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="testTop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="testTop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testTop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testTop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="testTop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="testTop_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testTop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testTop_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testtop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testtop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testtop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1642249837" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1642249837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642249837" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="516528804138577352" xil_pn:start_ts="1642249837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642326860" xil_pn:in_ck="379676982337647257" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3828713729474901693" xil_pn:start_ts="1642326859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IOBuffer.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IOBuffer.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642249966" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4061213053685092704" xil_pn:start_ts="1642249966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642249966" xil_pn:in_ck="-5917403656567185368" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1642249966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642249966" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="977800449419388109" xil_pn:start_ts="1642249966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684306173" xil_pn:in_ck="2198813487136099938" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1170621549520545056" xil_pn:start_ts="1684306128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testTop.lso"/>
      <outfile xil_pn:name="testTop.ngc"/>
      <outfile xil_pn:name="testTop.ngr"/>
      <outfile xil_pn:name="testTop.prj"/>
      <outfile xil_pn:name="testTop.stx"/>
      <outfile xil_pn:name="testTop.syr"/>
      <outfile xil_pn:name="testTop.xst"/>
      <outfile xil_pn:name="testTop_vhdl.prj"/>
      <outfile xil_pn:name="testTop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1642327011" xil_pn:in_ck="8913224972310766827" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5130522669203480395" xil_pn:start_ts="1642327011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684306306" xil_pn:in_ck="-1585039036926723253" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3710161983311771984" xil_pn:start_ts="1684306298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="testTop.bld"/>
      <outfile xil_pn:name="testTop.ngd"/>
      <outfile xil_pn:name="testTop_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1684306319" xil_pn:in_ck="1756147197712308613" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5110806885674398186" xil_pn:start_ts="1684306306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="testTop.pcf"/>
      <outfile xil_pn:name="testTop_map.map"/>
      <outfile xil_pn:name="testTop_map.mrp"/>
      <outfile xil_pn:name="testTop_map.ncd"/>
      <outfile xil_pn:name="testTop_map.ngm"/>
      <outfile xil_pn:name="testTop_map.xrpt"/>
      <outfile xil_pn:name="testTop_summary.xml"/>
      <outfile xil_pn:name="testTop_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1684306355" xil_pn:in_ck="-4011805616550927586" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1684306319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="testTop.ncd"/>
      <outfile xil_pn:name="testTop.pad"/>
      <outfile xil_pn:name="testTop.par"/>
      <outfile xil_pn:name="testTop.ptwx"/>
      <outfile xil_pn:name="testTop.unroutes"/>
      <outfile xil_pn:name="testTop.xpi"/>
      <outfile xil_pn:name="testTop_pad.csv"/>
      <outfile xil_pn:name="testTop_pad.txt"/>
      <outfile xil_pn:name="testTop_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1684306568" xil_pn:in_ck="182517515907693814" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1684306552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testTop.ut"/>
      <outfile xil_pn:name="testtop.bgn"/>
      <outfile xil_pn:name="testtop.bit"/>
      <outfile xil_pn:name="testtop.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1642416649" xil_pn:in_ck="182517557234655968" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1642416648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1684306355" xil_pn:in_ck="1756147197712308481" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1684306349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="testTop.twr"/>
      <outfile xil_pn:name="testTop.twx"/>
    </transform>
  </transforms>

</generated_project>
