Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Feb 28 11:27:17 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BMEM_GCD_SPI_Wrapper_control_sets_placed.rpt
| Design       : BMEM_GCD_SPI_Wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           15 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | SPI_FSM1/mosi_i_1_n_0 |                                          |                1 |              1 |
| ~clk_IBUF_BUFG |                       |                                          |                1 |              1 |
|  clk_IBUF_BUFG |                       | gcd_core1/fsm1/done                      |                2 |              4 |
|  clk_IBUF_BUFG | gcd_core1/fsm1/E[0]   | debounce1/FSM_sequential_state_reg[0][0] |                2 |              5 |
|  clk_IBUF_BUFG |                       | debounce1/FSM_sequential_state_reg[0][0] |                2 |              6 |
|  clk_IBUF_BUFG |                       | gcd_core1/fsm1/x_reg[0]                  |                3 |              8 |
|  clk_IBUF_BUFG |                       | gcd_core1/fsm1/y_reg[0]                  |                4 |              8 |
|  clk_IBUF_BUFG | debounce1/E[0]        |                                          |                4 |              8 |
|  clk_IBUF_BUFG |                       |                                          |                3 |             10 |
| ~clk_IBUF_BUFG |                       | gcd_core1/fsm1/done                      |                4 |             12 |
+----------------+-----------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
+--------+-----------------------+


