$date
	Sun Oct 23 06:16:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#778231
b1100 !
1"
#778234
b1100 &
b1100 %
1$
#778235
0"
#778238
b110 &
b110 %
#778242
b11 &
b11 %
#778246
b1010 &
b1010 %
#778250
b101 &
b101 %
#778254
b10000 &
b10000 %
#778258
b1000 &
b1000 %
#778262
b100 &
b100 %
#778266
b10 &
b10 %
#778270
b1 &
1#
b1 %
#778274
b0 &
b0 %
0#
0$
#1750623
b11010 !
1"
#1750626
b11010 &
b11010 %
1$
#1750627
0"
#1750630
b1101 &
b1101 %
#1750634
b101000 &
b101000 %
#1750638
b10100 &
b10100 %
#1750642
b1010 &
b1010 %
#1750646
b101 &
b101 %
#1750650
b10000 &
b10000 %
#1750654
b1000 &
b1000 %
#1750658
b100 &
b100 %
#1750662
b10 &
b10 %
#1750666
b1 &
b1 %
1#
#1750670
b0 &
0#
b0 %
0$
#2823271
b1011 !
1"
#2823274
b1011 &
b1011 %
1$
#2823275
0"
#2823278
b100010 &
b100010 %
#2823282
b10001 &
b10001 %
#2823286
b110100 &
b110100 %
#2823290
b11010 &
b11010 %
#2823294
b1101 &
b1101 %
#2823298
b101000 &
b101000 %
#2823302
b10100 &
b10100 %
#2823306
b1010 &
b1010 %
#2823310
b101 &
b101 %
#2823314
b10000 &
b10000 %
#2823318
b1000 &
b1000 %
#2823322
b100 &
b100 %
#2823326
b10 &
b10 %
#2823330
b1 &
b1 %
1#
#2823334
b0 &
0#
b0 %
0$
#4500012
