// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load_reload,
        col_sum_8_load_reload,
        col_sum_16_load_reload,
        col_sum_24_load_reload,
        col_sum_32_load_reload,
        col_sum_40_load_reload,
        col_sum_48_load_reload,
        col_sum_56_load_reload,
        col_sum_1_load_reload,
        col_sum_9_load_reload,
        col_sum_17_load_reload,
        col_sum_25_load_reload,
        col_sum_33_load_reload,
        col_sum_41_load_reload,
        col_sum_49_load_reload,
        col_sum_57_load_reload,
        col_sum_2_load_reload,
        col_sum_10_load_reload,
        col_sum_18_load_reload,
        col_sum_26_load_reload,
        col_sum_34_load_reload,
        col_sum_42_load_reload,
        col_sum_50_load_reload,
        col_sum_58_load_reload,
        col_sum_3_load_reload,
        col_sum_11_load_reload,
        col_sum_19_load_reload,
        col_sum_27_load_reload,
        col_sum_35_load_reload,
        col_sum_43_load_reload,
        col_sum_51_load_reload,
        col_sum_59_load_reload,
        col_sum_4_load_reload,
        col_sum_12_load_reload,
        col_sum_20_load_reload,
        col_sum_28_load_reload,
        col_sum_36_load_reload,
        col_sum_44_load_reload,
        col_sum_52_load_reload,
        col_sum_60_load_reload,
        col_sum_5_load_reload,
        col_sum_13_load_reload,
        col_sum_21_load_reload,
        col_sum_29_load_reload,
        col_sum_37_load_reload,
        col_sum_45_load_reload,
        col_sum_53_load_reload,
        col_sum_61_load_reload,
        col_sum_6_load_reload,
        col_sum_14_load_reload,
        col_sum_22_load_reload,
        col_sum_30_load_reload,
        col_sum_38_load_reload,
        col_sum_46_load_reload,
        col_sum_54_load_reload,
        col_sum_62_load_reload,
        col_sum_7_load_reload,
        col_sum_15_load_reload,
        col_sum_23_load_reload,
        col_sum_31_load_reload,
        col_sum_39_load_reload,
        col_sum_47_load_reload,
        col_sum_55_load_reload,
        col_sum_63_load_reload,
        scale_63_out,
        scale_63_out_ap_vld,
        scale_62_out,
        scale_62_out_ap_vld,
        scale_61_out,
        scale_61_out_ap_vld,
        scale_60_out,
        scale_60_out_ap_vld,
        scale_59_out,
        scale_59_out_ap_vld,
        scale_58_out,
        scale_58_out_ap_vld,
        scale_57_out,
        scale_57_out_ap_vld,
        scale_56_out,
        scale_56_out_ap_vld,
        scale_55_out,
        scale_55_out_ap_vld,
        scale_54_out,
        scale_54_out_ap_vld,
        scale_53_out,
        scale_53_out_ap_vld,
        scale_52_out,
        scale_52_out_ap_vld,
        scale_51_out,
        scale_51_out_ap_vld,
        scale_50_out,
        scale_50_out_ap_vld,
        scale_49_out,
        scale_49_out_ap_vld,
        scale_48_out,
        scale_48_out_ap_vld,
        scale_47_out,
        scale_47_out_ap_vld,
        scale_46_out,
        scale_46_out_ap_vld,
        scale_45_out,
        scale_45_out_ap_vld,
        scale_44_out,
        scale_44_out_ap_vld,
        scale_43_out,
        scale_43_out_ap_vld,
        scale_42_out,
        scale_42_out_ap_vld,
        scale_41_out,
        scale_41_out_ap_vld,
        scale_40_out,
        scale_40_out_ap_vld,
        scale_39_out,
        scale_39_out_ap_vld,
        scale_38_out,
        scale_38_out_ap_vld,
        scale_37_out,
        scale_37_out_ap_vld,
        scale_36_out,
        scale_36_out_ap_vld,
        scale_35_out,
        scale_35_out_ap_vld,
        scale_34_out,
        scale_34_out_ap_vld,
        scale_33_out,
        scale_33_out_ap_vld,
        scale_32_out,
        scale_32_out_ap_vld,
        scale_31_out,
        scale_31_out_ap_vld,
        scale_30_out,
        scale_30_out_ap_vld,
        scale_29_out,
        scale_29_out_ap_vld,
        scale_28_out,
        scale_28_out_ap_vld,
        scale_27_out,
        scale_27_out_ap_vld,
        scale_26_out,
        scale_26_out_ap_vld,
        scale_25_out,
        scale_25_out_ap_vld,
        scale_24_out,
        scale_24_out_ap_vld,
        scale_23_out,
        scale_23_out_ap_vld,
        scale_22_out,
        scale_22_out_ap_vld,
        scale_21_out,
        scale_21_out_ap_vld,
        scale_20_out,
        scale_20_out_ap_vld,
        scale_19_out,
        scale_19_out_ap_vld,
        scale_18_out,
        scale_18_out_ap_vld,
        scale_17_out,
        scale_17_out_ap_vld,
        scale_16_out,
        scale_16_out_ap_vld,
        scale_15_out,
        scale_15_out_ap_vld,
        scale_14_out,
        scale_14_out_ap_vld,
        scale_13_out,
        scale_13_out_ap_vld,
        scale_12_out,
        scale_12_out_ap_vld,
        scale_11_out,
        scale_11_out_ap_vld,
        scale_10_out,
        scale_10_out_ap_vld,
        scale_9_out,
        scale_9_out_ap_vld,
        scale_8_out,
        scale_8_out_ap_vld,
        scale_7_out,
        scale_7_out_ap_vld,
        scale_6_out,
        scale_6_out_ap_vld,
        scale_5_out,
        scale_5_out_ap_vld,
        scale_4_out,
        scale_4_out_ap_vld,
        scale_3_out,
        scale_3_out_ap_vld,
        scale_2_out,
        scale_2_out_ap_vld,
        scale_1_out,
        scale_1_out_ap_vld,
        scale_out,
        scale_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load_reload;
input  [23:0] col_sum_8_load_reload;
input  [23:0] col_sum_16_load_reload;
input  [23:0] col_sum_24_load_reload;
input  [23:0] col_sum_32_load_reload;
input  [23:0] col_sum_40_load_reload;
input  [23:0] col_sum_48_load_reload;
input  [23:0] col_sum_56_load_reload;
input  [23:0] col_sum_1_load_reload;
input  [23:0] col_sum_9_load_reload;
input  [23:0] col_sum_17_load_reload;
input  [23:0] col_sum_25_load_reload;
input  [23:0] col_sum_33_load_reload;
input  [23:0] col_sum_41_load_reload;
input  [23:0] col_sum_49_load_reload;
input  [23:0] col_sum_57_load_reload;
input  [23:0] col_sum_2_load_reload;
input  [23:0] col_sum_10_load_reload;
input  [23:0] col_sum_18_load_reload;
input  [23:0] col_sum_26_load_reload;
input  [23:0] col_sum_34_load_reload;
input  [23:0] col_sum_42_load_reload;
input  [23:0] col_sum_50_load_reload;
input  [23:0] col_sum_58_load_reload;
input  [23:0] col_sum_3_load_reload;
input  [23:0] col_sum_11_load_reload;
input  [23:0] col_sum_19_load_reload;
input  [23:0] col_sum_27_load_reload;
input  [23:0] col_sum_35_load_reload;
input  [23:0] col_sum_43_load_reload;
input  [23:0] col_sum_51_load_reload;
input  [23:0] col_sum_59_load_reload;
input  [23:0] col_sum_4_load_reload;
input  [23:0] col_sum_12_load_reload;
input  [23:0] col_sum_20_load_reload;
input  [23:0] col_sum_28_load_reload;
input  [23:0] col_sum_36_load_reload;
input  [23:0] col_sum_44_load_reload;
input  [23:0] col_sum_52_load_reload;
input  [23:0] col_sum_60_load_reload;
input  [23:0] col_sum_5_load_reload;
input  [23:0] col_sum_13_load_reload;
input  [23:0] col_sum_21_load_reload;
input  [23:0] col_sum_29_load_reload;
input  [23:0] col_sum_37_load_reload;
input  [23:0] col_sum_45_load_reload;
input  [23:0] col_sum_53_load_reload;
input  [23:0] col_sum_61_load_reload;
input  [23:0] col_sum_6_load_reload;
input  [23:0] col_sum_14_load_reload;
input  [23:0] col_sum_22_load_reload;
input  [23:0] col_sum_30_load_reload;
input  [23:0] col_sum_38_load_reload;
input  [23:0] col_sum_46_load_reload;
input  [23:0] col_sum_54_load_reload;
input  [23:0] col_sum_62_load_reload;
input  [23:0] col_sum_7_load_reload;
input  [23:0] col_sum_15_load_reload;
input  [23:0] col_sum_23_load_reload;
input  [23:0] col_sum_31_load_reload;
input  [23:0] col_sum_39_load_reload;
input  [23:0] col_sum_47_load_reload;
input  [23:0] col_sum_55_load_reload;
input  [23:0] col_sum_63_load_reload;
output  [23:0] scale_63_out;
output   scale_63_out_ap_vld;
output  [23:0] scale_62_out;
output   scale_62_out_ap_vld;
output  [23:0] scale_61_out;
output   scale_61_out_ap_vld;
output  [23:0] scale_60_out;
output   scale_60_out_ap_vld;
output  [23:0] scale_59_out;
output   scale_59_out_ap_vld;
output  [23:0] scale_58_out;
output   scale_58_out_ap_vld;
output  [23:0] scale_57_out;
output   scale_57_out_ap_vld;
output  [23:0] scale_56_out;
output   scale_56_out_ap_vld;
output  [23:0] scale_55_out;
output   scale_55_out_ap_vld;
output  [23:0] scale_54_out;
output   scale_54_out_ap_vld;
output  [23:0] scale_53_out;
output   scale_53_out_ap_vld;
output  [23:0] scale_52_out;
output   scale_52_out_ap_vld;
output  [23:0] scale_51_out;
output   scale_51_out_ap_vld;
output  [23:0] scale_50_out;
output   scale_50_out_ap_vld;
output  [23:0] scale_49_out;
output   scale_49_out_ap_vld;
output  [23:0] scale_48_out;
output   scale_48_out_ap_vld;
output  [23:0] scale_47_out;
output   scale_47_out_ap_vld;
output  [23:0] scale_46_out;
output   scale_46_out_ap_vld;
output  [23:0] scale_45_out;
output   scale_45_out_ap_vld;
output  [23:0] scale_44_out;
output   scale_44_out_ap_vld;
output  [23:0] scale_43_out;
output   scale_43_out_ap_vld;
output  [23:0] scale_42_out;
output   scale_42_out_ap_vld;
output  [23:0] scale_41_out;
output   scale_41_out_ap_vld;
output  [23:0] scale_40_out;
output   scale_40_out_ap_vld;
output  [23:0] scale_39_out;
output   scale_39_out_ap_vld;
output  [23:0] scale_38_out;
output   scale_38_out_ap_vld;
output  [23:0] scale_37_out;
output   scale_37_out_ap_vld;
output  [23:0] scale_36_out;
output   scale_36_out_ap_vld;
output  [23:0] scale_35_out;
output   scale_35_out_ap_vld;
output  [23:0] scale_34_out;
output   scale_34_out_ap_vld;
output  [23:0] scale_33_out;
output   scale_33_out_ap_vld;
output  [23:0] scale_32_out;
output   scale_32_out_ap_vld;
output  [23:0] scale_31_out;
output   scale_31_out_ap_vld;
output  [23:0] scale_30_out;
output   scale_30_out_ap_vld;
output  [23:0] scale_29_out;
output   scale_29_out_ap_vld;
output  [23:0] scale_28_out;
output   scale_28_out_ap_vld;
output  [23:0] scale_27_out;
output   scale_27_out_ap_vld;
output  [23:0] scale_26_out;
output   scale_26_out_ap_vld;
output  [23:0] scale_25_out;
output   scale_25_out_ap_vld;
output  [23:0] scale_24_out;
output   scale_24_out_ap_vld;
output  [23:0] scale_23_out;
output   scale_23_out_ap_vld;
output  [23:0] scale_22_out;
output   scale_22_out_ap_vld;
output  [23:0] scale_21_out;
output   scale_21_out_ap_vld;
output  [23:0] scale_20_out;
output   scale_20_out_ap_vld;
output  [23:0] scale_19_out;
output   scale_19_out_ap_vld;
output  [23:0] scale_18_out;
output   scale_18_out_ap_vld;
output  [23:0] scale_17_out;
output   scale_17_out_ap_vld;
output  [23:0] scale_16_out;
output   scale_16_out_ap_vld;
output  [23:0] scale_15_out;
output   scale_15_out_ap_vld;
output  [23:0] scale_14_out;
output   scale_14_out_ap_vld;
output  [23:0] scale_13_out;
output   scale_13_out_ap_vld;
output  [23:0] scale_12_out;
output   scale_12_out_ap_vld;
output  [23:0] scale_11_out;
output   scale_11_out_ap_vld;
output  [23:0] scale_10_out;
output   scale_10_out_ap_vld;
output  [23:0] scale_9_out;
output   scale_9_out_ap_vld;
output  [23:0] scale_8_out;
output   scale_8_out_ap_vld;
output  [23:0] scale_7_out;
output   scale_7_out_ap_vld;
output  [23:0] scale_6_out;
output   scale_6_out_ap_vld;
output  [23:0] scale_5_out;
output   scale_5_out_ap_vld;
output  [23:0] scale_4_out;
output   scale_4_out_ap_vld;
output  [23:0] scale_3_out;
output   scale_3_out_ap_vld;
output  [23:0] scale_2_out;
output   scale_2_out_ap_vld;
output  [23:0] scale_1_out;
output   scale_1_out_ap_vld;
output  [23:0] scale_out;
output   scale_out_ap_vld;

reg ap_idle;
reg scale_63_out_ap_vld;
reg scale_62_out_ap_vld;
reg scale_61_out_ap_vld;
reg scale_60_out_ap_vld;
reg scale_59_out_ap_vld;
reg scale_58_out_ap_vld;
reg scale_57_out_ap_vld;
reg scale_56_out_ap_vld;
reg scale_55_out_ap_vld;
reg scale_54_out_ap_vld;
reg scale_53_out_ap_vld;
reg scale_52_out_ap_vld;
reg scale_51_out_ap_vld;
reg scale_50_out_ap_vld;
reg scale_49_out_ap_vld;
reg scale_48_out_ap_vld;
reg scale_47_out_ap_vld;
reg scale_46_out_ap_vld;
reg scale_45_out_ap_vld;
reg scale_44_out_ap_vld;
reg scale_43_out_ap_vld;
reg scale_42_out_ap_vld;
reg scale_41_out_ap_vld;
reg scale_40_out_ap_vld;
reg scale_39_out_ap_vld;
reg scale_38_out_ap_vld;
reg scale_37_out_ap_vld;
reg scale_36_out_ap_vld;
reg scale_35_out_ap_vld;
reg scale_34_out_ap_vld;
reg scale_33_out_ap_vld;
reg scale_32_out_ap_vld;
reg scale_31_out_ap_vld;
reg scale_30_out_ap_vld;
reg scale_29_out_ap_vld;
reg scale_28_out_ap_vld;
reg scale_27_out_ap_vld;
reg scale_26_out_ap_vld;
reg scale_25_out_ap_vld;
reg scale_24_out_ap_vld;
reg scale_23_out_ap_vld;
reg scale_22_out_ap_vld;
reg scale_21_out_ap_vld;
reg scale_20_out_ap_vld;
reg scale_19_out_ap_vld;
reg scale_18_out_ap_vld;
reg scale_17_out_ap_vld;
reg scale_16_out_ap_vld;
reg scale_15_out_ap_vld;
reg scale_14_out_ap_vld;
reg scale_13_out_ap_vld;
reg scale_12_out_ap_vld;
reg scale_11_out_ap_vld;
reg scale_10_out_ap_vld;
reg scale_9_out_ap_vld;
reg scale_8_out_ap_vld;
reg scale_7_out_ap_vld;
reg scale_6_out_ap_vld;
reg scale_5_out_ap_vld;
reg scale_4_out_ap_vld;
reg scale_3_out_ap_vld;
reg scale_2_out_ap_vld;
reg scale_1_out_ap_vld;
reg scale_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1482_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] trunc_ln78_fu_1490_p1;
reg   [5:0] trunc_ln78_reg_4157;
wire    ap_block_pp0_stage0_11001;
wire   [80:0] mul_ln82_fu_1434_p2;
reg   [80:0] mul_ln82_reg_4161;
reg   [0:0] tmp_18_reg_4167;
reg   [17:0] tmp_105_cast1_reg_4173;
wire   [80:0] mul_ln82_1_fu_1439_p2;
reg   [80:0] mul_ln82_1_reg_4178;
reg   [0:0] tmp_23_reg_4184;
reg   [17:0] tmp_107_cast2_reg_4190;
wire   [80:0] mul_ln82_2_fu_1444_p2;
reg   [80:0] mul_ln82_2_reg_4195;
reg   [0:0] tmp_28_reg_4201;
reg   [17:0] tmp_109_cast3_reg_4207;
wire   [80:0] mul_ln82_3_fu_1449_p2;
reg   [80:0] mul_ln82_3_reg_4212;
reg   [0:0] tmp_34_reg_4218;
reg   [17:0] tmp_111_cast4_reg_4224;
wire   [80:0] mul_ln82_4_fu_1454_p2;
reg   [80:0] mul_ln82_4_reg_4229;
reg   [0:0] tmp_38_reg_4235;
reg   [17:0] tmp_113_cast5_reg_4241;
wire   [80:0] mul_ln82_5_fu_1459_p2;
reg   [80:0] mul_ln82_5_reg_4246;
reg   [0:0] tmp_42_reg_4252;
reg   [17:0] tmp_115_cast6_reg_4258;
wire   [80:0] mul_ln82_6_fu_1464_p2;
reg   [80:0] mul_ln82_6_reg_4263;
reg   [0:0] tmp_46_reg_4269;
reg   [17:0] tmp_117_cast7_reg_4275;
wire   [80:0] mul_ln82_7_fu_1469_p2;
reg   [80:0] mul_ln82_7_reg_4280;
reg   [0:0] tmp_50_reg_4286;
reg   [17:0] tmp_119_cast8_reg_4292;
reg   [6:0] jb_fu_342;
wire   [6:0] add_ln78_fu_2080_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb_1;
wire    ap_block_pp0_stage0;
reg   [23:0] scale_fu_346;
wire   [23:0] scale_64_fu_2220_p3;
reg   [23:0] scale_1_fu_350;
wire   [23:0] scale_65_fu_2357_p3;
reg   [23:0] scale_2_fu_354;
wire   [23:0] scale_66_fu_2494_p3;
reg   [23:0] scale_3_fu_358;
wire   [23:0] scale_67_fu_2631_p3;
reg   [23:0] scale_4_fu_362;
wire   [23:0] scale_68_fu_2768_p3;
reg   [23:0] scale_5_fu_366;
wire   [23:0] scale_69_fu_2905_p3;
reg   [23:0] scale_6_fu_370;
wire   [23:0] scale_70_fu_3042_p3;
reg   [23:0] scale_7_fu_374;
wire   [23:0] scale_71_fu_3179_p3;
reg   [23:0] scale_8_fu_378;
reg   [23:0] scale_9_fu_382;
reg   [23:0] scale_10_fu_386;
reg   [23:0] scale_11_fu_390;
reg   [23:0] scale_12_fu_394;
reg   [23:0] scale_13_fu_398;
reg   [23:0] scale_14_fu_402;
reg   [23:0] scale_15_fu_406;
reg   [23:0] scale_16_fu_410;
reg   [23:0] scale_17_fu_414;
reg   [23:0] scale_18_fu_418;
reg   [23:0] scale_19_fu_422;
reg   [23:0] scale_20_fu_426;
reg   [23:0] scale_21_fu_430;
reg   [23:0] scale_22_fu_434;
reg   [23:0] scale_23_fu_438;
reg   [23:0] scale_24_fu_442;
reg   [23:0] scale_25_fu_446;
reg   [23:0] scale_26_fu_450;
reg   [23:0] scale_27_fu_454;
reg   [23:0] scale_28_fu_458;
reg   [23:0] scale_29_fu_462;
reg   [23:0] scale_30_fu_466;
reg   [23:0] scale_31_fu_470;
reg   [23:0] scale_32_fu_474;
reg   [23:0] scale_33_fu_478;
reg   [23:0] scale_34_fu_482;
reg   [23:0] scale_35_fu_486;
reg   [23:0] scale_36_fu_490;
reg   [23:0] scale_37_fu_494;
reg   [23:0] scale_38_fu_498;
reg   [23:0] scale_39_fu_502;
reg   [23:0] scale_40_fu_506;
reg   [23:0] scale_41_fu_510;
reg   [23:0] scale_42_fu_514;
reg   [23:0] scale_43_fu_518;
reg   [23:0] scale_44_fu_522;
reg   [23:0] scale_45_fu_526;
reg   [23:0] scale_46_fu_530;
reg   [23:0] scale_47_fu_534;
reg   [23:0] scale_48_fu_538;
reg   [23:0] scale_49_fu_542;
reg   [23:0] scale_50_fu_546;
reg   [23:0] scale_51_fu_550;
reg   [23:0] scale_52_fu_554;
reg   [23:0] scale_53_fu_558;
reg   [23:0] scale_54_fu_562;
reg   [23:0] scale_55_fu_566;
reg   [23:0] scale_56_fu_570;
reg   [23:0] scale_57_fu_574;
reg   [23:0] scale_58_fu_578;
reg   [23:0] scale_59_fu_582;
reg   [23:0] scale_60_fu_586;
reg   [23:0] scale_61_fu_590;
reg   [23:0] scale_62_fu_594;
reg   [23:0] scale_63_fu_598;
wire    ap_block_pp0_stage0_01001;
wire   [41:0] mul_ln82_fu_1434_p1;
wire   [41:0] mul_ln82_1_fu_1439_p1;
wire   [41:0] mul_ln82_2_fu_1444_p1;
wire   [41:0] mul_ln82_3_fu_1449_p1;
wire   [41:0] mul_ln82_4_fu_1454_p1;
wire   [41:0] mul_ln82_5_fu_1459_p1;
wire   [41:0] mul_ln82_6_fu_1464_p1;
wire   [41:0] mul_ln82_7_fu_1469_p1;
wire   [23:0] tmp_6_fu_1494_p17;
wire   [23:0] tmp_6_fu_1494_p19;
wire  signed [39:0] shl_ln1_fu_1534_p3;
wire   [23:0] tmp_s_fu_1565_p17;
wire   [23:0] tmp_s_fu_1565_p19;
wire  signed [39:0] shl_ln82_1_fu_1605_p3;
wire   [23:0] tmp_13_fu_1636_p17;
wire   [23:0] tmp_13_fu_1636_p19;
wire  signed [39:0] shl_ln82_2_fu_1676_p3;
wire   [23:0] tmp_17_fu_1707_p17;
wire   [23:0] tmp_17_fu_1707_p19;
wire  signed [39:0] shl_ln82_3_fu_1747_p3;
wire   [23:0] tmp_21_fu_1778_p17;
wire   [23:0] tmp_21_fu_1778_p19;
wire  signed [39:0] shl_ln82_4_fu_1818_p3;
wire   [23:0] tmp_25_fu_1849_p17;
wire   [23:0] tmp_25_fu_1849_p19;
wire  signed [39:0] shl_ln82_5_fu_1889_p3;
wire   [23:0] tmp_29_fu_1920_p17;
wire   [23:0] tmp_29_fu_1920_p19;
wire  signed [39:0] shl_ln82_6_fu_1960_p3;
wire   [23:0] tmp_33_fu_1991_p17;
wire   [23:0] tmp_33_fu_1991_p19;
wire  signed [39:0] shl_ln82_7_fu_2031_p3;
wire   [80:0] sub_ln82_fu_2091_p2;
wire   [16:0] tmp_104_cast_fu_2096_p4;
wire   [16:0] tmp_105_cast_fu_2106_p4;
wire   [16:0] select_ln82_1_fu_2115_p3;
wire   [17:0] zext_ln82_fu_2122_p1;
wire   [17:0] sub_ln82_1_fu_2126_p2;
wire  signed [17:0] select_ln82_3_fu_2132_p3;
wire  signed [39:0] sext_ln82_1_fu_2138_p1;
wire   [0:0] tmp_20_fu_2154_p3;
wire   [0:0] tmp_22_fu_2162_p3;
wire   [0:0] tmp_19_fu_2142_p3;
wire   [0:0] or_ln82_fu_2170_p2;
wire   [0:0] xor_ln82_fu_2176_p2;
wire   [0:0] and_ln82_16_fu_2188_p2;
wire   [0:0] xor_ln82_1_fu_2194_p2;
wire   [0:0] and_ln82_fu_2182_p2;
wire   [0:0] and_ln82_1_fu_2200_p2;
wire   [0:0] or_ln82_1_fu_2214_p2;
wire   [23:0] select_ln82_fu_2206_p3;
wire  signed [23:0] sext_ln82_2_fu_2150_p1;
wire   [80:0] sub_ln82_2_fu_2228_p2;
wire   [16:0] tmp_106_cast_fu_2233_p4;
wire   [16:0] tmp_107_cast_fu_2243_p4;
wire   [16:0] select_ln82_7_fu_2252_p3;
wire   [17:0] zext_ln82_1_fu_2259_p1;
wire   [17:0] sub_ln82_3_fu_2263_p2;
wire  signed [17:0] select_ln82_9_fu_2269_p3;
wire  signed [39:0] sext_ln82_4_fu_2275_p1;
wire   [0:0] tmp_26_fu_2291_p3;
wire   [0:0] tmp_27_fu_2299_p3;
wire   [0:0] tmp_24_fu_2279_p3;
wire   [0:0] or_ln82_2_fu_2307_p2;
wire   [0:0] xor_ln82_2_fu_2313_p2;
wire   [0:0] and_ln82_17_fu_2325_p2;
wire   [0:0] xor_ln82_3_fu_2331_p2;
wire   [0:0] and_ln82_2_fu_2319_p2;
wire   [0:0] and_ln82_3_fu_2337_p2;
wire   [0:0] or_ln82_3_fu_2351_p2;
wire   [23:0] select_ln82_2_fu_2343_p3;
wire  signed [23:0] sext_ln82_5_fu_2287_p1;
wire   [80:0] sub_ln82_4_fu_2365_p2;
wire   [16:0] tmp_108_cast_fu_2370_p4;
wire   [16:0] tmp_109_cast_fu_2380_p4;
wire   [16:0] select_ln82_13_fu_2389_p3;
wire   [17:0] zext_ln82_2_fu_2396_p1;
wire   [17:0] sub_ln82_5_fu_2400_p2;
wire  signed [17:0] select_ln82_15_fu_2406_p3;
wire  signed [39:0] sext_ln82_7_fu_2412_p1;
wire   [0:0] tmp_31_fu_2428_p3;
wire   [0:0] tmp_32_fu_2436_p3;
wire   [0:0] tmp_30_fu_2416_p3;
wire   [0:0] or_ln82_4_fu_2444_p2;
wire   [0:0] xor_ln82_4_fu_2450_p2;
wire   [0:0] and_ln82_18_fu_2462_p2;
wire   [0:0] xor_ln82_5_fu_2468_p2;
wire   [0:0] and_ln82_4_fu_2456_p2;
wire   [0:0] and_ln82_5_fu_2474_p2;
wire   [0:0] or_ln82_5_fu_2488_p2;
wire   [23:0] select_ln82_4_fu_2480_p3;
wire  signed [23:0] sext_ln82_8_fu_2424_p1;
wire   [80:0] sub_ln82_6_fu_2502_p2;
wire   [16:0] tmp_110_cast_fu_2507_p4;
wire   [16:0] tmp_111_cast_fu_2517_p4;
wire   [16:0] select_ln82_17_fu_2526_p3;
wire   [17:0] zext_ln82_3_fu_2533_p1;
wire   [17:0] sub_ln82_7_fu_2537_p2;
wire  signed [17:0] select_ln82_18_fu_2543_p3;
wire  signed [39:0] sext_ln82_10_fu_2549_p1;
wire   [0:0] tmp_36_fu_2565_p3;
wire   [0:0] tmp_37_fu_2573_p3;
wire   [0:0] tmp_35_fu_2553_p3;
wire   [0:0] or_ln82_6_fu_2581_p2;
wire   [0:0] xor_ln82_6_fu_2587_p2;
wire   [0:0] and_ln82_19_fu_2599_p2;
wire   [0:0] xor_ln82_7_fu_2605_p2;
wire   [0:0] and_ln82_6_fu_2593_p2;
wire   [0:0] and_ln82_7_fu_2611_p2;
wire   [0:0] or_ln82_7_fu_2625_p2;
wire   [23:0] select_ln82_6_fu_2617_p3;
wire  signed [23:0] sext_ln82_11_fu_2561_p1;
wire   [80:0] sub_ln82_8_fu_2639_p2;
wire   [16:0] tmp_112_cast_fu_2644_p4;
wire   [16:0] tmp_113_cast_fu_2654_p4;
wire   [16:0] select_ln82_20_fu_2663_p3;
wire   [17:0] zext_ln82_4_fu_2670_p1;
wire   [17:0] sub_ln82_9_fu_2674_p2;
wire  signed [17:0] select_ln82_21_fu_2680_p3;
wire  signed [39:0] sext_ln82_13_fu_2686_p1;
wire   [0:0] tmp_40_fu_2702_p3;
wire   [0:0] tmp_41_fu_2710_p3;
wire   [0:0] tmp_39_fu_2690_p3;
wire   [0:0] or_ln82_8_fu_2718_p2;
wire   [0:0] xor_ln82_8_fu_2724_p2;
wire   [0:0] and_ln82_20_fu_2736_p2;
wire   [0:0] xor_ln82_9_fu_2742_p2;
wire   [0:0] and_ln82_8_fu_2730_p2;
wire   [0:0] and_ln82_9_fu_2748_p2;
wire   [0:0] or_ln82_9_fu_2762_p2;
wire   [23:0] select_ln82_8_fu_2754_p3;
wire  signed [23:0] sext_ln82_14_fu_2698_p1;
wire   [80:0] sub_ln82_10_fu_2776_p2;
wire   [16:0] tmp_114_cast_fu_2781_p4;
wire   [16:0] tmp_115_cast_fu_2791_p4;
wire   [16:0] select_ln82_23_fu_2800_p3;
wire   [17:0] zext_ln82_5_fu_2807_p1;
wire   [17:0] sub_ln82_11_fu_2811_p2;
wire  signed [17:0] select_ln82_24_fu_2817_p3;
wire  signed [39:0] sext_ln82_16_fu_2823_p1;
wire   [0:0] tmp_44_fu_2839_p3;
wire   [0:0] tmp_45_fu_2847_p3;
wire   [0:0] tmp_43_fu_2827_p3;
wire   [0:0] or_ln82_10_fu_2855_p2;
wire   [0:0] xor_ln82_10_fu_2861_p2;
wire   [0:0] and_ln82_21_fu_2873_p2;
wire   [0:0] xor_ln82_11_fu_2879_p2;
wire   [0:0] and_ln82_10_fu_2867_p2;
wire   [0:0] and_ln82_11_fu_2885_p2;
wire   [0:0] or_ln82_11_fu_2899_p2;
wire   [23:0] select_ln82_10_fu_2891_p3;
wire  signed [23:0] sext_ln82_17_fu_2835_p1;
wire   [80:0] sub_ln82_12_fu_2913_p2;
wire   [16:0] tmp_116_cast_fu_2918_p4;
wire   [16:0] tmp_117_cast_fu_2928_p4;
wire   [16:0] select_ln82_26_fu_2937_p3;
wire   [17:0] zext_ln82_6_fu_2944_p1;
wire   [17:0] sub_ln82_13_fu_2948_p2;
wire  signed [17:0] select_ln82_27_fu_2954_p3;
wire  signed [39:0] sext_ln82_19_fu_2960_p1;
wire   [0:0] tmp_48_fu_2976_p3;
wire   [0:0] tmp_49_fu_2984_p3;
wire   [0:0] tmp_47_fu_2964_p3;
wire   [0:0] or_ln82_12_fu_2992_p2;
wire   [0:0] xor_ln82_12_fu_2998_p2;
wire   [0:0] and_ln82_22_fu_3010_p2;
wire   [0:0] xor_ln82_13_fu_3016_p2;
wire   [0:0] and_ln82_12_fu_3004_p2;
wire   [0:0] and_ln82_13_fu_3022_p2;
wire   [0:0] or_ln82_13_fu_3036_p2;
wire   [23:0] select_ln82_12_fu_3028_p3;
wire  signed [23:0] sext_ln82_20_fu_2972_p1;
wire   [80:0] sub_ln82_14_fu_3050_p2;
wire   [16:0] tmp_118_cast_fu_3055_p4;
wire   [16:0] tmp_119_cast_fu_3065_p4;
wire   [16:0] select_ln82_29_fu_3074_p3;
wire   [17:0] zext_ln82_7_fu_3081_p1;
wire   [17:0] sub_ln82_15_fu_3085_p2;
wire  signed [17:0] select_ln82_30_fu_3091_p3;
wire  signed [39:0] sext_ln82_22_fu_3097_p1;
wire   [0:0] tmp_52_fu_3113_p3;
wire   [0:0] tmp_53_fu_3121_p3;
wire   [0:0] tmp_51_fu_3101_p3;
wire   [0:0] or_ln82_14_fu_3129_p2;
wire   [0:0] xor_ln82_14_fu_3135_p2;
wire   [0:0] and_ln82_23_fu_3147_p2;
wire   [0:0] xor_ln82_15_fu_3153_p2;
wire   [0:0] and_ln82_14_fu_3141_p2;
wire   [0:0] and_ln82_15_fu_3159_p2;
wire   [0:0] or_ln82_15_fu_3173_p2;
wire   [23:0] select_ln82_14_fu_3165_p3;
wire  signed [23:0] sext_ln82_23_fu_3109_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_6_fu_1494_p1;
wire   [5:0] tmp_6_fu_1494_p3;
wire   [5:0] tmp_6_fu_1494_p5;
wire   [5:0] tmp_6_fu_1494_p7;
wire  signed [5:0] tmp_6_fu_1494_p9;
wire  signed [5:0] tmp_6_fu_1494_p11;
wire  signed [5:0] tmp_6_fu_1494_p13;
wire  signed [5:0] tmp_6_fu_1494_p15;
wire   [5:0] tmp_s_fu_1565_p1;
wire   [5:0] tmp_s_fu_1565_p3;
wire   [5:0] tmp_s_fu_1565_p5;
wire   [5:0] tmp_s_fu_1565_p7;
wire  signed [5:0] tmp_s_fu_1565_p9;
wire  signed [5:0] tmp_s_fu_1565_p11;
wire  signed [5:0] tmp_s_fu_1565_p13;
wire  signed [5:0] tmp_s_fu_1565_p15;
wire   [5:0] tmp_13_fu_1636_p1;
wire   [5:0] tmp_13_fu_1636_p3;
wire   [5:0] tmp_13_fu_1636_p5;
wire   [5:0] tmp_13_fu_1636_p7;
wire  signed [5:0] tmp_13_fu_1636_p9;
wire  signed [5:0] tmp_13_fu_1636_p11;
wire  signed [5:0] tmp_13_fu_1636_p13;
wire  signed [5:0] tmp_13_fu_1636_p15;
wire   [5:0] tmp_17_fu_1707_p1;
wire   [5:0] tmp_17_fu_1707_p3;
wire   [5:0] tmp_17_fu_1707_p5;
wire   [5:0] tmp_17_fu_1707_p7;
wire  signed [5:0] tmp_17_fu_1707_p9;
wire  signed [5:0] tmp_17_fu_1707_p11;
wire  signed [5:0] tmp_17_fu_1707_p13;
wire  signed [5:0] tmp_17_fu_1707_p15;
wire   [5:0] tmp_21_fu_1778_p1;
wire   [5:0] tmp_21_fu_1778_p3;
wire   [5:0] tmp_21_fu_1778_p5;
wire   [5:0] tmp_21_fu_1778_p7;
wire  signed [5:0] tmp_21_fu_1778_p9;
wire  signed [5:0] tmp_21_fu_1778_p11;
wire  signed [5:0] tmp_21_fu_1778_p13;
wire  signed [5:0] tmp_21_fu_1778_p15;
wire   [5:0] tmp_25_fu_1849_p1;
wire   [5:0] tmp_25_fu_1849_p3;
wire   [5:0] tmp_25_fu_1849_p5;
wire   [5:0] tmp_25_fu_1849_p7;
wire  signed [5:0] tmp_25_fu_1849_p9;
wire  signed [5:0] tmp_25_fu_1849_p11;
wire  signed [5:0] tmp_25_fu_1849_p13;
wire  signed [5:0] tmp_25_fu_1849_p15;
wire   [5:0] tmp_29_fu_1920_p1;
wire   [5:0] tmp_29_fu_1920_p3;
wire   [5:0] tmp_29_fu_1920_p5;
wire   [5:0] tmp_29_fu_1920_p7;
wire  signed [5:0] tmp_29_fu_1920_p9;
wire  signed [5:0] tmp_29_fu_1920_p11;
wire  signed [5:0] tmp_29_fu_1920_p13;
wire  signed [5:0] tmp_29_fu_1920_p15;
wire   [5:0] tmp_33_fu_1991_p1;
wire   [5:0] tmp_33_fu_1991_p3;
wire   [5:0] tmp_33_fu_1991_p5;
wire   [5:0] tmp_33_fu_1991_p7;
wire  signed [5:0] tmp_33_fu_1991_p9;
wire  signed [5:0] tmp_33_fu_1991_p11;
wire  signed [5:0] tmp_33_fu_1991_p13;
wire  signed [5:0] tmp_33_fu_1991_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 jb_fu_342 = 7'd0;
#0 scale_fu_346 = 24'd0;
#0 scale_1_fu_350 = 24'd0;
#0 scale_2_fu_354 = 24'd0;
#0 scale_3_fu_358 = 24'd0;
#0 scale_4_fu_362 = 24'd0;
#0 scale_5_fu_366 = 24'd0;
#0 scale_6_fu_370 = 24'd0;
#0 scale_7_fu_374 = 24'd0;
#0 scale_8_fu_378 = 24'd0;
#0 scale_9_fu_382 = 24'd0;
#0 scale_10_fu_386 = 24'd0;
#0 scale_11_fu_390 = 24'd0;
#0 scale_12_fu_394 = 24'd0;
#0 scale_13_fu_398 = 24'd0;
#0 scale_14_fu_402 = 24'd0;
#0 scale_15_fu_406 = 24'd0;
#0 scale_16_fu_410 = 24'd0;
#0 scale_17_fu_414 = 24'd0;
#0 scale_18_fu_418 = 24'd0;
#0 scale_19_fu_422 = 24'd0;
#0 scale_20_fu_426 = 24'd0;
#0 scale_21_fu_430 = 24'd0;
#0 scale_22_fu_434 = 24'd0;
#0 scale_23_fu_438 = 24'd0;
#0 scale_24_fu_442 = 24'd0;
#0 scale_25_fu_446 = 24'd0;
#0 scale_26_fu_450 = 24'd0;
#0 scale_27_fu_454 = 24'd0;
#0 scale_28_fu_458 = 24'd0;
#0 scale_29_fu_462 = 24'd0;
#0 scale_30_fu_466 = 24'd0;
#0 scale_31_fu_470 = 24'd0;
#0 scale_32_fu_474 = 24'd0;
#0 scale_33_fu_478 = 24'd0;
#0 scale_34_fu_482 = 24'd0;
#0 scale_35_fu_486 = 24'd0;
#0 scale_36_fu_490 = 24'd0;
#0 scale_37_fu_494 = 24'd0;
#0 scale_38_fu_498 = 24'd0;
#0 scale_39_fu_502 = 24'd0;
#0 scale_40_fu_506 = 24'd0;
#0 scale_41_fu_510 = 24'd0;
#0 scale_42_fu_514 = 24'd0;
#0 scale_43_fu_518 = 24'd0;
#0 scale_44_fu_522 = 24'd0;
#0 scale_45_fu_526 = 24'd0;
#0 scale_46_fu_530 = 24'd0;
#0 scale_47_fu_534 = 24'd0;
#0 scale_48_fu_538 = 24'd0;
#0 scale_49_fu_542 = 24'd0;
#0 scale_50_fu_546 = 24'd0;
#0 scale_51_fu_550 = 24'd0;
#0 scale_52_fu_554 = 24'd0;
#0 scale_53_fu_558 = 24'd0;
#0 scale_54_fu_562 = 24'd0;
#0 scale_55_fu_566 = 24'd0;
#0 scale_56_fu_570 = 24'd0;
#0 scale_57_fu_574 = 24'd0;
#0 scale_58_fu_578 = 24'd0;
#0 scale_59_fu_582 = 24'd0;
#0 scale_60_fu_586 = 24'd0;
#0 scale_61_fu_590 = 24'd0;
#0 scale_62_fu_594 = 24'd0;
#0 scale_63_fu_598 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U110(
    .din0(shl_ln1_fu_1534_p3),
    .din1(mul_ln82_fu_1434_p1),
    .dout(mul_ln82_fu_1434_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U111(
    .din0(shl_ln82_1_fu_1605_p3),
    .din1(mul_ln82_1_fu_1439_p1),
    .dout(mul_ln82_1_fu_1439_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U112(
    .din0(shl_ln82_2_fu_1676_p3),
    .din1(mul_ln82_2_fu_1444_p1),
    .dout(mul_ln82_2_fu_1444_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U113(
    .din0(shl_ln82_3_fu_1747_p3),
    .din1(mul_ln82_3_fu_1449_p1),
    .dout(mul_ln82_3_fu_1449_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U114(
    .din0(shl_ln82_4_fu_1818_p3),
    .din1(mul_ln82_4_fu_1454_p1),
    .dout(mul_ln82_4_fu_1454_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U115(
    .din0(shl_ln82_5_fu_1889_p3),
    .din1(mul_ln82_5_fu_1459_p1),
    .dout(mul_ln82_5_fu_1459_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U116(
    .din0(shl_ln82_6_fu_1960_p3),
    .din1(mul_ln82_6_fu_1464_p1),
    .dout(mul_ln82_6_fu_1464_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U117(
    .din0(shl_ln82_7_fu_2031_p3),
    .din1(mul_ln82_7_fu_1469_p1),
    .dout(mul_ln82_7_fu_1469_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U118(
    .din0(col_sum_load_reload),
    .din1(col_sum_8_load_reload),
    .din2(col_sum_16_load_reload),
    .din3(col_sum_24_load_reload),
    .din4(col_sum_32_load_reload),
    .din5(col_sum_40_load_reload),
    .din6(col_sum_48_load_reload),
    .din7(col_sum_56_load_reload),
    .def(tmp_6_fu_1494_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_6_fu_1494_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U119(
    .din0(col_sum_1_load_reload),
    .din1(col_sum_9_load_reload),
    .din2(col_sum_17_load_reload),
    .din3(col_sum_25_load_reload),
    .din4(col_sum_33_load_reload),
    .din5(col_sum_41_load_reload),
    .din6(col_sum_49_load_reload),
    .din7(col_sum_57_load_reload),
    .def(tmp_s_fu_1565_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_s_fu_1565_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U120(
    .din0(col_sum_2_load_reload),
    .din1(col_sum_10_load_reload),
    .din2(col_sum_18_load_reload),
    .din3(col_sum_26_load_reload),
    .din4(col_sum_34_load_reload),
    .din5(col_sum_42_load_reload),
    .din6(col_sum_50_load_reload),
    .din7(col_sum_58_load_reload),
    .def(tmp_13_fu_1636_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_13_fu_1636_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U121(
    .din0(col_sum_3_load_reload),
    .din1(col_sum_11_load_reload),
    .din2(col_sum_19_load_reload),
    .din3(col_sum_27_load_reload),
    .din4(col_sum_35_load_reload),
    .din5(col_sum_43_load_reload),
    .din6(col_sum_51_load_reload),
    .din7(col_sum_59_load_reload),
    .def(tmp_17_fu_1707_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_17_fu_1707_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U122(
    .din0(col_sum_4_load_reload),
    .din1(col_sum_12_load_reload),
    .din2(col_sum_20_load_reload),
    .din3(col_sum_28_load_reload),
    .din4(col_sum_36_load_reload),
    .din5(col_sum_44_load_reload),
    .din6(col_sum_52_load_reload),
    .din7(col_sum_60_load_reload),
    .def(tmp_21_fu_1778_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_21_fu_1778_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U123(
    .din0(col_sum_5_load_reload),
    .din1(col_sum_13_load_reload),
    .din2(col_sum_21_load_reload),
    .din3(col_sum_29_load_reload),
    .din4(col_sum_37_load_reload),
    .din5(col_sum_45_load_reload),
    .din6(col_sum_53_load_reload),
    .din7(col_sum_61_load_reload),
    .def(tmp_25_fu_1849_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_25_fu_1849_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U124(
    .din0(col_sum_6_load_reload),
    .din1(col_sum_14_load_reload),
    .din2(col_sum_22_load_reload),
    .din3(col_sum_30_load_reload),
    .din4(col_sum_38_load_reload),
    .din5(col_sum_46_load_reload),
    .din6(col_sum_54_load_reload),
    .din7(col_sum_62_load_reload),
    .def(tmp_29_fu_1920_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_29_fu_1920_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U125(
    .din0(col_sum_7_load_reload),
    .din1(col_sum_15_load_reload),
    .din2(col_sum_23_load_reload),
    .din3(col_sum_31_load_reload),
    .din4(col_sum_39_load_reload),
    .din5(col_sum_47_load_reload),
    .din6(col_sum_55_load_reload),
    .din7(col_sum_63_load_reload),
    .def(tmp_33_fu_1991_p17),
    .sel(trunc_ln78_fu_1490_p1),
    .dout(tmp_33_fu_1991_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_1482_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            jb_fu_342 <= add_ln78_fu_2080_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jb_fu_342 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln82_1_reg_4178 <= mul_ln82_1_fu_1439_p2;
        mul_ln82_2_reg_4195 <= mul_ln82_2_fu_1444_p2;
        mul_ln82_3_reg_4212 <= mul_ln82_3_fu_1449_p2;
        mul_ln82_4_reg_4229 <= mul_ln82_4_fu_1454_p2;
        mul_ln82_5_reg_4246 <= mul_ln82_5_fu_1459_p2;
        mul_ln82_6_reg_4263 <= mul_ln82_6_fu_1464_p2;
        mul_ln82_7_reg_4280 <= mul_ln82_7_fu_1469_p2;
        mul_ln82_reg_4161 <= mul_ln82_fu_1434_p2;
        tmp_105_cast1_reg_4173 <= {{mul_ln82_fu_1434_p2[80:63]}};
        tmp_107_cast2_reg_4190 <= {{mul_ln82_1_fu_1439_p2[80:63]}};
        tmp_109_cast3_reg_4207 <= {{mul_ln82_2_fu_1444_p2[80:63]}};
        tmp_111_cast4_reg_4224 <= {{mul_ln82_3_fu_1449_p2[80:63]}};
        tmp_113_cast5_reg_4241 <= {{mul_ln82_4_fu_1454_p2[80:63]}};
        tmp_115_cast6_reg_4258 <= {{mul_ln82_5_fu_1459_p2[80:63]}};
        tmp_117_cast7_reg_4275 <= {{mul_ln82_6_fu_1464_p2[80:63]}};
        tmp_119_cast8_reg_4292 <= {{mul_ln82_7_fu_1469_p2[80:63]}};
        tmp_18_reg_4167 <= tmp_6_fu_1494_p19[32'd23];
        tmp_23_reg_4184 <= tmp_s_fu_1565_p19[32'd23];
        tmp_28_reg_4201 <= tmp_13_fu_1636_p19[32'd23];
        tmp_34_reg_4218 <= tmp_17_fu_1707_p19[32'd23];
        tmp_38_reg_4235 <= tmp_21_fu_1778_p19[32'd23];
        tmp_42_reg_4252 <= tmp_25_fu_1849_p19[32'd23];
        tmp_46_reg_4269 <= tmp_29_fu_1920_p19[32'd23];
        tmp_50_reg_4286 <= tmp_33_fu_1991_p19[32'd23];
        trunc_ln78_reg_4157 <= trunc_ln78_fu_1490_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_fu_386 <= scale_66_fu_2494_p3;
        scale_11_fu_390 <= scale_67_fu_2631_p3;
        scale_12_fu_394 <= scale_68_fu_2768_p3;
        scale_13_fu_398 <= scale_69_fu_2905_p3;
        scale_14_fu_402 <= scale_70_fu_3042_p3;
        scale_15_fu_406 <= scale_71_fu_3179_p3;
        scale_8_fu_378 <= scale_64_fu_2220_p3;
        scale_9_fu_382 <= scale_65_fu_2357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_fu_410 <= scale_64_fu_2220_p3;
        scale_17_fu_414 <= scale_65_fu_2357_p3;
        scale_18_fu_418 <= scale_66_fu_2494_p3;
        scale_19_fu_422 <= scale_67_fu_2631_p3;
        scale_20_fu_426 <= scale_68_fu_2768_p3;
        scale_21_fu_430 <= scale_69_fu_2905_p3;
        scale_22_fu_434 <= scale_70_fu_3042_p3;
        scale_23_fu_438 <= scale_71_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_fu_350 <= scale_65_fu_2357_p3;
        scale_2_fu_354 <= scale_66_fu_2494_p3;
        scale_3_fu_358 <= scale_67_fu_2631_p3;
        scale_4_fu_362 <= scale_68_fu_2768_p3;
        scale_5_fu_366 <= scale_69_fu_2905_p3;
        scale_6_fu_370 <= scale_70_fu_3042_p3;
        scale_7_fu_374 <= scale_71_fu_3179_p3;
        scale_fu_346 <= scale_64_fu_2220_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_fu_442 <= scale_64_fu_2220_p3;
        scale_25_fu_446 <= scale_65_fu_2357_p3;
        scale_26_fu_450 <= scale_66_fu_2494_p3;
        scale_27_fu_454 <= scale_67_fu_2631_p3;
        scale_28_fu_458 <= scale_68_fu_2768_p3;
        scale_29_fu_462 <= scale_69_fu_2905_p3;
        scale_30_fu_466 <= scale_70_fu_3042_p3;
        scale_31_fu_470 <= scale_71_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_fu_474 <= scale_64_fu_2220_p3;
        scale_33_fu_478 <= scale_65_fu_2357_p3;
        scale_34_fu_482 <= scale_66_fu_2494_p3;
        scale_35_fu_486 <= scale_67_fu_2631_p3;
        scale_36_fu_490 <= scale_68_fu_2768_p3;
        scale_37_fu_494 <= scale_69_fu_2905_p3;
        scale_38_fu_498 <= scale_70_fu_3042_p3;
        scale_39_fu_502 <= scale_71_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_fu_506 <= scale_64_fu_2220_p3;
        scale_41_fu_510 <= scale_65_fu_2357_p3;
        scale_42_fu_514 <= scale_66_fu_2494_p3;
        scale_43_fu_518 <= scale_67_fu_2631_p3;
        scale_44_fu_522 <= scale_68_fu_2768_p3;
        scale_45_fu_526 <= scale_69_fu_2905_p3;
        scale_46_fu_530 <= scale_70_fu_3042_p3;
        scale_47_fu_534 <= scale_71_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln78_reg_4157 == 6'd48) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_fu_538 <= scale_64_fu_2220_p3;
        scale_49_fu_542 <= scale_65_fu_2357_p3;
        scale_50_fu_546 <= scale_66_fu_2494_p3;
        scale_51_fu_550 <= scale_67_fu_2631_p3;
        scale_52_fu_554 <= scale_68_fu_2768_p3;
        scale_53_fu_558 <= scale_69_fu_2905_p3;
        scale_54_fu_562 <= scale_70_fu_3042_p3;
        scale_55_fu_566 <= scale_71_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln78_reg_4157 == 6'd48) & ~(trunc_ln78_reg_4157 == 6'd40) & ~(trunc_ln78_reg_4157 == 6'd32) & ~(trunc_ln78_reg_4157 == 6'd24) & ~(trunc_ln78_reg_4157 == 6'd16) & ~(trunc_ln78_reg_4157 == 6'd8) & ~(trunc_ln78_reg_4157 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_fu_570 <= scale_64_fu_2220_p3;
        scale_57_fu_574 <= scale_65_fu_2357_p3;
        scale_58_fu_578 <= scale_66_fu_2494_p3;
        scale_59_fu_582 <= scale_67_fu_2631_p3;
        scale_60_fu_586 <= scale_68_fu_2768_p3;
        scale_61_fu_590 <= scale_69_fu_2905_p3;
        scale_62_fu_594 <= scale_70_fu_3042_p3;
        scale_63_fu_598 <= scale_71_fu_3179_p3;
    end
end

always @ (*) begin
    if (((tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jb_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_jb_1 = jb_fu_342;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_out_ap_vld = 1'b1;
    end else begin
        scale_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_11_out_ap_vld = 1'b1;
    end else begin
        scale_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_out_ap_vld = 1'b1;
    end else begin
        scale_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_13_out_ap_vld = 1'b1;
    end else begin
        scale_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_14_out_ap_vld = 1'b1;
    end else begin
        scale_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_15_out_ap_vld = 1'b1;
    end else begin
        scale_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_out_ap_vld = 1'b1;
    end else begin
        scale_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_17_out_ap_vld = 1'b1;
    end else begin
        scale_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_18_out_ap_vld = 1'b1;
    end else begin
        scale_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_19_out_ap_vld = 1'b1;
    end else begin
        scale_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_out_ap_vld = 1'b1;
    end else begin
        scale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_out_ap_vld = 1'b1;
    end else begin
        scale_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_21_out_ap_vld = 1'b1;
    end else begin
        scale_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_22_out_ap_vld = 1'b1;
    end else begin
        scale_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_23_out_ap_vld = 1'b1;
    end else begin
        scale_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_out_ap_vld = 1'b1;
    end else begin
        scale_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_25_out_ap_vld = 1'b1;
    end else begin
        scale_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_26_out_ap_vld = 1'b1;
    end else begin
        scale_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_27_out_ap_vld = 1'b1;
    end else begin
        scale_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_out_ap_vld = 1'b1;
    end else begin
        scale_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_29_out_ap_vld = 1'b1;
    end else begin
        scale_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_out_ap_vld = 1'b1;
    end else begin
        scale_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_30_out_ap_vld = 1'b1;
    end else begin
        scale_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_31_out_ap_vld = 1'b1;
    end else begin
        scale_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_out_ap_vld = 1'b1;
    end else begin
        scale_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_33_out_ap_vld = 1'b1;
    end else begin
        scale_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_34_out_ap_vld = 1'b1;
    end else begin
        scale_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_35_out_ap_vld = 1'b1;
    end else begin
        scale_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_out_ap_vld = 1'b1;
    end else begin
        scale_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_37_out_ap_vld = 1'b1;
    end else begin
        scale_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_38_out_ap_vld = 1'b1;
    end else begin
        scale_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_39_out_ap_vld = 1'b1;
    end else begin
        scale_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_3_out_ap_vld = 1'b1;
    end else begin
        scale_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_out_ap_vld = 1'b1;
    end else begin
        scale_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_41_out_ap_vld = 1'b1;
    end else begin
        scale_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_42_out_ap_vld = 1'b1;
    end else begin
        scale_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_43_out_ap_vld = 1'b1;
    end else begin
        scale_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_out_ap_vld = 1'b1;
    end else begin
        scale_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_45_out_ap_vld = 1'b1;
    end else begin
        scale_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_46_out_ap_vld = 1'b1;
    end else begin
        scale_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_47_out_ap_vld = 1'b1;
    end else begin
        scale_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_out_ap_vld = 1'b1;
    end else begin
        scale_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_49_out_ap_vld = 1'b1;
    end else begin
        scale_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_out_ap_vld = 1'b1;
    end else begin
        scale_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_50_out_ap_vld = 1'b1;
    end else begin
        scale_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_51_out_ap_vld = 1'b1;
    end else begin
        scale_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_out_ap_vld = 1'b1;
    end else begin
        scale_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_53_out_ap_vld = 1'b1;
    end else begin
        scale_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_54_out_ap_vld = 1'b1;
    end else begin
        scale_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_55_out_ap_vld = 1'b1;
    end else begin
        scale_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_out_ap_vld = 1'b1;
    end else begin
        scale_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_57_out_ap_vld = 1'b1;
    end else begin
        scale_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_58_out_ap_vld = 1'b1;
    end else begin
        scale_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_59_out_ap_vld = 1'b1;
    end else begin
        scale_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_5_out_ap_vld = 1'b1;
    end else begin
        scale_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_out_ap_vld = 1'b1;
    end else begin
        scale_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_61_out_ap_vld = 1'b1;
    end else begin
        scale_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_62_out_ap_vld = 1'b1;
    end else begin
        scale_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_63_out_ap_vld = 1'b1;
    end else begin
        scale_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_6_out_ap_vld = 1'b1;
    end else begin
        scale_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_7_out_ap_vld = 1'b1;
    end else begin
        scale_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_8_out_ap_vld = 1'b1;
    end else begin
        scale_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_9_out_ap_vld = 1'b1;
    end else begin
        scale_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1482_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_out_ap_vld = 1'b1;
    end else begin
        scale_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_2080_p2 = (ap_sig_allocacmp_jb_1 + 7'd8);

assign and_ln82_10_fu_2867_p2 = (xor_ln82_10_fu_2861_p2 & or_ln82_10_fu_2855_p2);

assign and_ln82_11_fu_2885_p2 = (xor_ln82_11_fu_2879_p2 & tmp_43_fu_2827_p3);

assign and_ln82_12_fu_3004_p2 = (xor_ln82_12_fu_2998_p2 & or_ln82_12_fu_2992_p2);

assign and_ln82_13_fu_3022_p2 = (xor_ln82_13_fu_3016_p2 & tmp_47_fu_2964_p3);

assign and_ln82_14_fu_3141_p2 = (xor_ln82_14_fu_3135_p2 & or_ln82_14_fu_3129_p2);

assign and_ln82_15_fu_3159_p2 = (xor_ln82_15_fu_3153_p2 & tmp_51_fu_3101_p3);

assign and_ln82_16_fu_2188_p2 = (tmp_22_fu_2162_p3 & tmp_20_fu_2154_p3);

assign and_ln82_17_fu_2325_p2 = (tmp_27_fu_2299_p3 & tmp_26_fu_2291_p3);

assign and_ln82_18_fu_2462_p2 = (tmp_32_fu_2436_p3 & tmp_31_fu_2428_p3);

assign and_ln82_19_fu_2599_p2 = (tmp_37_fu_2573_p3 & tmp_36_fu_2565_p3);

assign and_ln82_1_fu_2200_p2 = (xor_ln82_1_fu_2194_p2 & tmp_19_fu_2142_p3);

assign and_ln82_20_fu_2736_p2 = (tmp_41_fu_2710_p3 & tmp_40_fu_2702_p3);

assign and_ln82_21_fu_2873_p2 = (tmp_45_fu_2847_p3 & tmp_44_fu_2839_p3);

assign and_ln82_22_fu_3010_p2 = (tmp_49_fu_2984_p3 & tmp_48_fu_2976_p3);

assign and_ln82_23_fu_3147_p2 = (tmp_53_fu_3121_p3 & tmp_52_fu_3113_p3);

assign and_ln82_2_fu_2319_p2 = (xor_ln82_2_fu_2313_p2 & or_ln82_2_fu_2307_p2);

assign and_ln82_3_fu_2337_p2 = (xor_ln82_3_fu_2331_p2 & tmp_24_fu_2279_p3);

assign and_ln82_4_fu_2456_p2 = (xor_ln82_4_fu_2450_p2 & or_ln82_4_fu_2444_p2);

assign and_ln82_5_fu_2474_p2 = (xor_ln82_5_fu_2468_p2 & tmp_30_fu_2416_p3);

assign and_ln82_6_fu_2593_p2 = (xor_ln82_6_fu_2587_p2 & or_ln82_6_fu_2581_p2);

assign and_ln82_7_fu_2611_p2 = (xor_ln82_7_fu_2605_p2 & tmp_35_fu_2553_p3);

assign and_ln82_8_fu_2730_p2 = (xor_ln82_8_fu_2724_p2 & or_ln82_8_fu_2718_p2);

assign and_ln82_9_fu_2748_p2 = (xor_ln82_9_fu_2742_p2 & tmp_39_fu_2690_p3);

assign and_ln82_fu_2182_p2 = (xor_ln82_fu_2176_p2 & or_ln82_fu_2170_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign mul_ln82_1_fu_1439_p1 = 81'd1099511758849;

assign mul_ln82_2_fu_1444_p1 = 81'd1099511758849;

assign mul_ln82_3_fu_1449_p1 = 81'd1099511758849;

assign mul_ln82_4_fu_1454_p1 = 81'd1099511758849;

assign mul_ln82_5_fu_1459_p1 = 81'd1099511758849;

assign mul_ln82_6_fu_1464_p1 = 81'd1099511758849;

assign mul_ln82_7_fu_1469_p1 = 81'd1099511758849;

assign mul_ln82_fu_1434_p1 = 81'd1099511758849;

assign or_ln82_10_fu_2855_p2 = (tmp_45_fu_2847_p3 | tmp_44_fu_2839_p3);

assign or_ln82_11_fu_2899_p2 = (and_ln82_11_fu_2885_p2 | and_ln82_10_fu_2867_p2);

assign or_ln82_12_fu_2992_p2 = (tmp_49_fu_2984_p3 | tmp_48_fu_2976_p3);

assign or_ln82_13_fu_3036_p2 = (and_ln82_13_fu_3022_p2 | and_ln82_12_fu_3004_p2);

assign or_ln82_14_fu_3129_p2 = (tmp_53_fu_3121_p3 | tmp_52_fu_3113_p3);

assign or_ln82_15_fu_3173_p2 = (and_ln82_15_fu_3159_p2 | and_ln82_14_fu_3141_p2);

assign or_ln82_1_fu_2214_p2 = (and_ln82_fu_2182_p2 | and_ln82_1_fu_2200_p2);

assign or_ln82_2_fu_2307_p2 = (tmp_27_fu_2299_p3 | tmp_26_fu_2291_p3);

assign or_ln82_3_fu_2351_p2 = (and_ln82_3_fu_2337_p2 | and_ln82_2_fu_2319_p2);

assign or_ln82_4_fu_2444_p2 = (tmp_32_fu_2436_p3 | tmp_31_fu_2428_p3);

assign or_ln82_5_fu_2488_p2 = (and_ln82_5_fu_2474_p2 | and_ln82_4_fu_2456_p2);

assign or_ln82_6_fu_2581_p2 = (tmp_37_fu_2573_p3 | tmp_36_fu_2565_p3);

assign or_ln82_7_fu_2625_p2 = (and_ln82_7_fu_2611_p2 | and_ln82_6_fu_2593_p2);

assign or_ln82_8_fu_2718_p2 = (tmp_41_fu_2710_p3 | tmp_40_fu_2702_p3);

assign or_ln82_9_fu_2762_p2 = (and_ln82_9_fu_2748_p2 | and_ln82_8_fu_2730_p2);

assign or_ln82_fu_2170_p2 = (tmp_22_fu_2162_p3 | tmp_20_fu_2154_p3);

assign scale_10_out = scale_10_fu_386;

assign scale_11_out = scale_11_fu_390;

assign scale_12_out = scale_12_fu_394;

assign scale_13_out = scale_13_fu_398;

assign scale_14_out = scale_14_fu_402;

assign scale_15_out = scale_15_fu_406;

assign scale_16_out = scale_16_fu_410;

assign scale_17_out = scale_17_fu_414;

assign scale_18_out = scale_18_fu_418;

assign scale_19_out = scale_19_fu_422;

assign scale_1_out = scale_1_fu_350;

assign scale_20_out = scale_20_fu_426;

assign scale_21_out = scale_21_fu_430;

assign scale_22_out = scale_22_fu_434;

assign scale_23_out = scale_23_fu_438;

assign scale_24_out = scale_24_fu_442;

assign scale_25_out = scale_25_fu_446;

assign scale_26_out = scale_26_fu_450;

assign scale_27_out = scale_27_fu_454;

assign scale_28_out = scale_28_fu_458;

assign scale_29_out = scale_29_fu_462;

assign scale_2_out = scale_2_fu_354;

assign scale_30_out = scale_30_fu_466;

assign scale_31_out = scale_31_fu_470;

assign scale_32_out = scale_32_fu_474;

assign scale_33_out = scale_33_fu_478;

assign scale_34_out = scale_34_fu_482;

assign scale_35_out = scale_35_fu_486;

assign scale_36_out = scale_36_fu_490;

assign scale_37_out = scale_37_fu_494;

assign scale_38_out = scale_38_fu_498;

assign scale_39_out = scale_39_fu_502;

assign scale_3_out = scale_3_fu_358;

assign scale_40_out = scale_40_fu_506;

assign scale_41_out = scale_41_fu_510;

assign scale_42_out = scale_42_fu_514;

assign scale_43_out = scale_43_fu_518;

assign scale_44_out = scale_44_fu_522;

assign scale_45_out = scale_45_fu_526;

assign scale_46_out = scale_46_fu_530;

assign scale_47_out = scale_47_fu_534;

assign scale_48_out = scale_48_fu_538;

assign scale_49_out = scale_49_fu_542;

assign scale_4_out = scale_4_fu_362;

assign scale_50_out = scale_50_fu_546;

assign scale_51_out = scale_51_fu_550;

assign scale_52_out = scale_52_fu_554;

assign scale_53_out = scale_53_fu_558;

assign scale_54_out = scale_54_fu_562;

assign scale_55_out = scale_55_fu_566;

assign scale_56_out = scale_56_fu_570;

assign scale_57_out = scale_57_fu_574;

assign scale_58_out = scale_58_fu_578;

assign scale_59_out = scale_59_fu_582;

assign scale_5_out = scale_5_fu_366;

assign scale_60_out = scale_60_fu_586;

assign scale_61_out = scale_61_fu_590;

assign scale_62_out = scale_62_fu_594;

assign scale_63_out = scale_63_fu_598;

assign scale_64_fu_2220_p3 = ((or_ln82_1_fu_2214_p2[0:0] == 1'b1) ? select_ln82_fu_2206_p3 : sext_ln82_2_fu_2150_p1);

assign scale_65_fu_2357_p3 = ((or_ln82_3_fu_2351_p2[0:0] == 1'b1) ? select_ln82_2_fu_2343_p3 : sext_ln82_5_fu_2287_p1);

assign scale_66_fu_2494_p3 = ((or_ln82_5_fu_2488_p2[0:0] == 1'b1) ? select_ln82_4_fu_2480_p3 : sext_ln82_8_fu_2424_p1);

assign scale_67_fu_2631_p3 = ((or_ln82_7_fu_2625_p2[0:0] == 1'b1) ? select_ln82_6_fu_2617_p3 : sext_ln82_11_fu_2561_p1);

assign scale_68_fu_2768_p3 = ((or_ln82_9_fu_2762_p2[0:0] == 1'b1) ? select_ln82_8_fu_2754_p3 : sext_ln82_14_fu_2698_p1);

assign scale_69_fu_2905_p3 = ((or_ln82_11_fu_2899_p2[0:0] == 1'b1) ? select_ln82_10_fu_2891_p3 : sext_ln82_17_fu_2835_p1);

assign scale_6_out = scale_6_fu_370;

assign scale_70_fu_3042_p3 = ((or_ln82_13_fu_3036_p2[0:0] == 1'b1) ? select_ln82_12_fu_3028_p3 : sext_ln82_20_fu_2972_p1);

assign scale_71_fu_3179_p3 = ((or_ln82_15_fu_3173_p2[0:0] == 1'b1) ? select_ln82_14_fu_3165_p3 : sext_ln82_23_fu_3109_p1);

assign scale_7_out = scale_7_fu_374;

assign scale_8_out = scale_8_fu_378;

assign scale_9_out = scale_9_fu_382;

assign scale_out = scale_fu_346;

assign select_ln82_10_fu_2891_p3 = ((and_ln82_10_fu_2867_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_12_fu_3028_p3 = ((and_ln82_12_fu_3004_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_13_fu_2389_p3 = ((tmp_28_reg_4201[0:0] == 1'b1) ? tmp_108_cast_fu_2370_p4 : tmp_109_cast_fu_2380_p4);

assign select_ln82_14_fu_3165_p3 = ((and_ln82_14_fu_3141_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_15_fu_2406_p3 = ((tmp_28_reg_4201[0:0] == 1'b1) ? sub_ln82_5_fu_2400_p2 : tmp_109_cast3_reg_4207);

assign select_ln82_17_fu_2526_p3 = ((tmp_34_reg_4218[0:0] == 1'b1) ? tmp_110_cast_fu_2507_p4 : tmp_111_cast_fu_2517_p4);

assign select_ln82_18_fu_2543_p3 = ((tmp_34_reg_4218[0:0] == 1'b1) ? sub_ln82_7_fu_2537_p2 : tmp_111_cast4_reg_4224);

assign select_ln82_1_fu_2115_p3 = ((tmp_18_reg_4167[0:0] == 1'b1) ? tmp_104_cast_fu_2096_p4 : tmp_105_cast_fu_2106_p4);

assign select_ln82_20_fu_2663_p3 = ((tmp_38_reg_4235[0:0] == 1'b1) ? tmp_112_cast_fu_2644_p4 : tmp_113_cast_fu_2654_p4);

assign select_ln82_21_fu_2680_p3 = ((tmp_38_reg_4235[0:0] == 1'b1) ? sub_ln82_9_fu_2674_p2 : tmp_113_cast5_reg_4241);

assign select_ln82_23_fu_2800_p3 = ((tmp_42_reg_4252[0:0] == 1'b1) ? tmp_114_cast_fu_2781_p4 : tmp_115_cast_fu_2791_p4);

assign select_ln82_24_fu_2817_p3 = ((tmp_42_reg_4252[0:0] == 1'b1) ? sub_ln82_11_fu_2811_p2 : tmp_115_cast6_reg_4258);

assign select_ln82_26_fu_2937_p3 = ((tmp_46_reg_4269[0:0] == 1'b1) ? tmp_116_cast_fu_2918_p4 : tmp_117_cast_fu_2928_p4);

assign select_ln82_27_fu_2954_p3 = ((tmp_46_reg_4269[0:0] == 1'b1) ? sub_ln82_13_fu_2948_p2 : tmp_117_cast7_reg_4275);

assign select_ln82_29_fu_3074_p3 = ((tmp_50_reg_4286[0:0] == 1'b1) ? tmp_118_cast_fu_3055_p4 : tmp_119_cast_fu_3065_p4);

assign select_ln82_2_fu_2343_p3 = ((and_ln82_2_fu_2319_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_30_fu_3091_p3 = ((tmp_50_reg_4286[0:0] == 1'b1) ? sub_ln82_15_fu_3085_p2 : tmp_119_cast8_reg_4292);

assign select_ln82_3_fu_2132_p3 = ((tmp_18_reg_4167[0:0] == 1'b1) ? sub_ln82_1_fu_2126_p2 : tmp_105_cast1_reg_4173);

assign select_ln82_4_fu_2480_p3 = ((and_ln82_4_fu_2456_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_6_fu_2617_p3 = ((and_ln82_6_fu_2593_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_7_fu_2252_p3 = ((tmp_23_reg_4184[0:0] == 1'b1) ? tmp_106_cast_fu_2233_p4 : tmp_107_cast_fu_2243_p4);

assign select_ln82_8_fu_2754_p3 = ((and_ln82_8_fu_2730_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln82_9_fu_2269_p3 = ((tmp_23_reg_4184[0:0] == 1'b1) ? sub_ln82_3_fu_2263_p2 : tmp_107_cast2_reg_4190);

assign select_ln82_fu_2206_p3 = ((and_ln82_fu_2182_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln82_10_fu_2549_p1 = select_ln82_18_fu_2543_p3;

assign sext_ln82_11_fu_2561_p1 = select_ln82_18_fu_2543_p3;

assign sext_ln82_13_fu_2686_p1 = select_ln82_21_fu_2680_p3;

assign sext_ln82_14_fu_2698_p1 = select_ln82_21_fu_2680_p3;

assign sext_ln82_16_fu_2823_p1 = select_ln82_24_fu_2817_p3;

assign sext_ln82_17_fu_2835_p1 = select_ln82_24_fu_2817_p3;

assign sext_ln82_19_fu_2960_p1 = select_ln82_27_fu_2954_p3;

assign sext_ln82_1_fu_2138_p1 = select_ln82_3_fu_2132_p3;

assign sext_ln82_20_fu_2972_p1 = select_ln82_27_fu_2954_p3;

assign sext_ln82_22_fu_3097_p1 = select_ln82_30_fu_3091_p3;

assign sext_ln82_23_fu_3109_p1 = select_ln82_30_fu_3091_p3;

assign sext_ln82_2_fu_2150_p1 = select_ln82_3_fu_2132_p3;

assign sext_ln82_4_fu_2275_p1 = select_ln82_9_fu_2269_p3;

assign sext_ln82_5_fu_2287_p1 = select_ln82_9_fu_2269_p3;

assign sext_ln82_7_fu_2412_p1 = select_ln82_15_fu_2406_p3;

assign sext_ln82_8_fu_2424_p1 = select_ln82_15_fu_2406_p3;

assign shl_ln1_fu_1534_p3 = {{tmp_6_fu_1494_p19}, {16'd0}};

assign shl_ln82_1_fu_1605_p3 = {{tmp_s_fu_1565_p19}, {16'd0}};

assign shl_ln82_2_fu_1676_p3 = {{tmp_13_fu_1636_p19}, {16'd0}};

assign shl_ln82_3_fu_1747_p3 = {{tmp_17_fu_1707_p19}, {16'd0}};

assign shl_ln82_4_fu_1818_p3 = {{tmp_21_fu_1778_p19}, {16'd0}};

assign shl_ln82_5_fu_1889_p3 = {{tmp_25_fu_1849_p19}, {16'd0}};

assign shl_ln82_6_fu_1960_p3 = {{tmp_29_fu_1920_p19}, {16'd0}};

assign shl_ln82_7_fu_2031_p3 = {{tmp_33_fu_1991_p19}, {16'd0}};

assign sub_ln82_10_fu_2776_p2 = (81'd0 - mul_ln82_5_reg_4246);

assign sub_ln82_11_fu_2811_p2 = (18'd0 - zext_ln82_5_fu_2807_p1);

assign sub_ln82_12_fu_2913_p2 = (81'd0 - mul_ln82_6_reg_4263);

assign sub_ln82_13_fu_2948_p2 = (18'd0 - zext_ln82_6_fu_2944_p1);

assign sub_ln82_14_fu_3050_p2 = (81'd0 - mul_ln82_7_reg_4280);

assign sub_ln82_15_fu_3085_p2 = (18'd0 - zext_ln82_7_fu_3081_p1);

assign sub_ln82_1_fu_2126_p2 = (18'd0 - zext_ln82_fu_2122_p1);

assign sub_ln82_2_fu_2228_p2 = (81'd0 - mul_ln82_1_reg_4178);

assign sub_ln82_3_fu_2263_p2 = (18'd0 - zext_ln82_1_fu_2259_p1);

assign sub_ln82_4_fu_2365_p2 = (81'd0 - mul_ln82_2_reg_4195);

assign sub_ln82_5_fu_2400_p2 = (18'd0 - zext_ln82_2_fu_2396_p1);

assign sub_ln82_6_fu_2502_p2 = (81'd0 - mul_ln82_3_reg_4212);

assign sub_ln82_7_fu_2537_p2 = (18'd0 - zext_ln82_3_fu_2533_p1);

assign sub_ln82_8_fu_2639_p2 = (81'd0 - mul_ln82_4_reg_4229);

assign sub_ln82_9_fu_2674_p2 = (18'd0 - zext_ln82_4_fu_2670_p1);

assign sub_ln82_fu_2091_p2 = (81'd0 - mul_ln82_reg_4161);

assign tmp_104_cast_fu_2096_p4 = {{sub_ln82_fu_2091_p2[79:63]}};

assign tmp_105_cast_fu_2106_p4 = {{mul_ln82_reg_4161[79:63]}};

assign tmp_106_cast_fu_2233_p4 = {{sub_ln82_2_fu_2228_p2[79:63]}};

assign tmp_107_cast_fu_2243_p4 = {{mul_ln82_1_reg_4178[79:63]}};

assign tmp_108_cast_fu_2370_p4 = {{sub_ln82_4_fu_2365_p2[79:63]}};

assign tmp_109_cast_fu_2380_p4 = {{mul_ln82_2_reg_4195[79:63]}};

assign tmp_110_cast_fu_2507_p4 = {{sub_ln82_6_fu_2502_p2[79:63]}};

assign tmp_111_cast_fu_2517_p4 = {{mul_ln82_3_reg_4212[79:63]}};

assign tmp_112_cast_fu_2644_p4 = {{sub_ln82_8_fu_2639_p2[79:63]}};

assign tmp_113_cast_fu_2654_p4 = {{mul_ln82_4_reg_4229[79:63]}};

assign tmp_114_cast_fu_2781_p4 = {{sub_ln82_10_fu_2776_p2[79:63]}};

assign tmp_115_cast_fu_2791_p4 = {{mul_ln82_5_reg_4246[79:63]}};

assign tmp_116_cast_fu_2918_p4 = {{sub_ln82_12_fu_2913_p2[79:63]}};

assign tmp_117_cast_fu_2928_p4 = {{mul_ln82_6_reg_4263[79:63]}};

assign tmp_118_cast_fu_3055_p4 = {{sub_ln82_14_fu_3050_p2[79:63]}};

assign tmp_119_cast_fu_3065_p4 = {{mul_ln82_7_reg_4280[79:63]}};

assign tmp_13_fu_1636_p17 = 'bx;

assign tmp_17_fu_1707_p17 = 'bx;

assign tmp_19_fu_2142_p3 = sext_ln82_1_fu_2138_p1[32'd39];

assign tmp_20_fu_2154_p3 = sext_ln82_1_fu_2138_p1[32'd23];

assign tmp_21_fu_1778_p17 = 'bx;

assign tmp_22_fu_2162_p3 = select_ln82_3_fu_2132_p3[32'd17];

assign tmp_24_fu_2279_p3 = sext_ln82_4_fu_2275_p1[32'd39];

assign tmp_25_fu_1849_p17 = 'bx;

assign tmp_26_fu_2291_p3 = sext_ln82_4_fu_2275_p1[32'd23];

assign tmp_27_fu_2299_p3 = select_ln82_9_fu_2269_p3[32'd17];

assign tmp_29_fu_1920_p17 = 'bx;

assign tmp_30_fu_2416_p3 = sext_ln82_7_fu_2412_p1[32'd39];

assign tmp_31_fu_2428_p3 = sext_ln82_7_fu_2412_p1[32'd23];

assign tmp_32_fu_2436_p3 = select_ln82_15_fu_2406_p3[32'd17];

assign tmp_33_fu_1991_p17 = 'bx;

assign tmp_35_fu_2553_p3 = sext_ln82_10_fu_2549_p1[32'd39];

assign tmp_36_fu_2565_p3 = sext_ln82_10_fu_2549_p1[32'd23];

assign tmp_37_fu_2573_p3 = select_ln82_18_fu_2543_p3[32'd17];

assign tmp_39_fu_2690_p3 = sext_ln82_13_fu_2686_p1[32'd39];

assign tmp_40_fu_2702_p3 = sext_ln82_13_fu_2686_p1[32'd23];

assign tmp_41_fu_2710_p3 = select_ln82_21_fu_2680_p3[32'd17];

assign tmp_43_fu_2827_p3 = sext_ln82_16_fu_2823_p1[32'd39];

assign tmp_44_fu_2839_p3 = sext_ln82_16_fu_2823_p1[32'd23];

assign tmp_45_fu_2847_p3 = select_ln82_24_fu_2817_p3[32'd17];

assign tmp_47_fu_2964_p3 = sext_ln82_19_fu_2960_p1[32'd39];

assign tmp_48_fu_2976_p3 = sext_ln82_19_fu_2960_p1[32'd23];

assign tmp_49_fu_2984_p3 = select_ln82_27_fu_2954_p3[32'd17];

assign tmp_51_fu_3101_p3 = sext_ln82_22_fu_3097_p1[32'd39];

assign tmp_52_fu_3113_p3 = sext_ln82_22_fu_3097_p1[32'd23];

assign tmp_53_fu_3121_p3 = select_ln82_30_fu_3091_p3[32'd17];

assign tmp_6_fu_1494_p17 = 'bx;

assign tmp_fu_1482_p3 = ap_sig_allocacmp_jb_1[32'd6];

assign tmp_s_fu_1565_p17 = 'bx;

assign trunc_ln78_fu_1490_p1 = ap_sig_allocacmp_jb_1[5:0];

assign xor_ln82_10_fu_2861_p2 = (tmp_43_fu_2827_p3 ^ 1'd1);

assign xor_ln82_11_fu_2879_p2 = (1'd1 ^ and_ln82_21_fu_2873_p2);

assign xor_ln82_12_fu_2998_p2 = (tmp_47_fu_2964_p3 ^ 1'd1);

assign xor_ln82_13_fu_3016_p2 = (1'd1 ^ and_ln82_22_fu_3010_p2);

assign xor_ln82_14_fu_3135_p2 = (tmp_51_fu_3101_p3 ^ 1'd1);

assign xor_ln82_15_fu_3153_p2 = (1'd1 ^ and_ln82_23_fu_3147_p2);

assign xor_ln82_1_fu_2194_p2 = (1'd1 ^ and_ln82_16_fu_2188_p2);

assign xor_ln82_2_fu_2313_p2 = (tmp_24_fu_2279_p3 ^ 1'd1);

assign xor_ln82_3_fu_2331_p2 = (1'd1 ^ and_ln82_17_fu_2325_p2);

assign xor_ln82_4_fu_2450_p2 = (tmp_30_fu_2416_p3 ^ 1'd1);

assign xor_ln82_5_fu_2468_p2 = (1'd1 ^ and_ln82_18_fu_2462_p2);

assign xor_ln82_6_fu_2587_p2 = (tmp_35_fu_2553_p3 ^ 1'd1);

assign xor_ln82_7_fu_2605_p2 = (1'd1 ^ and_ln82_19_fu_2599_p2);

assign xor_ln82_8_fu_2724_p2 = (tmp_39_fu_2690_p3 ^ 1'd1);

assign xor_ln82_9_fu_2742_p2 = (1'd1 ^ and_ln82_20_fu_2736_p2);

assign xor_ln82_fu_2176_p2 = (tmp_19_fu_2142_p3 ^ 1'd1);

assign zext_ln82_1_fu_2259_p1 = select_ln82_7_fu_2252_p3;

assign zext_ln82_2_fu_2396_p1 = select_ln82_13_fu_2389_p3;

assign zext_ln82_3_fu_2533_p1 = select_ln82_17_fu_2526_p3;

assign zext_ln82_4_fu_2670_p1 = select_ln82_20_fu_2663_p3;

assign zext_ln82_5_fu_2807_p1 = select_ln82_23_fu_2800_p3;

assign zext_ln82_6_fu_2944_p1 = select_ln82_26_fu_2937_p3;

assign zext_ln82_7_fu_3081_p1 = select_ln82_29_fu_3074_p3;

assign zext_ln82_fu_2122_p1 = select_ln82_1_fu_2115_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6
