
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015715                       # Number of seconds simulated (Second)
simTicks                                  15715483000                       # Number of ticks simulated (Tick)
finalTick                                 15715483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2105.18                       # Real time elapsed on the host (Second)
hostTickRate                                  7465167                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   23104076                       # Number of bytes of host memory used (Byte)
simInsts                                     50000002                       # Number of instructions simulated (Count)
simOps                                       50000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    23751                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      23751                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31430976                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        76866892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       71                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       68181198                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 743781                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             26866908                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16258110                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31334660                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.175904                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.673656                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  15757575     50.29%     50.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1930898      6.16%     56.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1840202      5.87%     62.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1979340      6.32%     68.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2351752      7.51%     76.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2238746      7.14%     83.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2202108      7.03%     90.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1453822      4.64%     94.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1580217      5.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31334660                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  532801     19.13%     19.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12247      0.44%     19.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   10238      0.37%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    21      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                   21      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1219838     43.80%     63.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1009467     36.25%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               131      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               75      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           36      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42528478     62.38%     62.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1146440      1.68%     64.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37323      0.05%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           51      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        43996      0.06%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1100      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            4      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         3343      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16302961     23.91%     88.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8095697     11.87%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        19085      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         2684      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       68181198                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.169236                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2784839                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.040845                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                171084689                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               103605534                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        64161721                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    140982                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   138154                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            64546                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    70895490                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        70511                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65453346                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15380522                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2635157                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23071443                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        9868760                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7690921                       # Number of stores executed (Count)
system.cpu.numRate                           2.082447                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1106                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           96316                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.628619                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.628619                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.590787                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.590787                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77575263                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48092331                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       91085                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      21141                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 501926131                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    48735                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 15715483000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18335526                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9381476                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       759038                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1078709                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            853997                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             124128                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       125081                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     26273863                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     0.865396                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     1.676659                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     17199654     65.46%     65.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3890951     14.81%     80.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2101576      8.00%     88.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1231010      4.69%     92.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       485332      1.85%     94.80% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       399504      1.52%     96.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       291372      1.11%     97.43% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       347053      1.32%     98.75% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       202235      0.77%     99.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        77215      0.29%     99.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        24889      0.09%     99.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        11045      0.04%     99.95% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         7457      0.03%     99.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         3232      0.01%     99.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14         1058      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15          280      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     26273863                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        26870955                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            979079                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     27324763                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.829842                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.857947                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        15686413     57.41%     57.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3445833     12.61%     70.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1232127      4.51%     74.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          992081      3.63%     78.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          823522      3.01%     81.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          681627      2.49%     83.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          461059      1.69%     85.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          371713      1.36%     86.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3630388     13.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     27324763                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18384296                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11689579                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7708835                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      51008                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49670628                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                510264                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30731585     61.46%     61.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       827792      1.66%     63.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        21935      0.04%     63.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           26      0.00%     63.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        32194      0.06%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          872      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            4      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         1266      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11675231     23.35%     86.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6692419     13.38%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        14348      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         2298      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3630388                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21039669                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21039669                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21039669                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21039669                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        84307                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           84307                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        84307                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          84307                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3785382500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3785382500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3785382500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3785382500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21123976                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21123976                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21123976                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21123976                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003991                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003991                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003991                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003991                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 44899.978649                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 44899.978649                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 44899.978649                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 44899.978649                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2623                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1598                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          217                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           40                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.087558                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    39.950000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        21734                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             21734                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        49540                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         49540                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        49540                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        49540                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        34767                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        34767                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        34767                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        34767                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1936427500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1936427500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1936427500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1936427500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55697.284782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55697.284782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55697.284782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55697.284782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  32719                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14379968                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14379968                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        49293                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         49293                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2704560000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2704560000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14429261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14429261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003416                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003416                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 54867.019658                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54867.019658                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        22805                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        22805                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        26488                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        26488                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1685804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1685804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001836                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001836                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63644.065237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63644.065237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6659701                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6659701                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        35014                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        35014                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1080822500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1080822500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6694715                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6694715                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005230                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005230                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 30868.295539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 30868.295539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        26735                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        26735                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         8279                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         8279                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    250623500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    250623500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001237                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001237                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 30272.194710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 30272.194710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2038.945447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7069780                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              32719                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             216.075675                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2038.945447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          974                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          531                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          419                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          169026575                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         169026575                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3455372                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              11258243                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14691262                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                943025                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 986758                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6499461                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                175807                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               89288318                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1009320                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        89688                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        89688                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        89688                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        89688                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        93601                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        93601                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        93601                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        93601                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5765748500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5765748500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5765748500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5765748500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       183289                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       183289                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       183289                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       183289                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.510674                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.510674                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.510674                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.510674                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 61599.219025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 61599.219025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 61599.219025                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 61599.219025                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        93601                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        93601                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        93601                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        93601                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5672147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5672147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5672147500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5672147500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.510674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.510674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.510674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.510674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60599.219025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 60599.219025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60599.219025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 60599.219025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        93585                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        89688                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        89688                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        93601                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        93601                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5765748500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5765748500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       183289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       183289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.510674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.510674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 61599.219025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 61599.219025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        93601                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        93601                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5672147500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5672147500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.510674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.510674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60599.219025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 60599.219025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.994255                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       183261                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        93585                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.958230                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1562500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.994255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       460179                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       460179                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              46019                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       98234110                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7668743                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7668743                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      30122542                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2302050                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       8743                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2681                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            44                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3606                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11364637                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1722                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      118                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31334660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.134999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.238777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11583509     36.97%     36.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3283228     10.48%     47.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2048501      6.54%     53.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1860119      5.94%     59.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1834640      5.85%     65.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1297939      4.14%     69.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1425305      4.55%     74.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1117906      3.57%     78.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6883513     21.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31334660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.243987                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.125392                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11361780                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11361780                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11361780                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11361780                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2814                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2814                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2814                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2814                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    156437970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    156437970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    156437970                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    156437970                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11364594                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11364594                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11364594                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11364594                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55592.739872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55592.739872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55592.739872                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55592.739872                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        36232                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          441                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.158730                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          173                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               173                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          846                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           846                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          846                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          846                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1968                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1968                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    119762975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    119762975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    119762975                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    119762975                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000173                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000173                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 60855.170224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 60855.170224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 60855.170224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 60855.170224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    173                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11361780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11361780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    156437970                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    156437970                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11364594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11364594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55592.739872                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55592.739872                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          846                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          846                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1968                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1968                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    119762975                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    119762975                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 60855.170224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 60855.170224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1708.036446                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                20831                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                173                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             120.410405                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1708.036446                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.834002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.834002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1795                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1780                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.876465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           90918720                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          90918720                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    986758                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3308575                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   580681                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               76866963                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               292517                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18335526                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9381476                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    57                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1075                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   578726                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10288                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         563460                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       620977                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1184437                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64970061                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64226267                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  36986780                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50265140                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.043407                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.735834                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          314                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          314                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          314                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          314                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          212                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          212                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          212                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          212                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     12946000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     12946000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     12946000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     12946000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          526                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          526                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          526                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          526                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.403042                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.403042                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.403042                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.403042                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 61066.037736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 61066.037736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 61066.037736                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 61066.037736                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          212                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          212                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     12734000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     12734000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     12734000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     12734000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.403042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.403042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.403042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.403042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60066.037736                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 60066.037736                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60066.037736                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 60066.037736                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          196                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          314                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          314                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          212                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          212                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     12946000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     12946000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.403042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.403042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 61066.037736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 61066.037736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          212                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          212                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     12734000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     12734000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.403042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.403042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 60066.037736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 60066.037736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.634738                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          470                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          196                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.397959                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.634738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.977171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.977171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1264                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1264                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      949222                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6645933                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7785                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10288                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2686755                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  684                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    228                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11689578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.622577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            24.928184                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11638929     99.57%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2515      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  416      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  377      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  370      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  456      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  544      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  761      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1052      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1081      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8389      0.07%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1992      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                952      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3886      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1424      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                681      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1883      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                683      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                275      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                138      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                106      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                238      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                275      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                168      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                951      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                345      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                166      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1569      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                447      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                146      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            18363      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             4604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11689578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15381732                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   66712                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15448444                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7691390                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  26488                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7717878                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23073122                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       93200                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23166322                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11364641                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     179                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11364820                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11364641                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         179                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11364820                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 986758                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4496501                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4269526                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2839                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14558145                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7020891                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               84989883                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 50054                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 171051                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6368699                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 459093                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            62016393                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   107336014                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                103074865                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    158186                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36148611                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 25867731                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      47                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  56                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1829204                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        100565331                       # The number of ROB reads (Count)
system.cpu.rob.writes                       157807866                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                     55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   7685                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7740                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    55                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  7685                       # number of overall hits (Count)
system.l2.overallHits::total                     7740                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        93601                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          212                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1913                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                27072                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  122798                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        93601                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          212                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1913                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               27072                       # number of overall misses (Count)
system.l2.overallMisses::total                 122798                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5531488000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     12406500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       117633000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1880979000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7542506500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5531488000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     12406500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      117633000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1880979000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7542506500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        93601                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          212                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1968                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              34757                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                130538                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        93601                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          212                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1968                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             34757                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               130538                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.972053                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.778893                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.940707                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.972053                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.778893                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.940707                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59096.462645                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 58521.226415                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 61491.374804                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69480.607270                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    61422.063063                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59096.462645                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 58521.226415                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 61491.374804                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69480.607270                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   61422.063063                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  841                       # number of writebacks (Count)
system.l2.writebacks::total                       841                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    20                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   20                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        93591                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1913                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            27072                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              122778                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        93591                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1913                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           27072                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             122778                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5343861000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     11580500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    113807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1826835000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7296083500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5343861000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     11580500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113807000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1826835000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7296083500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999893                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.952830                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.972053                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.778893                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.940554                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999893                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.952830                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.972053                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.778893                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.940554                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57098.022246                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57329.207921                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59491.374804                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67480.607270                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59425.006923                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57098.022246                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57329.207921                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59491.374804                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67480.607270                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59425.006923                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            861                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        68273                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          68273                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           10                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            10                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.700000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.700000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        74000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        74000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.700000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.700000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 10571.428571                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 10571.428571                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1913                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1913                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    117633000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    117633000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1968                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1968                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.972053                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.972053                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61491.374804                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61491.374804                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1913                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1913                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113807000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113807000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.972053                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.972053                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59491.374804                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59491.374804                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               4645                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4645                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             3632                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3632                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    229970000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      229970000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           8277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              8277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.438806                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.438806                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63317.731278                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63317.731278                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3632                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3632                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    222706000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    222706000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.438806                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.438806                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61317.731278                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61317.731278                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3040                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3040                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        93601                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          212                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        23440                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          117253                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5531488000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     12406500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1651009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7194903500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        93601                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          212                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        26480                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        120293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.885196                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.974728                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59096.462645                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 58521.226415                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70435.537543                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61362.212481                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        93591                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          202                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        23440                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       117233                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5343861000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     11580500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1604129000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6959570500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.952830                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.885196                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.974562                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57098.022246                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 57329.207921                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68435.537543                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59365.285372                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          173                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              173                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          173                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          173                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        21734                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            21734                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        21734                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        21734                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6781.210642                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        16347                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8604                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.899930                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    66746000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6781.210642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.413892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.413892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          13303                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1086                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8637                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3466                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.811951                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1787731                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1787731                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       841.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     93591.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1913.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     27071.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009068833812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           46                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           46                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              249343                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                734                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      122778                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        841                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    122778                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      841                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                122778                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  841                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  110359                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     233                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      87                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           46                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    2662.673913                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    672.998425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  12746.758839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047           43     93.48%     93.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            1      2.17%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.17%     97.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::86016-88063            1      2.17%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            46                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           46                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.956522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.926028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.031860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     52.17%     52.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      2.17%     54.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               20     43.48%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      2.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            46                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7857792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                53824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              500003213.39153248                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3424902.68991414                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15715158000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     127125.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5989824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        12928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       122432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1732544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        49920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 381141578.658447861671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 822628.232298046467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 7790533.704881994985                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 110244400.378912955523                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3176485.253428100608                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        93591                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1913                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        27072                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          841                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2304320126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      5001584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     52028604                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    955840248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 329992618742                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     24621.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     24760.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27197.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35307.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 392381235.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5989824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        12928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       122432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1732608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7857792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       122432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       122432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        53824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        53824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        93591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        27072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          122778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          841                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            841                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    381141579                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       822628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        7790534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      110248473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         500003213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7790534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7790534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3424903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3424903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3424903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    381141579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       822628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7790534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     110248473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        503428116                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               122777                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 780                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        23375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        10381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        21138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        30762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         2933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         5512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         2153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1169575278                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             409092964                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3317190562                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9526.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27018.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               89823                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                297                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           38.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        33431                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   236.507673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   139.038671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   278.426343                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17302     51.75%     51.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6459     19.32%     71.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2497      7.47%     78.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1522      4.55%     83.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1178      3.52%     86.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1112      3.33%     89.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1063      3.18%     93.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          852      2.55%     95.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1446      4.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        33431                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               7857728                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              49920                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              499.999141                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                3.176485                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    66488673.888000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    88379254.152000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   422335238.303998                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1540983.360000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2795692051.689578                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12845072658.902256                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 389407470.681583                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16608916330.977621                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1056.850517                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    540189052                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    706300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14468993948                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    37793036.736000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    50237065.132800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   94103719.449600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1390643.520000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2795692051.689578                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11365021684.195202                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1526621778.931203                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15870859979.654409                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1009.886873                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2281817112                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    706300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12727365888                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              119146                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           841                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             68293                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3632                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3632                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          119146                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       314697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       314701                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  314701                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7911616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      7911632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7911632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             122787                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   122787    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               122787                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           213430000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          666279198                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         191919                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       105609                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             122261                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        22575                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          173                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           104786                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              8277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             8277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1968                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        120293                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            10                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           10                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4109                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       102257                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          620                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       280787                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 387773                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3615440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        13568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5990464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9756496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             861                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     53824                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            131411                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.277716                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.447874                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   94916     72.23%     72.23% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   36495     27.77%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              131411                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          139566000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1969996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          34763000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            217489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          93610481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        257221                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       126675                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        36493                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15715483000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.015570                       # Number of seconds simulated (Second)
simTicks                                  15570289000                       # Number of ticks simulated (Tick)
finalTick                                 31285772000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2108.83                       # Real time elapsed on the host (Second)
hostTickRate                                  7383367                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   29288012                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47420                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      47420                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31140579                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        76790849                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       68230174                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 821590                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             26790890                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16174143                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31125489                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.192100                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.693170                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  15694756     50.42%     50.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1939152      6.23%     56.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1698712      5.46%     62.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1842759      5.92%     68.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2391881      7.68%     75.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2276305      7.31%     83.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2186369      7.02%     90.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1466382      4.71%     94.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1629173      5.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31125489                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  545708     18.85%     18.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  64950      2.24%     21.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   12425      0.43%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                    29      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     3      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     21.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  463      0.02%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     21.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1241237     42.88%     64.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1025501     35.42%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              4240      0.15%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              360      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           10      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42211643     61.87%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1269200      1.86%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40163      0.06%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         4620      0.01%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        31151      0.05%     63.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        29715      0.04%     63.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult         8594      0.01%     63.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         1182      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         1093      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4407      0.01%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16331126     23.94%     87.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8187484     12.00%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        84466      0.12%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        25320      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       68230174                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.191037                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2894916                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.042429                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                170914273                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               103219238                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        64007044                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    388074                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   372949                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           165002                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    70929437                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       195643                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65437552                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15465738                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2706782                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23266348                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        9967528                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7800610                       # Number of stores executed (Count)
system.cpu.numRate                           2.101360                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             161                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15090                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.622812                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.622812                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.605622                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.605622                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77391825                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  47777736                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      136743                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     114277                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 501048925                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    89464                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 31285772000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18354094                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9594647                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       802476                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1183457                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            914199                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             127816                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       130129                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     25995982                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     0.799561                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     1.608065                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     17296247     66.53%     66.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      4037662     15.53%     82.07% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      1957803      7.53%     89.60% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1138756      4.38%     93.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       414980      1.60%     95.57% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       312249      1.20%     96.78% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       249201      0.96%     97.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       252661      0.97%     98.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       192595      0.74%     99.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        89871      0.35%     99.79% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        29254      0.11%     99.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        14041      0.05%     99.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         5933      0.02%     99.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         3295      0.01%     99.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14         1296      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15          138      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     25995982                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        26797338                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts           1044328                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     27004149                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.851567                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.873899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        15522843     57.48%     57.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3216548     11.91%     69.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1280493      4.74%     74.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1023885      3.79%     77.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          811432      3.00%     80.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          655495      2.43%     83.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          454535      1.68%     85.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          410948      1.52%     86.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3627970     13.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     27004149                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999998                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18524843                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11743034                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7729775                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     107897                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49633607                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                524421                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30479567     60.96%     60.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       925184      1.85%     62.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        22443      0.04%     62.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         3333      0.01%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        17447      0.03%     62.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        15790      0.03%     62.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         6698      0.01%     62.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         1051      0.00%     62.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          893      0.00%     62.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         2749      0.01%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11701531     23.40%     86.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6763376     13.53%     99.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        41503      0.08%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        18433      0.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3627970                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21187868                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21187868                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21187868                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21187868                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        65869                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           65869                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        65869                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          65869                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3108476000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3108476000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3108476000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3108476000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21253737                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21253737                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21253737                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21253737                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003099                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003099                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003099                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003099                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47191.789765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47191.789765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47191.789765                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47191.789765                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1385                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        12383                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           55                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          158                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.181818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    78.373418                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        22070                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             22070                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        34121                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         34121                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        34121                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        34121                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        31748                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        31748                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        31748                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        31748                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1816452500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1816452500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1816452500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1816452500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001494                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001494                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57214.706438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57214.706438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57214.706438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57214.706438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  31748                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14431412                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14431412                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        40516                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         40516                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2259367500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2259367500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14471928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14471928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002800                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002800                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55764.821305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55764.821305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        15056                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        15056                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        25460                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        25460                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1603284000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1603284000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001759                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001759                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62972.663001                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62972.663001                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6756456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6756456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        25353                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        25353                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    849108500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    849108500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6781809                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6781809                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003738                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003738                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 33491.440855                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 33491.440855                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        19065                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        19065                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    213168500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    213168500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000927                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000927                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 33900.842875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 33900.842875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             35224272                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              33796                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1042.261569                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1334                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          677                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          170061644                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         170061644                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3522711                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10940825                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14682485                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                926911                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1052557                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6306280                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                184747                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               90054537                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1041902                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        79764                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        79764                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        79764                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        79764                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        89120                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        89120                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        89120                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        89120                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5555762000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5555762000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5555762000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5555762000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       168884                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       168884                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       168884                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       168884                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.527699                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.527699                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.527699                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.527699                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62340.237882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62340.237882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62340.237882                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62340.237882                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        89120                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        89120                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        89120                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        89120                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5466643000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5466643000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5466643000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5466643000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.527699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.527699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.527699                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.527699                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61340.249102                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61340.249102                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61340.249102                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61340.249102                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        89119                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        79764                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        79764                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        89120                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        89120                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5555762000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5555762000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       168884                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       168884                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.527699                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.527699                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62340.237882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62340.237882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        89120                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        89120                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5466643000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5466643000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.527699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.527699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61340.249102                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61340.249102                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       168911                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        89135                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.895002                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       426887                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       426887                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              12177                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       99586790                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7471968                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7471968                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      29897484                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2422896                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1608                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  621                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1283                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          868                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11232556                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   568                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       68                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31125489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.199529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.273105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11409817     36.66%     36.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3318514     10.66%     47.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1887380      6.06%     53.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1761321      5.66%     59.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1692257      5.44%     64.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1308815      4.20%     68.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1486953      4.78%     73.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1108602      3.56%     77.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7151830     22.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31125489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.239943                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.197975                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11231735                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11231735                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11231735                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11231735                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          809                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             809                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          809                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            809                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     41332498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     41332498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     41332498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     41332498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11232544                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11232544                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11232544                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11232544                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51090.850433                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 51090.850433                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51090.850433                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 51090.850433                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6498                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           95                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      68.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          348                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               348                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          327                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           327                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          327                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          327                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          482                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          482                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25615498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25615498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25615498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     25615498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 53144.186722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 53144.186722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 53144.186722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 53144.186722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    348                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11231735                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11231735                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          809                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           809                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     41332498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     41332498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11232544                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11232544                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51090.850433                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51090.850433                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          327                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          327                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25615498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25615498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 53144.186722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 53144.186722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1810.644864                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22575134                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2277                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            9914.419851                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1810.644864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.884104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.884104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1929                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          231                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          179                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1482                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.941895                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           89860834                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          89860834                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1052557                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3103011                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   703610                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               76790852                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               292074                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18354094                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9594647                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       731                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   704152                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10981                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         569076                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       680482                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1249558                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64938631                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64172046                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  36878973                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50152686                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.060721                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.735334                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           95                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           95                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           95                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           95                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          161                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          161                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          161                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          161                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      9480500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      9480500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      9480500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      9480500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          256                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          256                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          256                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          256                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.628906                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.628906                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.628906                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.628906                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 58885.093168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 58885.093168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 58885.093168                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 58885.093168                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          161                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          161                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          161                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          161                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      9319500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      9319500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      9319500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      9319500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.628906                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.628906                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.628906                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.628906                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57885.093168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 57885.093168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57885.093168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 57885.093168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          161                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           95                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           95                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          161                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      9480500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      9480500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.628906                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.628906                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 58885.093168                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 58885.093168                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          161                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          161                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      9319500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      9319500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.628906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.628906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 57885.093168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 57885.093168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          312                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          177                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.762712                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          673                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          673                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      993040                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6611070                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7864                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10981                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2812842                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   48                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    204                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11743034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.568749                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            30.102312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11702936     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1902      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  179      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  185      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  154      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  210      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  262      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  379      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  413      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  433      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3858      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1058      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                676      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3039      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1009      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                804      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1432      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                895      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                317      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                119      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 93      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                103      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                233      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                163      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                912      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                509      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                208      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1444      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                616      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                162      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            18331      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            13434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11743034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15467516                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   58015                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15525531                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7801012                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  28329                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7829341                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23268528                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       86344                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23354872                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11232567                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      87                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11232654                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11232567                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          87                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11232654                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1052557                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4578655                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4297847                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             21                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14516157                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6680252                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85488316                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 46605                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  47916                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6182629                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 422794                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            62174953                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   108015274                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                103479806                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    232534                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36055118                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26119867                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       3                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1542863                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        100173515                       # The number of ROB reads (Count)
system.cpu.rob.writes                       157781138                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999998                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    128                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   7435                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7563                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   128                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  7435                       # number of overall hits (Count)
system.l2.overallHits::total                     7563                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        89120                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          161                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  354                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                24309                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  113944                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        89120                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          161                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 354                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               24309                       # number of overall misses (Count)
system.l2.overallMisses::total                 113944                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5332678000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      9073500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        24799500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1764899000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7131450000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5332678000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      9073500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       24799500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1764899000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7131450000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        89120                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          161                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                482                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              31744                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                121507                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        89120                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          161                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               482                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             31744                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               121507                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.734440                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.765783                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.937757                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.734440                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.765783                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.937757                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59837.051167                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 56357.142857                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 70055.084746                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72602.698589                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    62587.323598                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59837.051167                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 56357.142857                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70055.084746                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72602.698589                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   62587.323598                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                12603                       # number of writebacks (Count)
system.l2.writebacks::total                     12603                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    18                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   18                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        89111                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          152                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              354                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            24309                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              113926                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        89111                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          152                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             354                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           24309                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             113926                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5154059500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      8357500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     24091500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1716281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6902789500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5154059500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      8357500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     24091500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1716281000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6902789500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999899                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.944099                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.734440                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.765783                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.937609                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999899                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.944099                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.734440                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.765783                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.937609                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57838.645061                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54983.552632                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 68055.084746                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70602.698589                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60590.115514                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57838.645061                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54983.552632                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68055.084746                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70602.698589                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60590.115514                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          12701                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        62084                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          62084                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              4                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 4                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             128                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                128                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           354                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              354                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     24799500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     24799500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.734440                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.734440                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70055.084746                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70055.084746                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          354                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          354                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     24091500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     24091500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.734440                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.734440                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68055.084746                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68055.084746                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3457                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3457                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2829                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2829                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    197372500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      197372500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           6286                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6286                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.450048                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.450048                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 69767.585719                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 69767.585719                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2829                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2829                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    191714500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    191714500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.450048                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.450048                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67767.585719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67767.585719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3978                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3978                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        89120                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          161                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        21480                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          110761                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5332678000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      9073500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1567526500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6909278000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        89120                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          161                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        25458                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        114739                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.843743                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.965330                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59837.051167                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 56357.142857                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72976.094041                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62380.061574                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            18                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        89111                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          152                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        21480                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       110743                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5154059500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      8357500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1524566500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6686983500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999899                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.944099                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.843743                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.965173                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57838.645061                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54983.552632                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70976.094041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60382.900048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          348                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              348                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          348                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          348                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        22070                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            22070                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        22070                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        22070                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15454.631337                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        43288                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      35721                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.211836                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15454.631337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.943276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.943276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15453                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  692                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9895                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 4670                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.943176                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1670522                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1670522                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12603.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     89111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       354.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     24306.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001228957652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          743                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          743                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              242111                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              11873                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      113926                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12603                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    113926                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12603                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                113926                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12603                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  102922                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7043                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    712                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     153.148048                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    104.794316                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             15      2.02%      2.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            49      6.59%      8.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            63      8.48%     17.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            53      7.13%     24.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            22      2.96%     27.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95            31      4.17%     31.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111           40      5.38%     36.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127           48      6.46%     43.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           52      7.00%     50.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159           60      8.08%     58.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175           44      5.92%     64.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191           53      7.13%     71.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207           37      4.98%     76.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223           33      4.44%     80.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239           29      3.90%     84.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255           21      2.83%     87.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            9      1.21%     88.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287           10      1.35%     90.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303           11      1.48%     91.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            8      1.08%     92.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            7      0.94%     93.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            6      0.81%     94.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            9      1.21%     95.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            8      1.08%     96.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            4      0.54%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            3      0.40%     97.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            2      0.27%     97.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            2      0.27%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            3      0.40%     98.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            3      0.40%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-495            1      0.13%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::496-511            2      0.27%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::528-543            1      0.13%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-559            1      0.13%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::592-607            1      0.13%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::624-639            1      0.13%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::688-703            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.966353                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.918722                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.329815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              428     57.60%     57.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               14      1.88%     59.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              251     33.78%     93.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               30      4.04%     97.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                7      0.94%     98.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.94%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.13%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.27%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.27%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7291264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               806592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              468280582.33215839                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              51803277.38296958                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15570578000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     123059.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5703104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         9728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        22656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1555584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       806784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 366281191.055606007576                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 624779.668508400908                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1455078.964815617772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 99907201.465560466051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 51815608.560637511313                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        89111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        24309                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12603                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2253172080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      3411066                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     12374032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    929012000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 879382678058                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25285.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     22441.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34954.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38216.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  69775662.78                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5703104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         9728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        22656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1555776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7291264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        22656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       806592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       806592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        89111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          354                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        24309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          113926                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12603                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12603                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    366281191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       624780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1455079                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       99919533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         468280582                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1455079                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1455079                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     51803277                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         51803277                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     51803277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    366281191                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       624780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1455079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      99919533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        520083860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               113923                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12606                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        21714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        10683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        19121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        28833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         3429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         5796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         2216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1205228062                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             379591436                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3197969178                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10579.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28071.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               81358                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2844                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           22.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        42329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   191.278792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   117.655376                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   238.033219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        25243     59.64%     59.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7714     18.22%     77.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2575      6.08%     83.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1638      3.87%     87.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1326      3.13%     90.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1175      2.78%     93.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          948      2.24%     95.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          709      1.67%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1001      2.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        42329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               7291072                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             806784                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              468.268251                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               51.815609                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    76549767.840000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    101771934.936000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   381058651.545597                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  26335781.472000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2770755254.399976                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12635969237.740654                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 455291058.700799                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16447731686.635197                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1056.353654                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    642231292                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    700000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14228057708                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    55457648.064000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    73738524.787200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   98137577.260800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  21043819.104000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2770755254.399976                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11367691191.964788                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1429787184.268804                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15816611199.849581                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1015.820015                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2134410116                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    700000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12735878884                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              111096                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12603                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             62182                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2829                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2829                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          111097                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       302636                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       302636                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  302636                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8097792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      8097792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8097792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             113926                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   113926    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               113926                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           258879500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          617998756                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         188711                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       111643                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             115220                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        34673                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          348                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            99056                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6286                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6286                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        114739                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             4                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1312                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        95244                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          483                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       267358                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 364397                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        53120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3444096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        10304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5703616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9211136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           12701                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    806592                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            134212                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.274759                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.446395                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   97336     72.52%     72.52% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   36876     27.48%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              134212                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          132652500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            482000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          31746000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            165491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          89127982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        242887                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       121378                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        36874                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15570289000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
