-- VHDL for IBM SMS ALD page 14.18.09.1
-- Title: AUXILIARY BINARY ADDER-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 12:13:14 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_09_1_AUXILIARY_BINARY_ADDER_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_BIN_REG_B4_BIT:	 in STD_LOGIC;
		PS_BIN_REG_A_4_BIT:	 in STD_LOGIC;
		MS_BIN_REG_A_4_BIT:	 in STD_LOGIC;
		PS_BIN_REG_NOT_B4_BIT:	 in STD_LOGIC;
		PS_BIN_REG_B8_BIT:	 in STD_LOGIC;
		PS_BIN_REG_A_8_BIT:	 in STD_LOGIC;
		MS_BIN_REG_A_8_BIT:	 in STD_LOGIC;
		PS_BIN_REG_NOT_B8_BIT:	 in STD_LOGIC;
		PS_A4_DOT_B4_EVEN:	 out STD_LOGIC;
		PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4:	 out STD_LOGIC);
end ALD_14_18_09_1_AUXILIARY_BINARY_ADDER_ACC;

architecture behavioral of ALD_14_18_09_1_AUXILIARY_BINARY_ADDER_ACC is 

	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;

begin

	OUT_4D_G <= NOT(PS_BIN_REG_B4_BIT AND PS_BIN_REG_A_4_BIT );
	OUT_4E_C <= NOT(MS_BIN_REG_A_4_BIT AND PS_BIN_REG_NOT_B4_BIT );
	OUT_3E_K <= NOT(OUT_4D_G AND OUT_4E_C );
	OUT_2F_NoPin <= NOT(OUT_4D_G AND OUT_3H_E );
	OUT_1F_A <= NOT(OUT_2F_NoPin AND OUT_2G_NoPin );
	OUT_4G_NoPin <= NOT(PS_BIN_REG_B8_BIT AND PS_BIN_REG_A_8_BIT );
	OUT_3G_D <= NOT(OUT_4D_G );
	OUT_2G_NoPin <= NOT(OUT_3G_D AND OUT_2H_E );
	OUT_3H_E <= NOT(OUT_4G_NoPin AND OUT_4I_NoPin );
	OUT_2H_E <= NOT(OUT_3H_E );
	OUT_4I_NoPin <= NOT(MS_BIN_REG_A_8_BIT AND PS_BIN_REG_NOT_B8_BIT );

	PS_A4_DOT_B4_EVEN <= OUT_3E_K;
	PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4 <= OUT_1F_A;


end;
