
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
u
Command: %s
53*	vivadotcl2M
9synth_design -top design_1_wrapper -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:01:45 . Memory (MB): peak = 265.840 ; gain = 134.801
2default:default
˜
synthesizing module '%s'638*oasys2$
design_1_wrapper2default:default2Å
kD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-638
Å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Å
kD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
242default:default8@Z8-4446
Ê
synthesizing module '%s'638*oasys2
design_12default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
GND2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
VCC2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2.
design_1_axi_bram_ctrl_0_02default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd2default:default2
1042default:default8@Z8-638
b
%s*synth2S
?	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
2default:default
]
%s*synth2N
:	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
”
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
axi_bram_ctrl2default:default2®
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
1232default:default2
U02default:default2!
axi_bram_ctrl2default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd2default:default2
2472default:default8@Z8-3491
Æ
synthesizing module '%s'638*oasys21
axi_bram_ctrl__parameterized02default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
2922default:default8@Z8-638
b
%s*synth2S
?	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
2default:default
]
%s*synth2N
:	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2%
axi_bram_ctrl_top2default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl_top.vhd2default:default2
3972default:default8@Z8-638
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
î
synthesizing module '%s'638*oasys2
full_axi2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/full_axi.vhd2default:default2
3812default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
˜
null assignment ignored3449*oasys2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/full_axi.vhd2default:default2
5292default:default8@Z8-3919
˜
null assignment ignored3449*oasys2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/full_axi.vhd2default:default2
6262default:default8@Z8-3919
ú
synthesizing module '%s'638*oasys2 
sng_port_arb2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/sng_port_arb.vhd2default:default2
1892default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
◊
%done synthesizing module '%s' (%s#%s)256*oasys2 
sng_port_arb2default:default2
32default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/sng_port_arb.vhd2default:default2
1892default:default8@Z8-256
í
synthesizing module '%s'638*oasys2
wr_chnl2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wr_chnl.vhd2default:default2
4032default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
ó
null port '%s' ignored506*oasys2"
FaultInjectECC2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wr_chnl.vhd2default:default2
3702default:default8@Z8-506
ñ
synthesizing module '%s'638*oasys2
	wrap_brst2default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wrap_brst.vhd2default:default2
2082default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
—
%done synthesizing module '%s' (%s#%s)256*oasys2
	wrap_brst2default:default2
42default:default2
12default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wrap_brst.vhd2default:default2
2082default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2/
axi_bram_ctrl_v4_0_SRL_FIFO2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 8 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_XON bound to: 0 - type: bool 
2default:default
‰
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDR2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default2#
Data_Exists_DFF2default:default2
FDR2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2322default:default8@Z8-3491
µ
synthesizing module '%s'638*oasys2
FDR2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
52default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-256
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
62default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-256
·
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
∏
synthesizing module '%s'638*oasys2
XORCY2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
72default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-256
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default2
FDRE_I2default:default2
FDRE2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
∂
synthesizing module '%s'638*oasys2
FDRE2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2default:default2
82default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-256
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
·
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default2
FDRE_I2default:default2
FDRE2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
·
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default2
FDRE_I2default:default2
FDRE2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
·
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default2
FDRE_I2default:default2
FDRE2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
‰
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345242default:default2
SRL16E_I2default:default2
SRL16E2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
2732default:default8@Z8-3491
π
synthesizing module '%s'638*oasys2
SRL16E2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345242default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL16E2default:default2
92default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345242default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_bram_ctrl_v4_0_SRL_FIFO2default:default2
102default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_chnl2default:default2
112default:default2
12default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wr_chnl.vhd2default:default2
4032default:default8@Z8-256
í
synthesizing module '%s'638*oasys2
rd_chnl2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/rd_chnl.vhd2default:default2
3232default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
ö
found unpartitioned %s node3665*oasys2
	construct2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/rd_chnl.vhd2default:default2
27952default:default8@Z8-4512
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_chnl2default:default2
122default:default2
12default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/rd_chnl.vhd2default:default2
3232default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
full_axi2default:default2
132default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/full_axi.vhd2default:default2
3812default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_bram_ctrl_top2default:default2
142default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl_top.vhd2default:default2
3972default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_bram_ctrl__parameterized02default:default2
152default:default2
12default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
2922default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
design_1_axi_bram_ctrl_0_02default:default2
162default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd2default:default2
1042default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2/
design_1_axi_mem_intercon_02default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
3352default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2+
s00_couplers_imp_5VZGPS2default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8522default:default8@Z8-638
î
synthesizing module '%s'638*oasys2&
design_1_auto_pc_02default:default2ú
Öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2Ÿ
¬d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
≠
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
172default:default2
12default:default2Ÿ
¬d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_02default:default2
182default:default2
12default:default2ú
Öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-256
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_02default:default2
562default:default2
522default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
10672default:default8@Z8-350
≤
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_5VZGPS2default:default2
192default:default2
12default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8522default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2/
design_1_axi_mem_intercon_02default:default2
202default:default2
12default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
3352default:default8@Z8-256
®
synthesizing module '%s'638*oasys2,
design_1_blk_mem_gen_0_02default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
q
%s*synth2b
N	Parameter C_INIT_FILE bound to: design_1_blk_mem_gen_0_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
à
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_22default:default2§
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
1232default:default2
U02default:default2$
blk_mem_gen_v8_22default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd2default:default2
2222default:default8@Z8-3491
≠
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
q
%s*synth2b
N	Parameter C_INIT_FILE bound to: design_1_blk_mem_gen_0_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
à
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
2default:default
©
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_2_synth2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
q
%s*synth2b
N	Parameter C_INIT_FILE bound to: design_1_blk_mem_gen_0_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
õ
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEA_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEB_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
£
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRA_WIDTH_CORE bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRB_WIDTH_CORE bound to: 10 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
212default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 1024 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEPTH_RESOLUTION bound to: 1024 - type: integer 
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 10 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
©
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 1024 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 1024 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_INITA_VAL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_INITB_VAL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 10 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 10 - type: integer 
2default:default
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
≠
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 1024 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 1024 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 10 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 10 - type: integer 
2default:default
Å
null assignment ignored3449*oasys2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
15122default:default8@Z8-3919
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
n
%s*synth2_
K	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 36 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
À
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
18212default:default8@Z8-113
È
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
222default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
232default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
242default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
•
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
·
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
252default:default2
12default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
262default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_2_synth2default:default2
272default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2
282default:default2
12default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2,
design_1_blk_mem_gen_0_02default:default2
292default:default2
12default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd2default:default2
712default:default8@Z8-256
˙
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2
addra2default:default2
322default:default2,
design_1_blk_mem_gen_0_02default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
2262default:default8@Z8-689
î
synthesizing module '%s'638*oasys2(
design_1_clk_wiz_1_02default:default2ö
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
692default:default8@Z8-638
§
synthesizing module '%s'638*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
672default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
IBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
302default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
312default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
322default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2
332default:default2
12default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
672default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_clk_wiz_1_02default:default2
342default:default2
12default:default2ö
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
692default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2$
design_1_mdm_1_02default:default2ö
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM2default:default2ì
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
1122default:default2
U02default:default2
MDM2default:default2ö
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
9482default:default8@Z8-3491
ê
synthesizing module '%s'638*oasys2'
MDM__parameterized02default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
≤
&Detected and applied attribute %s = %s3620*oasys2
buffer_type2default:default2
none2default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
17462default:default8@Z8-4472
[
%s*synth2L
8	Parameter DISABLE_JTAG bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter JTAG_CHAIN bound to: 2 - type: integer 
2default:default
∑
,binding component instance '%s' to cell '%s'113*oasys2
	BSCANE2_I2default:default2
BSCANE22default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
18052default:default8@Z8-113
¥
,binding component instance '%s' to cell '%s'113*oasys2
	BUFG_DRCK2default:default2
BUFG2default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19292default:default8@Z8-113
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM_Core2default:default2ô
Ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
962default:default2
MDM_Core_I12default:default2
MDM_Core2default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19432default:default8@Z8-3491
ö
synthesizing module '%s'638*oasys2,
MDM_Core__parameterized02default:default2õ
Ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-638
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
JTAG_CONTROL2default:default2ù
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
972default:default2"
JTAG_CONTROL_I2default:default2 
JTAG_CONTROL2default:default2õ
Ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
16092default:default8@Z8-3491
¢
synthesizing module '%s'638*oasys20
JTAG_CONTROL__parameterized02default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
∫
,binding component instance '%s' to cell '%s'113*oasys2
FDC_I2default:default2
FDC_12default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5592default:default8@Z8-113
¥
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5762default:default8@Z8-4472
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ω
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ω
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ω
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ω
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ω
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ø
,binding component instance '%s' to cell '%s'113*oasys2
	SYNC_FDRE2default:default2
FDRE_12default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6452default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000101100111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
æ
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_12default:default2
SRL16E2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6762default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100001010000111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
æ
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_22default:default2
SRL16E2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6902default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100010001000011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_12default:default2
SRL16E2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7532default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0101100001001101 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_22default:default2
SRL16E2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7672default:default8@Z8-113
π
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
8932default:default8@Z8-4472
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys20
JTAG_CONTROL__parameterized02default:default2
352default:default2
12default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2,
MDM_Core__parameterized02default:default2
362default:default2
12default:default2õ
Ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2'
MDM__parameterized02default:default2
372default:default2
12default:default2ï
d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_mdm_1_02default:default2
382default:default2
12default:default2ö
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2+
design_1_microblaze_0_02default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
j
%s*synth2[
G	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
¡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

MicroBlaze2default:default2¢
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
1522default:default2
U02default:default2

MicroBlaze2default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
7402default:default8@Z8-3491
•
synthesizing module '%s'638*oasys2.
MicroBlaze__parameterized02default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
MicroBlaze_Core2default:default2ß
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
1502default:default2%
MicroBlaze_Core_I2default:default2#
MicroBlaze_Core2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21422default:default8@Z8-3491
Ø
synthesizing module '%s'638*oasys23
MicroBlaze_Core__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
ƒ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36142default:default8@Z8-4472
ƒ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36962default:default8@Z8-4472
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
interrupt_mode_converter2default:default2∞
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1422default:default2.
interrupt_mode_converter_I2default:default2,
interrupt_mode_converter2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
67982default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys2<
(interrupt_mode_converter__parameterized02default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-638
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
˝
%done synthesizing module '%s' (%s#%s)256*oasys2<
(interrupt_mode_converter__parameterized02default:default2
392default:default2
12default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
2default:default
n
%s*synth2_
K	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

Decode_gti2default:default2¢
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
1642default:default2
Decode_I2default:default2

Decode_gti2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
68212default:default8@Z8-3491
•
synthesizing module '%s'638*oasys2.
Decode_gti__parameterized02default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
π
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
9282default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
PC_Module_gti2default:default2•
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2182default:default2
PC_Module_I2default:default2!
PC_Module_gti2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
12652default:default8@Z8-3491
´
synthesizing module '%s'638*oasys21
PC_Module_gti__parameterized02default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
∆
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
¬
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
”
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Á
%done synthesizing module '%s' (%s#%s)256*oasys21
PC_Module_gti__parameterized02default:default2
402default:default2
12default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-256
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
È
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
PreFetch_Buffer_gti2default:default2´
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1522default:default2&
PreFetch_Buffer_I12default:default2'
PreFetch_Buffer_gti2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
13342default:default8@Z8-3491
∑
synthesizing module '%s'638*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-638
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2
412default:default2
12default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
œ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_02default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
14962default:default8@Z8-3491
£
synthesizing module '%s'638*oasys2-
carry_and__parameterized02default:default2£
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2-
carry_and__parameterized02default:default2
422default:default2
12default:default2£
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
œ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_12default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
œ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_32default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15342default:default8@Z8-3491
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

jump_logic2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1562default:default2!
jump_logic_I12default:default2

Jump_Logic2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
28842default:default8@Z8-3491
ô
synthesizing module '%s'638*oasys2

jump_logic2default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
’
%done synthesizing module '%s' (%s#%s)256*oasys2

jump_logic2default:default2
432default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
carry_or2default:default2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1512default:default20
mem_wait_on_ready_N_carry_or2default:default2
carry_or2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43552default:default8@Z8-3491
°
synthesizing module '%s'638*oasys2,
carry_or__parameterized02default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
›
%done synthesizing module '%s' (%s#%s)256*oasys2,
carry_or__parameterized02default:default2
442default:default2
12default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Œ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2°
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2)
mem_PipeRun_carry_and2default:default2
	carry_and2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43692default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
–
merging register '%s' into '%s'3619*oasys2'
WB_Div_Overflow_reg2default:default2&
ex_start_div_i_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
59252default:default8@Z8-4471
·
%done synthesizing module '%s' (%s#%s)256*oasys2.
Decode_gti__parameterized02default:default2
452default:default2
12default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
o
%s*synth2`
L	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
2default:default
o
%s*synth2`
L	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
2default:default
m
%s*synth2^
J	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
’
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
Data_Flow_gti2default:default2•
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
1902default:default2
Data_Flow_I2default:default2!
Data_Flow_gti2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
71642default:default8@Z8-3491
´
synthesizing module '%s'638*oasys21
Data_Flow_gti__parameterized02default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
∆
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12432default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12442default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12452default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_gti2default:default2©
îd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
1852default:default2#
Register_File_I2default:default2%
Register_File_gti2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13502default:default8@Z8-3491
≥
synthesizing module '%s'638*oasys25
!Register_File_gti__parameterized02default:default2´
îd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys25
!Register_File_gti__parameterized02default:default2
462default:default2
12default:default2´
îd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-256
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_gti2default:default2™
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2112default:default2$
Operand_Select_I2default:default2&
Operand_Select_gti2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13802default:default8@Z8-3491
µ
synthesizing module '%s'638*oasys26
"Operand_Select_gti__parameterized02default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-638
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Ä
default block is never used226*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
3152default:default8@Z8-226
Ä
default block is never used226*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4002default:default8@Z8-226
Ä
default block is never used226*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4722default:default8@Z8-226
Ò
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_gti__parameterized02default:default2
472default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-256
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU2default:default2õ
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
1862default:default2
ALU_I2default:default2
ALU2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
14402default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys2'
ALU__parameterized02default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-638
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized02default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized02default:default2
482default:default2
12default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2ü
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized22default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111101000001010 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized22default:default2
482default:default2
12default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2'
ALU__parameterized02default:default2
492default:default2
12default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
Shift_Logic_Module_gti2default:default2ß
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1622default:default2(
Shift_Logic_Module_I2default:default2*
Shift_Logic_Module_gti2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
14692default:default8@Z8-3491
∂
synthesizing module '%s'638*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
æ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2252default:default8@Z8-4472
æ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2262default:default8@Z8-4472
æ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-4472
æ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-4472
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
Ù
0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2
502default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
√
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
mul_unit2default:default2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1622default:default2

MUL_Unit_I2default:default2
MUL_Unit2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
15012default:default8@Z8-3491
ë
synthesizing module '%s'638*oasys2
mul_unit2default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
mul_unit2default:default2
512default:default2
12default:default2¢
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Barrel_Shifter_gti2default:default2™
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1692default:default2$
Barrel_Shifter_I2default:default2&
Barrel_Shifter_gti2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
15292default:default8@Z8-3491
µ
synthesizing module '%s'638*oasys26
"Barrel_Shifter_gti__parameterized02default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys26
"Barrel_Shifter_gti__parameterized02default:default2
522default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_FPU bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
WB_Mux2default:default2¢
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
1582default:default2
WB_Mux_I2default:default2
WB_Mux2default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
16252default:default8@Z8-3491
°
synthesizing module '%s'638*oasys2*
WB_Mux__parameterized02default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_FPU bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
©
synthesizing module '%s'638*oasys2.
WB_Mux_Bit__parameterized02default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2.
WB_Mux_Bit__parameterized02default:default2
532default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

WB_Mux_Bit2default:default2¶
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1642default:default2
	Wb_Mux_I12default:default2

WB_Mux_Bit2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
5552default:default8@Z8-3491
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
›
%done synthesizing module '%s' (%s#%s)256*oasys2*
WB_Mux__parameterized02default:default2
542default:default2
12default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys23
Zero_Detect_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys23
Zero_Detect_gti__parameterized02default:default2
552default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
Ö
default block is never used226*oasys2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3602default:default8@Z8-226
Ö
default block is never used226*oasys2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3712default:default8@Z8-226
˚
%done synthesizing module '%s' (%s#%s)256*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2
562default:default2
12default:default2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
≥
synthesizing module '%s'638*oasys23
Data_Flow_Logic__parameterized02default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys23
Data_Flow_Logic__parameterized02default:default2
572default:default2
12default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
ß
synthesizing module '%s'638*oasys2/
msr_reg_gti__parameterized02default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2/
msr_reg_gti__parameterized02default:default2
582default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-256
É
%s*synth2t
`	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2;
'exception_registers_gti__parameterized02default:default2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
ü
synthesizing module '%s'638*oasys2+
mux_bus__parameterized02default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2+
mux_bus__parameterized02default:default2
592default:default2
12default:default2°
äd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-256
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
É
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
˚
%done synthesizing module '%s' (%s#%s)256*oasys2;
'exception_registers_gti__parameterized02default:default2
602default:default2
12default:default2±
öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
á
synthesizing module '%s'638*oasys2
Fpu2default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
√
%done synthesizing module '%s' (%s#%s)256*oasys2
Fpu2default:default2
612default:default2
12default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-256
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2'
PVR__parameterized02default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2'
PVR__parameterized02default:default2
622default:default2
12default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys21
Data_Flow_gti__parameterized02default:default2
632default:default2
12default:default2ß
êd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_Ext bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Ø
synthesizing module '%s'638*oasys21
read_data_mux__parameterized02default:default2´
îd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-638
T
%s*synth2E
1	Parameter C_USE_D_EXT bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys21
read_data_mux__parameterized02default:default2
642default:default2
12default:default2´
îd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-256
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
2default:default
≠
synthesizing module '%s'638*oasys22
DAXI_interface__parameterized02default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-638
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys22
DAXI_interface__parameterized02default:default2
652default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-256
N
%s*synth2?
+	Parameter IS_SRI_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
£
synthesizing module '%s'638*oasys2-
instr_mux__parameterized02default:default2£
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2-
instr_mux__parameterized02default:default2
662default:default2
12default:default2£
åd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-256
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
õ
synthesizing module '%s'638*oasys2)
Debug__parameterized02default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
π
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9922default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9932default:default8@Z8-4472
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
Ø
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized02default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized02default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ø
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized22default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized22default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
Ø
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized42default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized42default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
Ø
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized62default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized62default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
Ø
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized82default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized82default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
∞
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized102default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized102default:default2
672default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ù
default block is never used226*oasys2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
13532default:default8@Z8-226
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14472default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14482default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14492default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14502default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14512default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14522default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_FIRST bound to: 1 - type: bool 
2default:default
P
%s*synth2A
-	Parameter C_TRACE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
T
%s*synth2E
1	Parameter No_Bits bound to: 32 - type: integer 
2default:default
ß
synthesizing module '%s'638*oasys2/
address_hit__parameterized02default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_FIRST bound to: 1 - type: bool 
2default:default
P
%s*synth2A
-	Parameter C_TRACE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
T
%s*synth2E
1	Parameter No_Bits bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
∞
synthesizing module '%s'638*oasys2.
MB_SRLC16E__parameterized02default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRLC16E__parameterized02default:default2
682default:default2
12default:default2Ø
òd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2/
address_hit__parameterized02default:default2
692default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-256
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22692default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22702default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28122default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28132default:default8@Z8-4472
◊
%done synthesizing module '%s' (%s#%s)256*oasys2)
Debug__parameterized02default:default2
702default:default2
12default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_MMU_PARITY bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
ó
synthesizing module '%s'638*oasys2'
MMU__parameterized02default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_MMU_PARITY bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2'
MMU__parameterized02default:default2
712default:default2
12default:default2ù
Üd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys23
MicroBlaze_Core__parameterized02default:default2
722default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2.
MicroBlaze__parameterized02default:default2
732default:default2
12default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2+
design_1_microblaze_0_02default:default2
742default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-256
˜
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
microblaze_02default:default2+
design_1_microblaze_0_02default:default2
512default:default2
502default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
2502default:default8@Z8-350
É
synthesizing module '%s'638*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
6152default:default8@Z8-638
∑
synthesizing module '%s'638*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b01000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
∫
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_HIGHADDR bound to: 8191 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized02default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
∑
synthesizing module '%s'638*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2
752default:default2
12default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized02default:default2
762default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2
772default:default2
12default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2
782default:default2
12default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
ô
synthesizing module '%s'638*oasys2'
design_1_dlmb_v10_02default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
ú
synthesizing module '%s'638*oasys2+
lmb_v10__parameterized02default:default2û
ád:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2
FDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
792default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_v10__parameterized02default:default2
802default:default2
12default:default2û
ád:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_dlmb_v10_02default:default2
812default:default2
12default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-256
Ô
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
dlmb_v102default:default2'
design_1_dlmb_v10_02default:default2
252default:default2
242default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
7642default:default8@Z8-350
∑
synthesizing module '%s'638*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
∫
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_HIGHADDR bound to: 8191 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized22default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
«
synthesizing module '%s'638*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
É
%done synthesizing module '%s' (%s#%s)256*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2
812default:default2
12default:default2≠
ñd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized22default:default2
812default:default2
12default:default2®
ëd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2
812default:default2
12default:default2≤
õd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2
822default:default2
12default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
ô
synthesizing module '%s'638*oasys2'
design_1_ilmb_v10_02default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
’
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_ilmb_v10_02default:default2
832default:default2
12default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-256
Ô
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
ilmb_v102default:default2'
design_1_ilmb_v10_02default:default2
252default:default2
242default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8102default:default8@Z8-350
ô
synthesizing module '%s'638*oasys2'
design_1_lmb_bram_02default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
à
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
2default:default
≠
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
à
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
2default:default
π
synthesizing module '%s'638*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
´
synthesizing module '%s'638*oasys23
blk_mem_gen_top__parameterized02default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEA_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEB_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
≥
synthesizing module '%s'638*oasys27
#blk_mem_input_block__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRA_WIDTH_CORE bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRB_WIDTH_CORE bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys27
#blk_mem_input_block__parameterized02default:default2
832default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
π
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ω
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
832default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
832default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
π
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
ˇ
null assignment ignored3449*oasys2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ω
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2
832default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2
832default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2
832default:default2
12default:default2Æ
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
µ
synthesizing module '%s'638*oasys28
$blk_mem_output_block__parameterized02default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys28
$blk_mem_output_block__parameterized02default:default2
832default:default2
12default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_top__parameterized02default:default2
832default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2
832default:default2
12default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2
832default:default2
12default:default2¶
èd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_lmb_bram_02default:default2
842default:default2
12default:default2†
âd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2
852default:default2
12default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
6152default:default8@Z8-256
∑
synthesizing module '%s'638*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2∞
ôd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
è
synthesizing module '%s'638*oasys2
lpf2default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
∏
synthesizing module '%s'638*oasys2
SRL162default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
862default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
872default:default2
12default:default2•
éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
ô
synthesizing module '%s'638*oasys2
sequence2default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
ó
synthesizing module '%s'638*oasys2
upcnt_n2default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 6 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
882default:default2
12default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
892default:default2
12default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
902default:default2
12default:default2∞
ôd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2
912default:default2
12default:default2¥
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
rst_clk_wiz_1_100M2default:default21
design_1_rst_clk_wiz_1_100M_02default:default2
102default:default2
92default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
3232default:default8@Z8-350
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
design_12default:default2
922default:default2
12default:default2y
cD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_wrapper2default:default2
932default:default2
12default:default2Å
kD:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 00:03:48 . Memory (MB): peak = 538.574 ; gain = 407.535
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[35]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[26]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[35]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[26]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2¨
ïd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
^
-Analyzing %s Unisim elements for replacement
17*netlist2
4162default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2ò
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ò
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2ò
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ò
Éd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
ˇ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ë
}d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
à
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ë
}d:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2ö
Öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ö
Öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
»
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2ö
Öd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
ù
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ãd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
§
$Parsing XDC File [%s] for cell '%s'
848*designutils2¨
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
≠
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¨
ód:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2≤
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
≥
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≤
ùd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
ü
Parsing XDC File [%s]
179*designutils2i
UD:/Libraries/University/ECE532/Milestone1/Design2/Design2.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
®
Finished Parsing XDC File [%s]
178*designutils2i
UD:/Libraries/University/ECE532/Milestone1/Design2/Design2.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
ñ
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2i
UD:/Libraries/University/ECE532/Milestone1/Design2/Design2.runs/synth_1/dont_touch.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
•
!Unisim Transformation Summary:
%s111*project2Ë
”  A total of 411 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 127 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 133 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:02:38 ; elapsed = 00:04:10 . Memory (MB): peak = 625.984 ; gain = 494.945
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:04:10 . Memory (MB): peak = 625.984 ; gain = 494.945
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:04:10 . Memory (MB): peak = 625.984 ; gain = 494.945
2default:default
å
3inferred FSM for state register '%s' in module '%s'802*oasys2#
rlast_sm_cs_reg2default:default2
rd_chnl2default:defaultZ8-802
◊
merging register '%s' into '%s'3619*oasys2+
ex_MSR_clear_decode_reg2default:default2)
ex_MSR_set_decode_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22242default:default8@Z8-4471
“
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SHR_reg2default:default2)
ex_MSR_set_decode_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50032default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EAR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22472default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EDR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22482default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_FSR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22492default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_PVR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22502default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_BTR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22512default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SLR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22522default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SHR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22532default:default8@Z8-4471
·
merging register '%s' into '%s'3619*oasys20
ex_Take_Intr_or_Exc_keep_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
13062default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2$
EX_CLZ_Instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
31062default:default8@Z8-4471
ÿ
merging register '%s' into '%s'3619*oasys2'
ex_is_mul_instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35702default:default8@Z8-4471
ÿ
merging register '%s' into '%s'3619*oasys2'
ex_is_fpu_instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35892default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys2(
ex_is_bs_instr_I_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
36152default:default8@Z8-4471
ÿ
merging register '%s' into '%s'3619*oasys2'
EX_Div_Unsigned_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
36332default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_ESR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49962default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EAR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49972default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EDR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49982default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_FSR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49992default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_BTR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50012default:default8@Z8-4471
–
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SLR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50022default:default8@Z8-4471
ﬂ
merging register '%s' into '%s'3619*oasys2.
ex_potential_exception_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
52032default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2$
wb_clr_ESR_l_reg2default:default2'
wb_is_fpu_instr_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
58812default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EAR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46072default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EDR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46082default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_FSR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46092default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_PVR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46102default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_BTR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46112default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SLR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SHR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46132default:default8@Z8-4471
“
merging register '%s' into '%s'3619*oasys2&
ex_start_fpu_i_reg2default:default2)
ex_Write_ICache_i_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35872default:default8@Z8-4471
⁄
merging register '%s' into '%s'3619*oasys2.
ex_Write_DCache_decode_reg2default:default2)
ex_Write_ICache_i_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
41272default:default8@Z8-4471
¯
merging register '%s' into '%s'3619*oasys2:
&Performace_Debug_Control.ex_pc_brk_reg2default:default2@
,Performace_Debug_Control.ex_dbg_hit_reg[0:0]2default:default2ü
àd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
27292default:default8@Z8-4471
 
merging register '%s' into '%s'3619*oasys2"
seq_cnt_en_reg2default:default2 
from_sys_reg2default:default2™
ìd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
2222default:default8@Z8-4471
ø
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
rlast_sm_cs_reg2default:default2
one-hot2default:default2
rd_chnl2default:defaultZ8-3354
Ù
0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2©
íd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
≥
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 7     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 30    
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 352   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 199   
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 6     
2default:default
≥
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2§
çd:/Libraries/University/ECE532/Milestone1/Design2/Design2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
<
%s*synth2-
Module design_1_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module wrap_brst 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module axi_bram_ctrl_v4_0_SRL_FIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
3
%s*synth2$
Module wr_chnl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 8     
2default:default
3
%s*synth2$
Module rd_chnl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 58    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 28    
2default:default
8
%s*synth2)
Module sng_port_arb 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
4
%s*synth2%
Module full_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
=
%s*synth2.
Module axi_bram_ctrl_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module axi_bram_ctrl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module design_1_axi_bram_ctrl_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module axi_protocol_converter_v2_1_axi_protocol_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_5VZGPS 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module design_1_axi_mem_intercon_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_prim_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_v8_2_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module design_1_blk_mem_gen_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module design_1_clk_wiz_1_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_clk_wiz_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module JTAG_CONTROL__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
D
%s*synth25
!Module MDM_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module MDM__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module design_1_mdm_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module interrupt_mode_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module PC_Module_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
O
%s*synth2@
,Module PreFetch_Buffer_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module carry_and__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module jump_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
D
%s*synth25
!Module carry_or__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module Decode_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 109   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 47    
2default:default
M
%s*synth2>
*Module Register_File_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module Operand_Select_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
?
%s*synth20
Module ALU__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module Shift_Logic_Module_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
4
%s*synth2%
Module mul_unit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module Barrel_Shifter_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module WB_Mux_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module WB_Mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module Zero_Detect_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module Byte_Doublet_Handle_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
K
%s*synth2<
(Module Data_Flow_Logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module msr_reg_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
C
%s*synth24
 Module mux_bus__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module exception_registers_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
/
%s*synth2 
Module Fpu 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module PVR__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module Data_Flow_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
I
%s*synth2:
&Module read_data_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module instr_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module MMU__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module DAXI_interface__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRL16E__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRLC16E__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module address_hit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module Debug__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 70    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 59    
2default:default
K
%s*synth2<
(Module MicroBlaze_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
F
%s*synth27
#Module MicroBlaze__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
C
%s*synth24
 Module design_1_microblaze_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module lmb_bram_if_cntlr_v4_0_pselect_mask 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module design_1_dlmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_v10__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_dlmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
_
%s*synth2P
<Module lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module design_1_ilmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_ilmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module blk_mem_input_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module blk_mem_output_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_generic_cstr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module blk_mem_gen_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_v8_2_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_2__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_lmb_bram_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module microblaze_0_local_memory_imp_Z0DGSF 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
Module lpf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
3
%s*synth2$
Module upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module sequence 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
I
%s*synth2:
&Module design_1_rst_clk_wiz_1_100M_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module design_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2j
V\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
˚
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ù
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2d
P\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0] 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2q
]\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0] 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2p
\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[0] 2default:default2.
design_1_axi_bram_ctrl_0_02default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\ex_which_branch_reg[10] 2default:default2.
Decode_gti__parameterized02default:defaultZ8-3332
µ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
ex_valid_keep_reg2default:default2.
Decode_gti__parameterized02default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\ex_which_branch_reg[10] 2default:default2.
Decode_gti__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\Data_Flow_Logic_I/mem_FSL_No_reg[3] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\Data_Flow_Logic_I/mem_FSL_No_reg[2] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\Data_Flow_Logic_I/mem_FSL_No_reg[1] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\Data_Flow_Logic_I/mem_FSL_No_reg[0] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\Data_Flow_Logic_I/WB_FSL_No_reg[3] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\Data_Flow_Logic_I/WB_FSL_No_reg[2] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\Data_Flow_Logic_I/WB_FSL_No_reg[1] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\Data_Flow_Logic_I/WB_FSL_No_reg[0] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\Data_Flow_Logic_I/MEM_Not_Mul_Op_reg 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2:
&\Data_Flow_Logic_I/MEM_Not_FPU_Op_reg 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[17].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[18].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[19].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[20].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[21].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[22].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[23].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[25].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[27].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\msr_reg_i/Using_FPGA_1.MSR_Bits[31].Using_FDR.MSR_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_ex_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\msr_reg_i/Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_of_I 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[17] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[18] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[19] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[20] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[21] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[22] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[23] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[24] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[25] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[26] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[27] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\msr_reg_i/wb_MSR_i_reg[31] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[0] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[1] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[2] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[3] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[4] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[5] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[6] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[7] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[8] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
◊
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\exception_registers_I1/Use_LUT6.mem_BTR_reg[9] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[10] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[11] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[12] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[13] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[14] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[15] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[16] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[17] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[18] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[19] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[20] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\exception_registers_I1/Use_LUT6.mem_BTR_reg[21] 2default:default21
Data_Flow_gti__parameterized02default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:04:21 . Memory (MB): peak = 659.281 ; gain = 528.242
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default
Ô
%s*synth2ﬂ
 +------------------+--------------------------------------+--------------------+----------------------+------------+------------------------------------------------------------------------------------+
2default:default

%s*synth2‡
À|Module Name       | RTL Object                           | Inference Criteria | Size (depth X width) | Primitives | Hierarchical Name                                                                  | 
2default:default
Ô
%s*synth2ﬂ
 +------------------+--------------------------------------+--------------------+----------------------+------------+------------------------------------------------------------------------------------+
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[0].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[1].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[2].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[3].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[4].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[5].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[6].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[7].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[8].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[9].ram32m_i   | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[10].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[11].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[12].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[13].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[14].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À|Register_File_gti | \Using_LUT6.All_RAM32M[15].ram32m_i  | User Instantiated  | -                    | RAM32M X 1 | Register_File_gti->MicroBlaze->design_1_microblaze_0_0->design_1->design_1_wrapper | 
2default:default

%s*synth2‡
À+------------------+--------------------------------------+--------------------+----------------------+------------+------------------------------------------------------------------------------------+

2default:default
π
%s*synth2©
îNote: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:04:24 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:04:25 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:04:25 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:04:29 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2g
S\MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/mask_0_15_inferred 2default:default2
in02default:defaultZ8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2h
T\MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/mask_16_23_inferred 2default:default2
in02default:defaultZ8-3295
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:04:29 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:04:29 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:04:30 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
â
%s*synth2z
f+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ä
%s*synth2{
g|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
â
%s*synth2z
f+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ä
%s*synth2{
g|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
2default:default
ä
%s*synth2{
g|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
2default:default
ä
%s*synth2{
g+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |AND2B1L    |     1|
2default:default
?
%s*synth20
|2     |BSCANE2    |     1|
2default:default
?
%s*synth20
|3     |BUFG       |     4|
2default:default
?
%s*synth20
|4     |GND        |     2|
2default:default
?
%s*synth20
|5     |INV        |     1|
2default:default
?
%s*synth20
|6     |LUT1       |    21|
2default:default
?
%s*synth20
|7     |LUT2       |   482|
2default:default
?
%s*synth20
|8     |LUT3       |   309|
2default:default
?
%s*synth20
|9     |LUT4       |   242|
2default:default
?
%s*synth20
|10    |LUT5       |   178|
2default:default
?
%s*synth20
|11    |LUT6       |   653|
2default:default
?
%s*synth20
|12    |LUT6_2     |    80|
2default:default
?
%s*synth20
|13    |MMCME2_ADV |     1|
2default:default
?
%s*synth20
|14    |MULT_AND   |     1|
2default:default
?
%s*synth20
|15    |MUXCY      |     9|
2default:default
?
%s*synth20
|16    |MUXCY_L    |   126|
2default:default
?
%s*synth20
|17    |MUXF7      |   123|
2default:default
?
%s*synth20
|18    |MUXF8      |     2|
2default:default
?
%s*synth20
|19    |RAM32M     |    16|
2default:default
?
%s*synth20
|20    |RAMB36E1   |     1|
2default:default
?
%s*synth20
|21    |RAMB36E1_1 |     2|
2default:default
?
%s*synth20
|22    |SRL16      |     1|
2default:default
?
%s*synth20
|23    |SRL16E     |    93|
2default:default
?
%s*synth20
|24    |SRLC16E    |     8|
2default:default
?
%s*synth20
|25    |VCC        |     1|
2default:default
?
%s*synth20
|26    |XORCY      |    94|
2default:default
?
%s*synth20
|27    |FDCE       |   209|
2default:default
?
%s*synth20
|28    |FDC_1      |     1|
2default:default
?
%s*synth20
|29    |FDE        |    32|
2default:default
?
%s*synth20
|30    |FDPE       |     5|
2default:default
?
%s*synth20
|31    |FDR        |    87|
2default:default
?
%s*synth20
|32    |FDRE       |  5251|
2default:default
?
%s*synth20
|33    |FDRE_1     |     1|
2default:default
?
%s*synth20
|34    |FDS        |     3|
2default:default
?
%s*synth20
|35    |FDSE       |    38|
2default:default
?
%s*synth20
|36    |IBUF       |     3|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
ü
%s*synth2è
{+------+--------------------------------------------------------------------+-------------------------------------+------+
2default:default
ü
%s*synth2è
{|      |Instance                                                            |Module                               |Cells |
2default:default
ü
%s*synth2è
{+------+--------------------------------------------------------------------+-------------------------------------+------+
2default:default
ü
%s*synth2è
{|1     |top                                                                 |                                     |  8082|
2default:default
ü
%s*synth2è
{|2     |  design_1_i                                                        |design_1                             |  8080|
2default:default
ü
%s*synth2è
{|3     |    axi_bram_ctrl_0                                                 |design_1_axi_bram_ctrl_0_0           |   461|
2default:default
ü
%s*synth2è
{|4     |    axi_mem_intercon                                                |design_1_axi_mem_intercon_0          |     0|
2default:default
ü
%s*synth2è
{|5     |      \s00_couplers/auto_pc                                         |design_1_auto_pc_0                   |     0|
2default:default
ü
%s*synth2è
{|6     |    blk_mem_gen_0                                                   |design_1_blk_mem_gen_0_0             |     1|
2default:default
ü
%s*synth2è
{|7     |    clk_wiz_1                                                       |design_1_clk_wiz_1_0                 |     4|
2default:default
ü
%s*synth2è
{|8     |      inst                                                          |design_1_clk_wiz_1_0_clk_wiz         |     4|
2default:default
ü
%s*synth2è
{|9     |    mdm_1                                                           |design_1_mdm_1_0                     |   221|
2default:default
ü
%s*synth2è
{|10    |      U0                                                            |MDM__parameterized0                  |   221|
2default:default
ü
%s*synth2è
{|11    |    microblaze_0                                                    |design_1_microblaze_0_0              |  7307|
2default:default
ü
%s*synth2è
{|12    |      U0                                                            |MicroBlaze__parameterized0           |  7307|
2default:default
ü
%s*synth2è
{|13    |        \MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I  |Register_File_gti__parameterized0    |    16|
2default:default
ü
%s*synth2è
{|14    |    rst_clk_wiz_1_100M                                              |design_1_rst_clk_wiz_1_100M_0        |    64|
2default:default
ü
%s*synth2è
{|15    |    microblaze_0_local_memory                                       |microblaze_0_local_memory_imp_Z0DGSF |    20|
2default:default
ü
%s*synth2è
{|16    |      dlmb_bram_if_cntlr                                            |design_1_dlmb_bram_if_cntlr_0        |     8|
2default:default
ü
%s*synth2è
{|17    |      dlmb_v10                                                      |design_1_dlmb_v10_0                  |     1|
2default:default
ü
%s*synth2è
{|18    |        U0                                                          |lmb_v10__parameterized0__1           |     1|
2default:default
ü
%s*synth2è
{|19    |      ilmb_bram_if_cntlr                                            |design_1_ilmb_bram_if_cntlr_0        |     7|
2default:default
ü
%s*synth2è
{|20    |      ilmb_v10                                                      |design_1_ilmb_v10_0                  |     1|
2default:default
ü
%s*synth2è
{|21    |        U0                                                          |lmb_v10__parameterized0              |     1|
2default:default
ü
%s*synth2è
{|22    |      lmb_bram                                                      |design_1_lmb_bram_0                  |     2|
2default:default
ü
%s*synth2è
{+------+--------------------------------------------------------------------+-------------------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:04:30 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 416 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:04:30 . Memory (MB): peak = 707.965 ; gain = 576.926
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
3552default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ø
æNetlist '%s' is not ideal for floorplanning, since the cellview '%s' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
310*netlist2$
design_1_wrapper2default:default2.
MicroBlaze__parameterized02default:defaultZ29-101
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
122default:defaultZ31-138
À
!Unisim Transformation Summary:
%s111*project2é
˘  A total of 261 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 87 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
5462default:default2
1052default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:03:002default:default2
00:04:292default:default2
707.9652default:default2
502.0742default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 707.965 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Feb 18 17:08:19 20152default:defaultZ17-206