{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 12:22:45 2013 " "Info: Processing started: Thu Oct 10 12:22:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Info: Found design unit 1: hw_image_generator-behavior" {  } { { "../VHDL/hw_image_generator.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Info: Found entity 1: hw_image_generator" {  } { { "../VHDL/hw_image_generator.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Info: Found design unit 1: vga_controller-behavior" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Info: Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst3 " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst3\"" {  } { { "top_de1.bdf" "inst3" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 376 536 744 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { -72 344 504 24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst4 " "Info: Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst4\"" {  } { { "top_de1.bdf" "inst4" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 56 464 688 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 41 -1 0 } } { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 42 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_b\[3\] GND " "Warning (13410): Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 112 1032 1208 128 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_b\[2\] GND " "Warning (13410): Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 112 1032 1208 128 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_b\[1\] GND " "Warning (13410): Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 112 1032 1208 128 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_b\[0\] GND " "Warning (13410): Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 112 1032 1208 128 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_g\[3\] GND " "Warning (13410): Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 96 1032 1208 112 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_g\[1\] GND " "Warning (13410): Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 96 1032 1208 112 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:inst3\|row\[31\] Low " "Critical Warning (18010): Register vga_controller:inst3\|row\[31\] will power up to Low" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:inst3\|column\[31\] Low " "Critical Warning (18010): Register vga_controller:inst3\|column\[31\] will power up to Low" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|row\[0\] " "Info: Register \"vga_controller:inst3\|row\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|row\[1\] " "Info: Register \"vga_controller:inst3\|row\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|row\[2\] " "Info: Register \"vga_controller:inst3\|row\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|row\[3\] " "Info: Register \"vga_controller:inst3\|row\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|column\[0\] " "Info: Register \"vga_controller:inst3\|column\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|column\[1\] " "Info: Register \"vga_controller:inst3\|column\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|column\[2\] " "Info: Register \"vga_controller:inst3\|column\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_controller:inst3\|column\[3\] " "Info: Register \"vga_controller:inst3\|column\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Info: Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 12:22:52 2013 " "Info: Processing ended: Thu Oct 10 12:22:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
