// Seed: 1505225899
module module_0 (
    input  wand id_0,
    input  wand id_1,
    input  wor  id_2,
    output wire id_3
);
  id_5(
      .id_0(1)
  );
  supply0 id_6;
  assign id_3 = id_0;
  initial
    @* begin : LABEL_0
      return 1;
      id_6 = 1;
    end
  assign module_1.id_4 = 0;
  assign id_6 = 1;
  wire id_7;
  assign id_6 = 1 !=? 1'b0;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_12
  );
endmodule
