INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
