@W: MT532 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core_apb3.vhd":396:19:396:20|Found signal identified as System clock which controls 6 sequential elements including I2C_Core_APB3_0.i2c_adr_to_mem[5:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd":242:8:242:9|Found inferred clock I2C_Core_Block_sd|PCLK which controls 171 sequential elements including I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.i2c_clk_cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
