==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'matmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.13 seconds; current memory usage: 68.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matmult' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 68.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 68.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matmult/a_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmult/b_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmult/out_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'matmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'matmult_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matmult'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 69.3 MB.
@I [RTMG-282] Generating pipelined core: 'matmult_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for matmult.
@I [VHDL-304] Generating VHDL RTL for matmult.
@I [VLOG-307] Generating Verilog RTL for matmult.
@I [HLS-112] Total elapsed time: 13.373 seconds; peak memory usage: 69.3 MB.
