Fitter Status : Successful - Wed Oct 16 22:40:03 2019
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : r_edge_d_flip_flop_sync
Top-level Entity Name : r_edge_d_flip_flop_sync
Family : Stratix II
Device : EP2S30F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 1 / 27,104 ( < 1 % )
    Dedicated logic registers : 1 / 27,104 ( < 1 % )
Total registers : 1
Total pins : 4 / 343 ( 1 % )
Total virtual pins : 0
Total block memory bits : 0 / 1,369,728 ( 0 % )
DSP block 9-bit elements : 0 / 128 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
