# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tysjosh.srcs/sources_1/new/comparator.vhd" \
"../../../../tysjosh.srcs/sim_1/new/comparator_test.vhd" \

# Do not sort compile order
nosort
