=====
SETUP
7.000
13.825
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n281_s3
7.497
8.123
n281_s1
8.618
9.717
n283_s1
10.212
11.244
leds_3_s1
13.825
=====
SETUP
8.260
12.566
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n281_s3
7.497
8.123
n286_s1
8.618
9.650
leds_0_s1
12.566
=====
SETUP
8.491
12.335
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n280_s4
7.012
7.814
n285_s1
8.237
9.269
leds_1_s1
12.335
=====
SETUP
8.522
12.303
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n281_s3
7.497
8.123
n281_s1
8.618
9.717
leds_5_s1
12.303
=====
SETUP
9.526
11.300
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n280_s4
7.012
7.834
n280_s1
7.851
8.883
leds_6_s2
11.300
=====
SETUP
9.795
11.031
20.826
clk_ibuf
0.000
0.982
dataIn_7_s0
1.226
1.684
n276_s2
4.929
6.028
n276_s0
7.653
8.279
leds_2_s1
11.031
=====
SETUP
10.208
10.618
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n766_s10
7.718
8.750
n772_s8
9.586
10.618
txByteCounter_0_s2
10.618
=====
SETUP
10.208
10.618
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n766_s10
7.718
8.750
n770_s8
9.586
10.618
txByteCounter_1_s2
10.618
=====
SETUP
10.208
10.618
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n766_s10
7.718
8.750
n737_s21
9.586
10.618
txState_2_s2
10.618
=====
SETUP
10.217
10.609
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n766_s10
7.718
8.750
n768_s8
9.577
10.609
txByteCounter_2_s2
10.609
=====
SETUP
10.228
10.597
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n784_s10
7.718
8.750
n788_s8
9.565
10.597
txBitNumber_0_s2
10.597
=====
SETUP
10.266
10.916
21.182
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n760_s15
2.120
3.219
n751_s16
4.055
4.681
n744_s15
5.191
6.223
n941_s11
7.059
7.685
txByteCounter_3_s4
9.149
10.210
txByteCounter_0_s2
10.916
=====
SETUP
10.266
10.916
21.182
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n760_s15
2.120
3.219
n751_s16
4.055
4.681
n744_s15
5.191
6.223
n941_s11
7.059
7.685
txByteCounter_3_s4
9.149
10.210
txByteCounter_1_s2
10.916
=====
SETUP
10.418
10.407
20.826
clk_ibuf
0.000
0.982
rxCounter_6_s1
1.226
1.684
n179_s19
2.500
3.526
n179_s17
3.945
5.044
n180_s17
5.543
6.575
n186_s13
7.716
8.748
n192_s12
9.585
10.407
rxCounter_1_s1
10.407
=====
SETUP
10.437
10.746
21.182
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n760_s15
2.120
3.219
n751_s16
4.055
4.681
n744_s15
5.191
6.223
n941_s11
7.059
7.685
txBitNumber_2_s4
9.155
9.957
txBitNumber_1_s2
10.746
=====
SETUP
10.437
10.746
21.182
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n760_s15
2.120
3.219
n751_s16
4.055
4.681
n744_s15
5.191
6.223
n941_s11
7.059
7.685
txBitNumber_2_s4
9.155
9.957
txBitNumber_2_s2
10.746
=====
SETUP
10.438
10.387
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n784_s10
7.718
8.750
n738_s19
9.565
10.387
txState_1_s6
10.387
=====
SETUP
10.519
10.663
21.182
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n760_s15
2.120
3.219
n751_s16
4.055
4.681
n744_s15
5.191
6.223
n941_s11
7.059
7.685
txBitNumber_2_s4
9.155
9.957
txBitNumber_0_s2
10.663
=====
SETUP
10.556
10.270
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n766_s10
7.718
8.744
n766_s8
9.171
10.270
txByteCounter_3_s2
10.270
=====
SETUP
10.560
10.266
20.826
clk_ibuf
0.000
0.982
rxCounter_6_s1
1.226
1.684
n179_s19
2.500
3.526
n179_s17
3.945
5.044
n180_s17
5.543
6.575
n186_s13
7.716
8.742
n190_s12
9.167
10.266
rxCounter_3_s1
10.266
=====
SETUP
10.588
10.595
21.182
clk_ibuf
0.000
0.982
txCounter_17_s2
1.226
1.684
n742_s18
2.518
3.340
n751_s17
4.155
5.254
txState_2_s7
6.069
6.891
txState_2_s6
7.717
8.778
txState_2_s4
9.197
10.258
txState_1_s6
10.595
=====
SETUP
10.588
10.595
21.182
clk_ibuf
0.000
0.982
txCounter_17_s2
1.226
1.684
n742_s18
2.518
3.340
n751_s17
4.155
5.254
txState_2_s7
6.069
6.891
txState_2_s6
7.717
8.778
txState_2_s4
9.197
10.258
txState_2_s2
10.595
=====
SETUP
10.623
10.203
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n784_s10
7.718
8.744
n786_s8
9.171
10.203
txBitNumber_1_s2
10.203
=====
SETUP
10.623
10.203
20.826
clk_ibuf
0.000
0.982
txCounter_1_s2
1.226
1.684
n941_s8
2.120
3.219
n941_s4
4.524
5.623
n941_s3
5.634
6.733
n784_s10
7.718
8.744
n784_s9
9.171
10.203
txBitNumber_2_s2
10.203
=====
SETUP
10.627
10.199
20.826
clk_ibuf
0.000
0.982
rxCounter_6_s1
1.226
1.684
n179_s19
2.500
3.526
n179_s17
3.945
5.044
n180_s17
5.543
6.575
n186_s13
7.716
8.742
n188_s12
9.167
10.199
rxCounter_5_s1
10.199
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
txCounter_23_s2
1.029
1.362
n741_s14
1.365
1.737
txCounter_23_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
txCounter_24_s2
1.029
1.362
n740_s14
1.365
1.737
txCounter_24_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
rxBitNumber_2_s1
1.029
1.362
n195_s13
1.365
1.737
rxBitNumber_2_s1
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
txBitNumber_2_s2
1.029
1.362
n784_s9
1.366
1.738
txBitNumber_2_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
txByteCounter_1_s2
1.029
1.362
n770_s8
1.366
1.738
txByteCounter_1_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
txByteCounter_3_s2
1.029
1.362
n766_s8
1.366
1.738
txByteCounter_3_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
txCounter_12_s2
1.029
1.362
n752_s14
1.366
1.738
txCounter_12_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
rxBitNumber_0_s1
1.029
1.362
n199_s8
1.366
1.738
rxBitNumber_0_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
rxCounter_3_s1
1.029
1.362
n190_s12
1.366
1.738
rxCounter_3_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
rxCounter_11_s1
1.029
1.362
n182_s12
1.366
1.738
rxCounter_11_s1
1.738
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
txCounter_0_s2
1.029
1.362
n764_s14
1.368
1.740
txCounter_0_s2
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
txCounter_19_s2
1.029
1.362
n745_s14
1.368
1.740
txCounter_19_s2
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
rxCounter_7_s1
1.029
1.362
n186_s12
1.368
1.740
rxCounter_7_s1
1.740
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
txCounter_8_s2
1.029
1.362
n756_s14
1.369
1.741
txCounter_8_s2
1.741
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
txCounter_14_s2
1.029
1.362
n750_s14
1.369
1.741
txCounter_14_s2
1.741
=====
HOLD
0.824
1.868
1.044
clk_ibuf
0.000
0.844
txState_2_s2
1.029
1.362
txPinRegister_s2
1.868
=====
HOLD
0.893
1.922
1.029
clk_ibuf
0.000
0.844
txBitNumber_0_s2
1.029
1.362
n788_s8
1.366
1.922
txBitNumber_0_s2
1.922
=====
HOLD
0.894
1.923
1.029
clk_ibuf
0.000
0.844
txCounter_4_s2
1.029
1.362
n760_s14
1.367
1.923
txCounter_4_s2
1.923
=====
HOLD
0.940
1.969
1.029
clk_ibuf
0.000
0.844
dataIn_4_s0
1.029
1.362
dataIn_3_s0
1.969
=====
HOLD
0.943
1.972
1.029
clk_ibuf
0.000
0.844
rxCounter_5_s1
1.029
1.362
n188_s12
1.600
1.972
rxCounter_5_s1
1.972
=====
HOLD
0.950
1.978
1.029
clk_ibuf
0.000
0.844
rxState_2_s4
1.029
1.362
n179_s15
1.606
1.978
rxState_1_s2
1.978
=====
HOLD
0.955
1.984
1.029
clk_ibuf
0.000
0.844
rxCounter_10_s1
1.029
1.362
n183_s12
1.612
1.984
rxCounter_10_s1
1.984
=====
HOLD
0.957
1.986
1.029
clk_ibuf
0.000
0.844
dataIn_3_s0
1.029
1.362
dataIn_2_s0
1.986
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
dataIn_1_s0
1.029
1.362
dataIn_0_s0
1.993
=====
HOLD
0.967
1.996
1.029
clk_ibuf
0.000
0.844
dataIn_6_s0
1.029
1.362
dataIn_5_s0
1.996
