ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  59:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  60:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f1xx_it.c **** 
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /**
  68:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f1xx_it.c ****   */
  70:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  72:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f1xx_it.c **** 
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****   HAL_RCC_NMI_IRQHandler();
  37              		.loc 1 75 3 view .LVU1
  38 0002 FFF7FEFF 		bl	HAL_RCC_NMI_IRQHandler
  39              	.LVL0:
  40              	.L2:
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 3


  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f1xx_it.c ****   while (1)
  41              		.loc 1 77 3 discriminator 1 view .LVU2
  78:Core/Src/stm32f1xx_it.c ****   {
  79:Core/Src/stm32f1xx_it.c ****   }
  42              		.loc 1 79 3 discriminator 1 view .LVU3
  77:Core/Src/stm32f1xx_it.c ****   {
  43              		.loc 1 77 9 discriminator 1 view .LVU4
  44 0006 FEE7     		b	.L2
  45              		.cfi_endproc
  46              	.LFE65:
  48              		.section	.text.HardFault_Handler,"ax",%progbits
  49              		.align	1
  50              		.global	HardFault_Handler
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	HardFault_Handler:
  56              	.LFB66:
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f1xx_it.c **** }
  82:Core/Src/stm32f1xx_it.c **** 
  83:Core/Src/stm32f1xx_it.c **** /**
  84:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f1xx_it.c ****   */
  86:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f1xx_it.c **** {
  57              		.loc 1 87 1 view -0
  58              		.cfi_startproc
  59              		@ Volatile: function does not return.
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  63              	.L5:
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c **** 
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****   while (1)
  64              		.loc 1 91 3 discriminator 1 view .LVU6
  92:Core/Src/stm32f1xx_it.c ****   {
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****   }
  65              		.loc 1 95 3 discriminator 1 view .LVU7
  91:Core/Src/stm32f1xx_it.c ****   {
  66              		.loc 1 91 9 discriminator 1 view .LVU8
  67 0000 FEE7     		b	.L5
  68              		.cfi_endproc
  69              	.LFE66:
  71              		.section	.text.MemManage_Handler,"ax",%progbits
  72              		.align	1
  73              		.global	MemManage_Handler
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	MemManage_Handler:
  79              	.LFB67:
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 4


  96:Core/Src/stm32f1xx_it.c **** }
  97:Core/Src/stm32f1xx_it.c **** 
  98:Core/Src/stm32f1xx_it.c **** /**
  99:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f1xx_it.c ****   */
 101:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f1xx_it.c **** {
  80              		.loc 1 102 1 view -0
  81              		.cfi_startproc
  82              		@ Volatile: function does not return.
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86              	.L7:
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c **** 
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****   while (1)
  87              		.loc 1 106 3 discriminator 1 view .LVU10
 107:Core/Src/stm32f1xx_it.c ****   {
 108:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****   }
  88              		.loc 1 110 3 discriminator 1 view .LVU11
 106:Core/Src/stm32f1xx_it.c ****   {
  89              		.loc 1 106 9 discriminator 1 view .LVU12
  90 0000 FEE7     		b	.L7
  91              		.cfi_endproc
  92              	.LFE67:
  94              		.section	.text.BusFault_Handler,"ax",%progbits
  95              		.align	1
  96              		.global	BusFault_Handler
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	BusFault_Handler:
 102              	.LFB68:
 111:Core/Src/stm32f1xx_it.c **** }
 112:Core/Src/stm32f1xx_it.c **** 
 113:Core/Src/stm32f1xx_it.c **** /**
 114:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 115:Core/Src/stm32f1xx_it.c ****   */
 116:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f1xx_it.c **** {
 103              		.loc 1 117 1 view -0
 104              		.cfi_startproc
 105              		@ Volatile: function does not return.
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
 109              	.L9:
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c **** 
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****   while (1)
 110              		.loc 1 121 3 discriminator 1 view .LVU14
 122:Core/Src/stm32f1xx_it.c ****   {
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 5


 123:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****   }
 111              		.loc 1 125 3 discriminator 1 view .LVU15
 121:Core/Src/stm32f1xx_it.c ****   {
 112              		.loc 1 121 9 discriminator 1 view .LVU16
 113 0000 FEE7     		b	.L9
 114              		.cfi_endproc
 115              	.LFE68:
 117              		.section	.text.UsageFault_Handler,"ax",%progbits
 118              		.align	1
 119              		.global	UsageFault_Handler
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	UsageFault_Handler:
 125              	.LFB69:
 126:Core/Src/stm32f1xx_it.c **** }
 127:Core/Src/stm32f1xx_it.c **** 
 128:Core/Src/stm32f1xx_it.c **** /**
 129:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f1xx_it.c ****   */
 131:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f1xx_it.c **** {
 126              		.loc 1 132 1 view -0
 127              		.cfi_startproc
 128              		@ Volatile: function does not return.
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132              	.L11:
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c ****   while (1)
 133              		.loc 1 136 3 discriminator 1 view .LVU18
 137:Core/Src/stm32f1xx_it.c ****   {
 138:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****   }
 134              		.loc 1 140 3 discriminator 1 view .LVU19
 136:Core/Src/stm32f1xx_it.c ****   {
 135              		.loc 1 136 9 discriminator 1 view .LVU20
 136 0000 FEE7     		b	.L11
 137              		.cfi_endproc
 138              	.LFE69:
 140              		.section	.text.SVC_Handler,"ax",%progbits
 141              		.align	1
 142              		.global	SVC_Handler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	SVC_Handler:
 148              	.LFB70:
 141:Core/Src/stm32f1xx_it.c **** }
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 6


 144:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 145:Core/Src/stm32f1xx_it.c ****   */
 146:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 147:Core/Src/stm32f1xx_it.c **** {
 149              		.loc 1 147 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c **** 
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** }
 154              		.loc 1 154 1 view .LVU22
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE70:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	DebugMon_Handler:
 167              	.LFB71:
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c **** /**
 157:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 158:Core/Src/stm32f1xx_it.c ****   */
 159:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 160:Core/Src/stm32f1xx_it.c **** {
 168              		.loc 1 160 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** 
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** }
 173              		.loc 1 167 1 view .LVU24
 174 0000 7047     		bx	lr
 175              		.cfi_endproc
 176              	.LFE71:
 178              		.section	.text.PendSV_Handler,"ax",%progbits
 179              		.align	1
 180              		.global	PendSV_Handler
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 185              	PendSV_Handler:
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 7


 186              	.LFB72:
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c **** /**
 170:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 171:Core/Src/stm32f1xx_it.c ****   */
 172:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 173:Core/Src/stm32f1xx_it.c **** {
 187              		.loc 1 173 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c **** 
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** }
 192              		.loc 1 180 1 view .LVU26
 193 0000 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE72:
 197              		.section	.text.SysTick_Handler,"ax",%progbits
 198              		.align	1
 199              		.global	SysTick_Handler
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	SysTick_Handler:
 205              	.LFB73:
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c **** /**
 183:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 184:Core/Src/stm32f1xx_it.c ****   */
 185:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 186:Core/Src/stm32f1xx_it.c **** {
 206              		.loc 1 186 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210 0000 08B5     		push	{r3, lr}
 211              	.LCFI1:
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 3, -8
 214              		.cfi_offset 14, -4
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 188:Core/Src/stm32f1xx_it.c **** 
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 215              		.loc 1 190 3 view .LVU28
 216 0002 FFF7FEFF 		bl	HAL_IncTick
 217              	.LVL1:
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** 
 193:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 194:Core/Src/stm32f1xx_it.c **** }
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 8


 218              		.loc 1 194 1 is_stmt 0 view .LVU29
 219 0006 08BD     		pop	{r3, pc}
 220              		.cfi_endproc
 221              	.LFE73:
 223              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 224              		.align	1
 225              		.global	TIM2_IRQHandler
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	TIM2_IRQHandler:
 231              	.LFB74:
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 197:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 198:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 199:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 200:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 201:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 202:Core/Src/stm32f1xx_it.c **** 
 203:Core/Src/stm32f1xx_it.c **** /**
 204:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 205:Core/Src/stm32f1xx_it.c ****   */
 206:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 207:Core/Src/stm32f1xx_it.c **** {
 232              		.loc 1 207 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI2:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 208:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 209:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 210:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 241              		.loc 1 210 3 view .LVU31
 242 0002 0248     		ldr	r0, .L19
 243 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 244              	.LVL2:
 211:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 212:Core/Src/stm32f1xx_it.c **** 
 213:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 214:Core/Src/stm32f1xx_it.c **** }
 245              		.loc 1 214 1 is_stmt 0 view .LVU32
 246 0008 08BD     		pop	{r3, pc}
 247              	.L20:
 248 000a 00BF     		.align	2
 249              	.L19:
 250 000c 00000000 		.word	htim2
 251              		.cfi_endproc
 252              	.LFE74:
 254              		.section	.text.USART1_IRQHandler,"ax",%progbits
 255              		.align	1
 256              		.global	USART1_IRQHandler
 257              		.syntax unified
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 9


 258              		.thumb
 259              		.thumb_func
 261              	USART1_IRQHandler:
 262              	.LFB75:
 215:Core/Src/stm32f1xx_it.c **** 
 216:Core/Src/stm32f1xx_it.c **** /**
 217:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART1 global interrupt.
 218:Core/Src/stm32f1xx_it.c ****   */
 219:Core/Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 220:Core/Src/stm32f1xx_it.c **** {
 263              		.loc 1 220 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 08B5     		push	{r3, lr}
 268              	.LCFI3:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 221:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 222:Core/Src/stm32f1xx_it.c **** 
 223:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 224:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 272              		.loc 1 224 3 view .LVU34
 273 0002 0248     		ldr	r0, .L23
 274 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 275              	.LVL3:
 225:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 226:Core/Src/stm32f1xx_it.c **** 
 227:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 228:Core/Src/stm32f1xx_it.c **** }
 276              		.loc 1 228 1 is_stmt 0 view .LVU35
 277 0008 08BD     		pop	{r3, pc}
 278              	.L24:
 279 000a 00BF     		.align	2
 280              	.L23:
 281 000c 00000000 		.word	huart1
 282              		.cfi_endproc
 283              	.LFE75:
 285              		.text
 286              	.Letext0:
 287              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 288              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 289              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 290              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 291              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 292              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 293              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 294              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 295              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
ARM GAS  C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:18     .text.NMI_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:49     .text.HardFault_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:55     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:72     .text.MemManage_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:78     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:95     .text.BusFault_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:101    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:118    .text.UsageFault_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:124    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:141    .text.SVC_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:147    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:160    .text.DebugMon_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:166    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:179    .text.PendSV_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:185    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:198    .text.SysTick_Handler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:204    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:224    .text.TIM2_IRQHandler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:230    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:250    .text.TIM2_IRQHandler:0000000c $d
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:255    .text.USART1_IRQHandler:00000000 $t
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:261    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\hasee\AppData\Local\Temp\ccoShh1C.s:281    .text.USART1_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_RCC_NMI_IRQHandler
HAL_IncTick
HAL_TIM_IRQHandler
htim2
HAL_UART_IRQHandler
huart1
