Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c3df5874a24e4ec09f43ed9e0e405f6f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUop.v" Line 4. Module ALUop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUout.v" Line 1. Module ALUout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/CPSR.v" Line 1. Module CPSR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RegFiles
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.ALUop
Compiling module xil_defaultlib.ALUout
Compiling module xil_defaultlib.CPSR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MUX_2_1(WIDTH=4)
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.smg_control_module
Compiling module xil_defaultlib.smg_encode_module
Compiling module xil_defaultlib.smg_scan_module
Compiling module xil_defaultlib.smg_interface
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
