
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="为推广RISC-V尽些薄力">
      
      
        <meta name="author" content="CNRV编辑部">
      
      
      
      
      <link rel="icon" href="https://avatars.githubusercontent.com/u/28012588?s=200&v=4">
      <meta name="generator" content="mkdocs-1.4.2, mkdocs-material-9.1.5">
    
    
      
        <title>sec2 PULPino overview - RISCV-SOC-BOOK</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.7a7fce14.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.a0c5b2b5.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=hack:300,300i,400,400i,700,700i%7Chack:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"hack";--md-code-font:"hack"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="" data-md-color-accent="">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#82-pulpino" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../.." title="RISCV-SOC-BOOK" class="md-header__button md-logo" aria-label="RISCV-SOC-BOOK" data-md-component="logo">
      
  <img src="https://avatars.githubusercontent.com/u/28012588?s=200&v=4" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISCV-SOC-BOOK
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              sec2 PULPino overview
            
          </span>
        </div>
      </div>
    </div>
    
      <form class="md-header__option" data-md-component="palette">
        
          
          <input class="md-option" data-md-color-media="(prefers-color-scheme)" data-md-color-scheme="default" data-md-color-primary="" data-md-color-accent=""  aria-label="Switch to system preference"  type="radio" name="__palette" id="__palette_1">
          
            <label class="md-header__button md-icon" title="Switch to system preference" for="__palette_3" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m14.3 16-.7-2h-3.2l-.7 2H7.8L11 7h2l3.2 9h-1.9M20 8.69V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12 20 8.69m-9.15 3.96h2.3L12 9l-1.15 3.65Z"/></svg>
            </label>
          
        
          
          <input class="md-option" data-md-color-media="(prefers-color-scheme: light)" data-md-color-scheme="deep-orange" data-md-color-primary="" data-md-color-accent=""  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_2">
          
            <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a4 4 0 0 0-4 4 4 4 0 0 0 4 4 4 4 0 0 0 4-4 4 4 0 0 0-4-4m0 10a6 6 0 0 1-6-6 6 6 0 0 1 6-6 6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12 20 8.69Z"/></svg>
            </label>
          
        
          
          <input class="md-option" data-md-color-media="(prefers-color-scheme: dark)" data-md-color-scheme="slate" data-md-color-primary="" data-md-color-accent=""  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_3">
          
            <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_2" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 18c-.89 0-1.74-.2-2.5-.55C11.56 16.5 13 14.42 13 12c0-2.42-1.44-4.5-3.5-5.45C10.26 6.2 11.11 6 12 6a6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12 20 8.69Z"/></svg>
            </label>
          
        
      </form>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/cnrv/riscv-soc-book" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.3.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    cnrv/riscv-soc-book
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="标签" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link">
        简介
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../ch1/sec1-comparch/" class="md-tabs__link">
        第一章 RISC-V产生的时代背景
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../ch2/sec1-history/" class="md-tabs__link">
        第二章 RISC-V
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../ch3/sec1-chisel/" class="md-tabs__link">
        第三章 Rocket-Chip概述
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../ch4/sec1-overview/" class="md-tabs__link">
        第四章 Rocket处理器
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../ch5/sec1-overview/" class="md-tabs__link">
        第五章 BOOM处理器
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="RISCV-SOC-BOOK" class="md-nav__button md-logo" aria-label="RISCV-SOC-BOOK" data-md-component="logo">
      
  <img src="https://avatars.githubusercontent.com/u/28012588?s=200&v=4" alt="logo">

    </a>
    RISCV-SOC-BOOK
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/cnrv/riscv-soc-book" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.3.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    cnrv/riscv-soc-book
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_1" >
      
      
      
        <label class="md-nav__link" for="__nav_1" id="__nav_1_label" tabindex="0">
          简介
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_1">
          <span class="md-nav__icon md-icon"></span>
          简介
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        关于本书
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../outline/" class="md-nav__link">
        待讨论大纲
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          第一章 RISC-V产生的时代背景
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          第一章 RISC-V产生的时代背景
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch1/sec1-comparch/" class="md-nav__link">
        1.1 计算机体系结构和处理器微结构
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch1/sec2-isa/" class="md-nav__link">
        1.2 现有指令集 (leishangwen)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch1/sec3-hardware/" class="md-nav__link">
        1.3 硬件开发的变迁 (wsong83)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch1/sec4-opensource/" class="md-nav__link">
        1.4 开源运动
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          第二章 RISC-V
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          第二章 RISC-V
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec1-history/" class="md-nav__link">
        2.1 RISC-V的历史
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec2-isa-design/" class="md-nav__link">
        2.2 RISC-V的基本设计原理
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec3-privilege/" class="md-nav__link">
        2.3 RISC-V特权指令设计
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec4-memory-model/" class="md-nav__link">
        2.4 内存模型
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec5-rvc/" class="md-nav__link">
        2.5 RISC-V的压缩指令
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec6-extension/" class="md-nav__link">
        2.6 RISC-V的扩展指令集
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec7-spike/" class="md-nav__link">
        2.7 Spike模拟器
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec8-ecosystem/" class="md-nav__link">
        2.8 RISC-V的软件生态
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch2/sec9-status/" class="md-nav__link">
        2.9 RISC-V在产业界与学术界的现状(leishangwen)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          第三章 Rocket-Chip概述
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          第三章 Rocket-Chip概述
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch3/sec1-chisel/" class="md-nav__link">
        3.1 Chisel和FIRRTL
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch3/sec2-overview/" class="md-nav__link">
        3.2 Rocket-Chip的基本结构
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch3/sec3-tilelink/" class="md-nav__link">
        3.3 TileLink片上总线
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch3/sec4-soc/" class="md-nav__link">
        3.4 缓存一致性与片上互联总线
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch3/sec5-verification/" class="md-nav__link">
        3.5 Rocket-chip的仿真和测试
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          第四章 Rocket处理器
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          第四章 Rocket处理器
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec1-overview/" class="md-nav__link">
        4.1 Rocket处理器介绍
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec2-pipeline/" class="md-nav__link">
        4.2 Rocket的基本流水线
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec3-icache/" class="md-nav__link">
        4.3 指令缓存以及分支预测
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec4-dcache/" class="md-nav__link">
        4.4 数据缓存
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec5-vm/" class="md-nav__link">
        4.5 虚拟内存支持
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch4/sec6-rocc/" class="md-nav__link">
        4.6 Rocket处理器RoCC设计分析
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          第五章 BOOM处理器
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          第五章 BOOM处理器
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../ch5/sec1-overview/" class="md-nav__link">
        5.1 BOOM处理器介绍
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#82-pulpino" class="md-nav__link">
    8.2 PULPino介绍
  </a>
  
    <nav class="md-nav" aria-label="8.2 PULPino介绍">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#821-pulpinopulp" class="md-nav__link">
    8.2.1 PULPino与PULP的关系
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#822-pulpino" class="md-nav__link">
    8.2.2 PULPino的结构
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#823" class="md-nav__link">
    8.2.3 处理器核
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#824" class="md-nav__link">
    8.2.4 接口描述
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#825" class="md-nav__link">
    8.2.5 地址空间分配
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#826" class="md-nav__link">
    8.2.6 中断处理过程
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    参考文献
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


  <h1>sec2 PULPino overview</h1>

<h3 id="82-pulpino">8.2 PULPino介绍</h3>
<h4 id="821-pulpinopulp">8.2.1 PULPino与PULP的关系</h4>
<p>PULPino是PULP的简化版本，如图8-2所示。</br>
<img alt="" src="../../assets/PULPino_Arch1.png" /></br>
图8-2 PULPino架构是PULP架构的简化版[2]</br></br>
对比图8-1PULP架构设计可知PULPino相比PULP在如下几个方面做了简化：</br>
（1）多核变为单核；</br>
（2）指令RAM、数据RAM都不再需要支持多核；</br>
（3）去掉了二级缓存；</br>
（4）去掉了DMA。</br>
此外还有一个变化：源代码于2016年3月1日开源，采用 Solderpad license，使用的编程语言是System Verilog，PULPino支持处理器核是采用OpenRISC指令集的OR10N，但是在目前的开源版本中只支持RISC-V指令集。</br>
图8-3是PULPino的发展路线图，从中可知，开源PULPino的最终目标还是为了开源PULP，从易到难，便于用户接受，预计在2018年将开源PULP。</br>
<img alt="" src="../../assets/PULPino_plan.png" /></br>
图8-3 PULPino的发展路线图</br></br></p>
<h4 id="822-pulpino">8.2.2 PULPino的结构</h4>
<p>相较图8-2而言，图8-4更加具体、完整的显示了PULPino的结构。</br>
<img alt="" src="../../assets/PULPino_Arch2.png" /></br>
图8-4 PULPino的结构[4]</br></br>
从图中可以发现PULPino有如下一些特点：</br>
（1）采用的是指令RAM、数据RAM分开的哈佛结构；</br>
（2）增加了一个Boot ROM，其中可以存储启动代码，利用该启动代码可以加载连接至SPI接口的Flash中的程序。</br>
（3）采用的AXI4、APB两级总线结构。</br>
（4）具有外设接口，包括GPIO、UART、I2C、SPI等。</br>
（5）含有一个SoC Controll模块，其作用是整个SoC平台的控制信息，包括：是否使能时钟门、设置启动地址、架构信息等。</br>
（6）提供了一个Advanced Debug Unit，提供了标准调试JTAG接口，使得调试器可以访问指令RAM、数据RAM、处理器内部寄存器，以及外设对应的控制寄存器等。</br>
（7）提供了一个SPI Slave接口，直接连接在AXI互连总线上，可以通过该接口在不影响处理器的情况下，访问指令RAM、数据RAM、处理器内部寄存器，以及外设对应的控制寄存器等。</br>
图8-2中各模块的详细功能、寄存器作用可以参考文献[4]。</br></p>
<h4 id="823">8.2.3 处理器核</h4>
<p>PULPino目前支持4种不同配置的、采用RISC-V指令集的处理器核，如下：</br>
（1）RI5CY：这是最早开源的处理器核，支持RV32-ICM，并且支持算术指令扩展（ALU Extension）、硬件循环（Hardware Loop）、地址自增的访存指令（post-incrementing Load &amp; Strore Instruciton）、乘累加指令（Multiply-Accumulate）、向量操作（Vectorial）等扩展。</br>
（2）RI5CY+FPU：包括RI5CY，以及一个符合IEEE-754标准的单精度FPU。</br>
（3）Zero-riscy：支持RV32-ICM，在占用资源上做了优化。</br>
（4）Micro-riscy: 这是4种配置中占用资源最少的，支持RV32-EC，具有16个寄存器，且不支持硬件乘法。</br>
不同配置的资源占用情况如图8-5所示。Micro-riscy的资源占用是RI5CY的接近1/4。</br></br>
<img alt="" src="../../assets/resources.png" /></br>
图8-5 不同配置的资源占用情况[5]</br></br>
图8-6是不同配置在不同应用环境中的能耗情况。从图中可以发现，不同的配置适合于不同的应用场景，如果用于数字信号处理领域，有比较多的卷积运算，那么RI5CY的能耗是最低的，因为它做了指令扩展，内部有专用硬件用于实现卷积运算。如果用于控制领域，那么Micro-riscy的能耗最低。所以，用户需要依据不同的应用场景，配置PULPino。</br></br>
<img alt="" src="../../assets/power.png" /></br>
图8-6 不同配置在不同应用环境中的能耗情况[5]</br></p>
<h4 id="824">8.2.4 接口描述</h4>
<p>开发者可以在https://github.com/pulp-platform/pulpino 下载得到PULPino的源代码，其中rtl目录下的pulpino_top.sv是PULPino的顶层文件，通过该文件可以得到PULPino的接口示意图如图8-7所示。对于大多数接口都可以通过接口名称最后的_i还是_o区分出是输入接口还是输出接口。</br></br>
<img alt="" src="../../assets/PULPino_Interface.png" /></br>
图8-7 PULPino接口示意图</br></br>
按照功能可以分为几类：全局信号接口、SPI Slave、SPI Master、I2C、UART、GPIO、JTAG、pad config等，与图8-4基本一致。其中全局接口的描述如表8-2所示。</br></br>
表8-2 PULPino的全局接口</br></p>
<table>
<tr>
    <td>信号名</td>
    <td>作用</td>
</tr>
<tr>
    <td>clk</td>
    <td>时钟信号</td>
</tr>
<tr>
    <td>rst_n</td>
    <td>复位信号</td>
</tr>
<tr>
    <td>clk_sel_i</td>
    <td>用来选择工作时钟，如果是0，那么时钟就是clk，反之，时钟来自一个锁频环，用于ASIC生产时，clk_sel_i设置为1</td>
</tr>
<tr>
    <td>clk_standalone_i</td>
    <td>与锁频环相关的控制信号</td>
</tr>
<tr>
    <td>testmode_i</td>
    <td>如果为1，那么禁止clock gate，反之，使能clock gate</td>
</tr>
<tr>
    <td>fetch_enable_i</td>
    <td>如果为1，表示开始取指译码执行</td>
</tr>
<tr>
    <td>scan_enable_i</td>
    <td>与锁频环相关的控制信号</td>
</tr>
</table>

<h4 id="825">8.2.5 地址空间分配</h4>
<p>PULPino默认的指令RAM、数据RAM的大小都是32KB，在rtl目录下的core_region.sv的最开始有如下定义，可以依据需求修改指令RAM、数据RAM的大小。</br>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">core_region</span>
<span class="p">#(</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">AXI_ADDR_WIDTH</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="p">,</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">AXI_DATA_WIDTH</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64</span><span class="p">,</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">AXI_ID_MASTER_WIDTH</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">10</span><span class="p">,</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">AXI_ID_SLAVE_WIDTH</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">10</span><span class="p">,</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">AXI_USER_WIDTH</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">,</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">DATA_RAM_SIZE</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="mh">32768</span><span class="p">,</span><span class="w"> </span><span class="c1">// in bytes</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">INSTR_RAM_SIZE</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">32768</span><span class="w">  </span><span class="c1">// in bytes</span>
<span class="w">  </span><span class="p">)</span>
</code></pre></div></p>
<p>默认的地址空间分配如图8-8所示。该图与参考文献[4]的图2.1有差别，主要是Boot ROM的起始地址不同，此处是依据实际代码确定Boot ROM起始地址是0x0000_8000，参考文献[4]的图2.1中Boot ROM起始地址是0x0008_0000。</br></br>
<img alt="" src="../../assets/memoryspace.png" /></br>
图8-8 默认的地址空间分配</br></br>
整体上可以分为四个区域：指令RAM、Boot ROM、数据RAM、外设。这个地址空间分配方案是在rtl目录下的top.sv中定义的，如下，可以通过修改其中的代码，实现地址空间分配方案的重新定义。</br></p>
<div class="highlight"><pre><span></span><code><span class="w"> </span><span class="n">axi_node_intf_wrap</span>
<span class="w">  </span><span class="p">#(</span>
<span class="w">    </span><span class="p">.</span><span class="n">NB_MASTER</span><span class="w">      </span><span class="p">(</span><span class="w"> </span><span class="mh">3</span><span class="w">                    </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">NB_SLAVE</span><span class="w">       </span><span class="p">(</span><span class="w"> </span><span class="mh">3</span><span class="w">                    </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">AXI_ADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="no">`AXI_ADDR_WIDTH</span><span class="w">      </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">AXI_DATA_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="no">`AXI_DATA_WIDTH</span><span class="w">      </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">AXI_ID_WIDTH</span><span class="w">   </span><span class="p">(</span><span class="w"> </span><span class="no">`AXI_ID_MASTER_WIDTH</span><span class="w"> </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">AXI_USER_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="no">`AXI_USER_WIDTH</span><span class="w">      </span><span class="p">)</span>
<span class="w">  </span><span class="p">)</span>
<span class="w">  </span><span class="n">axi_interconnect_i</span>
<span class="w">  </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">clk</span><span class="w">       </span><span class="p">(</span><span class="w"> </span><span class="n">clk_int</span><span class="w">    </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">rst_n</span><span class="w">     </span><span class="p">(</span><span class="w"> </span><span class="n">rstn_int</span><span class="w">   </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">test_en_i</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">testmode_i</span><span class="w"> </span><span class="p">),</span>

<span class="w">    </span><span class="p">.</span><span class="n">master</span><span class="w">    </span><span class="p">(</span><span class="w"> </span><span class="n">slaves</span><span class="w">     </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">slave</span><span class="w">     </span><span class="p">(</span><span class="w"> </span><span class="n">masters</span><span class="w">    </span><span class="p">),</span>

<span class="w">    </span><span class="p">.</span><span class="n">start_addr_i</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="mh">32&#39;h1A10</span><span class="n">_0000</span><span class="p">,</span><span class="w"> </span><span class="mh">32&#39;h0010</span><span class="n">_0000</span><span class="p">,</span><span class="w"> </span><span class="mh">32&#39;h0000</span><span class="n">_0000</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">end_addr_i</span><span class="w">   </span><span class="p">(</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="mh">32&#39;h1A11</span><span class="n">_FFFF</span><span class="p">,</span><span class="w"> </span><span class="mh">32&#39;h001F</span><span class="n">_FFFF</span><span class="p">,</span><span class="w"> </span><span class="mh">32&#39;h000F</span><span class="n">_FFFF</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">)</span>
<span class="w">  </span><span class="p">);</span>
</code></pre></div>
<p>上述代码定义了AXI总线上三个设备的地址，如下：
* 设备1：起始地址是32'h1A10_0000，终止地址是32'h1A11_FFFF
* 设备2：起始地址是32'h0010_0000，终止地址是32'h001F_FFFF
* 设备3：起始地址是32'h0000_0000，终止地址是32'h000F_FFFF
结合图8-4、图8-8可以非常直观的发现，设备1就是图8-8中的各种外设的地址空间，也就是图8-4中的挂在APB总线下的各种外设；设备2就是图8-8中的数据RAM；设备3就是图8-8中指令RAM+Boot ROM。</br>
在rtl目录下的instr_ram_wrap.sv中依据指令地址，判断是从Boot ROM还是从指令RAM中取指令，如下：</br></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">instr_ram_wrap</span>
<span class="w">  </span><span class="p">#(</span>
<span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">RAM_SIZE</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">32768</span><span class="p">,</span><span class="w">                </span><span class="c1">// in bytes</span>
<span class="w">     </span><span class="c1">// one bit more than necessary, for the boot rom</span>
<span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$clog2</span><span class="p">(</span><span class="n">RAM_SIZE</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">,</span><span class="w"> </span>
<span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">DATA_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span>
<span class="w">  </span><span class="p">)(</span>
<span class="w">     </span><span class="p">......</span>
<span class="w">     </span><span class="c1">// 为1表示从Boot ROM中取指，反之，从指令RAM中取指</span>
<span class="w">     </span><span class="k">assign</span><span class="w"> </span><span class="n">is_boot</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">addr_i</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">);</span>
<span class="w">     </span><span class="p">......</span>
</code></pre></div>
<p>在include\apb_bus.sv中由各中外设的地址空间定义，如下：</p>
<div class="highlight"><pre><span></span><code><span class="c1">// MASTER PORT TO CVP</span>
<span class="cp">`define UART_START_ADDR       32&#39;h1A10_0000</span>
<span class="cp">`define UART_END_ADDR         32&#39;h1A10_0FFF</span>

<span class="c1">// MASTER PORT TO GPIO</span>
<span class="cp">`define GPIO_START_ADDR       32&#39;h1A10_1000</span>
<span class="cp">`define GPIO_END_ADDR         32&#39;h1A10_1FFF</span>

<span class="c1">// MASTER PORT TO SPI MASTER</span>
<span class="cp">`define SPI_START_ADDR        32&#39;h1A10_2000</span>
<span class="cp">`define SPI_END_ADDR          32&#39;h1A10_2FFF</span>

<span class="c1">// MASTER PORT TO TIMER</span>
<span class="cp">`define TIMER_START_ADDR      32&#39;h1A10_3000</span>
<span class="cp">`define TIMER_END_ADDR        32&#39;h1A10_3FFF</span>

<span class="c1">// MASTER PORT TO EVENT UNIT</span>
<span class="cp">`define EVENT_UNIT_START_ADDR 32&#39;h1A10_4000</span>
<span class="cp">`define EVENT_UNIT_END_ADDR   32&#39;h1A10_4FFF</span>

<span class="c1">// MASTER PORT TO I2C</span>
<span class="cp">`define I2C_START_ADDR        32&#39;h1A10_5000</span>
<span class="cp">`define I2C_END_ADDR          32&#39;h1A10_5FFF</span>

<span class="c1">// MASTER PORT TO FLL</span>
<span class="cp">`define FLL_START_ADDR        32&#39;h1A10_6000</span>
<span class="cp">`define FLL_END_ADDR          32&#39;h1A10_6FFF</span>

<span class="c1">// MASTER PORT TO SOC CTRL</span>
<span class="cp">`define SOC_CTRL_START_ADDR   32&#39;h1A10_7000</span>
<span class="cp">`define SOC_CTRL_END_ADDR     32&#39;h1A10_7FFF</span>

<span class="c1">// MASTER PORT TO DEBUG</span>
<span class="cp">`define DEBUG_START_ADDR      32&#39;h1A11_0000</span>
<span class="cp">`define DEBUG_END_ADDR        32&#39;h1A11_7FFF</span>
</code></pre></div>
<h4 id="826">8.2.6 中断处理过程</h4>
<p>PULPino采用中断向量表的方式处理中断，图8-9是默认的中断类型，及其对应的中断处理例程的入口地址，每个中断处理例程占用4个字节，可以防止一条32位的指令，或者两条16位的指令，一般是转移指令，转移到具体的中断处理函数。</br>
<img alt="" src="../../assets/interrupt_vector.png" /></br>
图8-9 中断向量表</br>
当中断发生时，处理器将PC寄存器保存到MEPC，将MSTATUS寄存器保存到MESTATUS，当从中断处理例程返回时，将MEPC的值恢复到PC，将MESTATUS的值恢复到MSTATUS。</br></p>
<h3 id="_1">参考文献</h3>
<p>[1]PULP - An Open Parallel Ultra-Low-Power Processing-Platform, http://iis-projects.ee.ethz.ch/index.php/PULP,2017-8</br>
[2]Florian Zaruba, Updates on PULPino, The 5th RISC-V Workshop, 2016.</br>
[3]Michael Gautschi,etc,Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices, IEEE Transactions on Very Large Scale Integration Systems</br>
[4]Andreas Traber, Michael Gautschi,PULPino: Datasheet,2016.11</br>
[5]http://www.pulp-platform.org/</br></p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            回到页面顶部
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2023 CNRV编辑部
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["navigation.top", "navigation.tabs"], "search": "../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.407015b8.min.js"></script>
      
    
  </body>
</html>