#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 25 17:22:54 2021
# Process ID: 42672
# Current directory: G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42424 G:\ZU07A-4GB\01_soc_base_7eg\40dp_for\02_dp_vdma_test\02_5640_vmda_dp_720p\zu_prj\uisrc\03_ip\uiSensorRGB565\project_1\project_1.xpr
# Log file: G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1/vivado.log
# Journal file: G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xcvc1802-viva1596-1LHP-i-L G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1'
INFO: [Project 1-313] Project file moved from 'G:/CH04_FDMA_5640/zu_prj/uisrc/03_ip/uiSensorRGB565/project_1' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'; using path 'G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml'; using path 'G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
WARNING: [Project 1-312] File not found as 'G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml'; using path 'G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml' instead.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
WARNING: [Project 1-312] File not found as 'G:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml'; using path 'G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.875 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file {G:\ch04_fdma_5640\zu_prj\uisrc\03_ip\uisensorrgb565\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/uiSensorRGB565.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'g:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/uiSensorRGB565.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/uiSensorRGB565.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'g:/ZU07A-4GB/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uiSensorRGB565/uiSensorRGB565.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::infer_bus_interface rstn_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
ipx::remove_bus_interface rstn_i [ipx::current_core]
ipx::infer_bus_interface rstn_i xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn_i' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
ipx::infer_bus_interface cmos_clk_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_clk_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'cmos_clk_i': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn_i'.
ipx::infer_bus_interface cmos_pclk_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_pclk_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'cmos_pclk_i': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn_i'.
ipx::add_bus_interface svidout [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:vid_io_rtl:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:vid_io:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
ipx::add_port_map ACTIVE_VIDEO [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name de_o [ipx::get_port_maps ACTIVE_VIDEO -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map VSYNC [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name vs_o [ipx::get_port_maps VSYNC -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name rgb_o [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map HSYNC [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name hs_o [ipx::get_port_maps HSYNC -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/uiSensorRGB565.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/uiSensorRGB565.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property part xczu19eg-ffvc1760-2-i [current_project]
WARNING: [Runs 36-551] Changing part from xcvc1802 to xczu19eg will replace the write_device_image step with write_bitstream and write_device_image step configuration will be lost
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "qvirtex7"
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "virtex7"
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_clk_i' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_pclk_i' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "qvirtex7"
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "virtex7"
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_clk_i' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_pclk_i' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "qvirtex7"
WARNING: [IP_Flow 19-2403] Component Definition 'xilinx.com:user:uiSensorRGB565:1.0 (uiSensorRGB565_v1_0)': Unrecognized Family "virtex7"
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_clk_i' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_pclk_i' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'
export_ip_user_files -of_objects  [get_files G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml] -no_script -reset -force -quiet
remove_files  G:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565/component.xml
ipx::package_project -root_dir g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565 -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_bus_interface rstn_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
ipx::remove_bus_interface rstn_i [ipx::current_core]
ipx::infer_bus_interface rstn_i xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn_i' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
ipx::infer_bus_interface cmos_clk_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_clk_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'cmos_clk_i': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn_i'.
ipx::infer_bus_interface cmos_pclk_i xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_pclk_i' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'cmos_pclk_i': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn_i'.
ipx::infer_bus_interface cmos_xclk_o xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_xclk_o' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
ipx::add_bus_interface svidout [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:vid_io_rtl:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:vid_io:1.0 [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
ipx::add_port_map ACTIVE_VIDEO [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name de_o [ipx::get_port_maps ACTIVE_VIDEO -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map VSYNC [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name vs_o [ipx::get_port_maps VSYNC -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name rgb_o [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
ipx::add_port_map HSYNC [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]
set_property physical_name hs_o [ipx::get_port_maps HSYNC -of_objects [ipx::get_bus_interfaces svidout -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_clk_i' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_pclk_i' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmos_xclk_o' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmos_xclk_o': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565 g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:uiSensorRGB565:1.0'. The one found in IP location 'g:/ch04_fdma_5640/zu_prj/uisrc/03_ip/uisensorrgb565' will take precedence over the same IP in location g:/zu07a-4gb/01_soc_base_7eg/40dp_for/02_dp_vdma_test/02_5640_vmda_dp_720p/zu_prj/uisrc/03_ip/uisensorrgb565
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 25 18:43:11 2021...
