INFO-FLOW: Workspace /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution opened at Tue Jun 28 22:36:50 HKT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data:/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu250:-figd2104:-2L-e 
Execute         import_lib /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute     config_rtl -enable_maxiConservative=1 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_sdx -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target xocc' config_flow -target=vitis 
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
Execute       config_flow -target=vitis 
Execute         get_config_interface -m_axi_latency 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
Execute         get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd config_flow -target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         get_config_interface -m_axi_offset 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
Execute         config_interface -m_axi_offset=slave 
Execute         get_config_rtl -register_reset_num 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.182 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./dut.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./dut.cpp -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/all.directive.json -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.26 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.23 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.err.log 
Command           ap_eval done; 1.35 sec.
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 1.37 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.dut.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:16:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:17:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.62 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.4 seconds; current allocated memory: 191.896 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.g.bc"  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/dut.g.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.0.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 1.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.58 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.64 sec.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.lto.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 15.18 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:75:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:122:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:106:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:102:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:170:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:154:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:150:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:218:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:202:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:198:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:266:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:250:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:246:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:314:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:298:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:294:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:362:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:346:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:342:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:410:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:394:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:390:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:458:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:442:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:438:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:506:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:490:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:486:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:554:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:538:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:534:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:602:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:586:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:582:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:650:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:634:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:630:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:688:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:675:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:708:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:751:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:738:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:734:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:788:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:775:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3464:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3447:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3431:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3415:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3402:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3361:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3344:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3328:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3312:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3299:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3258:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3225:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3209:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3196:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3155:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3138:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3122:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3106:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3093:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3052:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3035:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3019:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3003:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2990:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2949:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2932:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2916:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2900:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2887:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2846:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2829:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2813:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2797:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2784:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2743:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2726:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2710:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2694:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2681:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2640:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2623:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2607:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2591:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2578:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2537:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2520:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2504:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2488:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2475:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2434:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2417:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2401:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2385:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2372:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2331:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2314:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2298:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2282:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2269:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2228:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2211:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2195:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2179:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2166:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2125:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2108:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2092:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2076:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2063:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2022:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2005:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1989:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1973:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1960:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1919:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1902:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1886:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1870:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1857:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1816:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1799:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1783:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1767:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1754:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1713:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1696:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1680:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1664:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1651:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1610:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1593:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1577:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1561:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1548:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1507:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1490:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1474:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1458:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1445:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1404:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1387:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1371:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1355:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1342:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1301:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1284:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1268:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1252:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1239:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1198:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1181:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1165:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1149:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1136:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1095:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1078:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1062:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1046:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1033:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:992:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:975:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:959:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:943:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:930:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:889:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:872:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:856:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:840:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:827:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3489:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3512:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3535:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3558:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_4_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3581:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_5_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3604:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_6_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3627:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_7_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3650:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_8_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3673:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_9_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3696:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_10_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3719:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_11_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3742:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_12_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3765:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3788:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3811:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5188:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5167:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read(ap_uint<64>&)' into 'hls::stream<ap_uint<64>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3867:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3865:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3844:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3922:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3920:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3899:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3977:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3975:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3954:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4032:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4030:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4009:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4087:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4085:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4064:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4142:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4140:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4119:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4197:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4195:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4174:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4252:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4250:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4229:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4307:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4305:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4284:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4362:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4360:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4339:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4417:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4415:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4394:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4472:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4470:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4449:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5244:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5223:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4527:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4525:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4504:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4582:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4580:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4559:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4637:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4635:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4614:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4692:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4690:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4669:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4747:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4745:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4724:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4802:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4800:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4779:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4857:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4855:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4834:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4912:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4910:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4889:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4967:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4965:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4944:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5022:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5020:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4999:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5077:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5075:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5054:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5132:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5130:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5109:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5303:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5302:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5275:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5273:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5271:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L3_out_x0(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5322:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5336:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5338:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5340:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5342:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5346:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5348:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5352:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5354:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5358:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5360:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5364:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5366:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5370:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5372:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5376:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5378:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5382:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5384:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5388:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5390:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5394:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5396:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5400:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5402:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5406:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5408:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5412:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5414:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5418:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5420:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5424:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5426:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5430:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5432:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5436:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5438:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5442:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5444:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5448:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5450:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5454:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5456:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5460:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5462:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5466:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5468:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5472:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5474:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5478:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5480:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5484:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5486:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5490:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5492:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5496:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5498:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5502:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5504:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5506:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5508:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5510:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5612:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5610:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5608:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5606:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5604:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5602:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5600:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5598:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5596:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5594:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5592:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5590:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5588:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5586:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5584:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5582:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5580:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5578:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5576:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5574:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5572:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5570:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5568:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5566:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5564:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5562:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5560:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5558:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5556:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5554:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5552:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5550:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5548:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5546:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5544:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5542:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5540:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5538:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5536:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5534:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5532:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5530:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5528:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5526:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5524:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5522:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5520:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5518:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5516:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5514:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5512:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6490:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6537:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6521:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6517:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6585:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6569:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6565:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6633:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6617:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6613:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6681:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6665:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6661:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6729:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6713:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6709:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6777:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6761:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6757:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6825:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6809:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6805:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6873:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6857:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6853:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6921:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6905:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6901:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6969:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6953:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6949:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7017:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7001:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6997:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7065:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7049:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7045:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7103:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7090:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7123:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7166:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7153:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7149:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7203:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7190:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9879:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9862:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9846:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9830:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9817:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9776:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9759:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9743:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9727:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9714:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9673:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9656:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9640:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9624:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9611:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9570:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9553:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9537:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9521:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9508:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9467:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9450:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9434:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9418:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9405:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9364:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9347:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9331:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9315:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9302:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9261:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9244:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9228:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9212:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9199:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9158:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9141:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9125:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9109:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9096:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9055:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9038:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9022:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9006:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8993:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8952:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8935:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8919:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8903:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8890:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8849:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8832:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8816:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8800:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8787:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8746:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8729:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8713:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8697:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8684:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8643:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8626:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8610:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8594:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8581:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8540:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8523:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8507:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8491:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8478:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8437:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8420:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8404:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8388:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8375:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8334:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8317:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8301:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8285:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8272:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8231:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8214:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8198:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8182:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8169:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8128:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8111:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8095:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8079:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8066:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8025:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8008:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7992:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7976:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7963:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7922:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7905:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7889:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7873:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7860:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7819:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7802:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7786:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7770:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7757:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7716:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7699:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7683:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7667:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7654:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7613:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7596:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7580:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7564:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7551:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7510:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7493:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7477:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7461:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7448:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7407:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7390:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7374:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7358:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7345:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7304:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7287:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7271:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7255:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7242:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9904:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9927:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9950:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9973:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_4_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9996:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_5_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10019:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_6_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10042:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_7_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10065:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_8_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10088:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_9_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10111:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_10_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10134:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_11_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10157:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_12_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10180:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10203:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10226:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11603:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11582:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10282:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10280:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10259:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10337:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10335:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10314:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10392:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10390:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10369:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10447:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10445:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10424:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10502:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10500:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10479:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10557:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10555:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10534:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10612:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10610:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10589:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10667:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10665:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10644:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10722:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10720:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10699:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10777:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10775:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10754:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10832:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10830:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10809:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10887:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10885:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10864:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11659:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11638:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10942:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10940:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10919:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10997:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10995:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10974:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11052:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11050:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11029:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11107:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11105:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11084:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11162:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11160:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11139:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11217:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11215:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11194:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11272:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11270:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11249:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11327:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11325:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11304:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11382:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11380:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11359:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11437:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11435:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11414:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11492:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11490:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11469:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11547:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11545:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11524:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11718:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11717:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11690:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11688:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11686:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L3_out_x1(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11737:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11751:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11753:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11755:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11757:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11759:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11761:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11763:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11765:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11767:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11769:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11771:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11773:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11775:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11777:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11779:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11781:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11783:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11785:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11787:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11789:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11791:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11793:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11795:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11797:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11799:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11801:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11803:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11805:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11807:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11809:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11811:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11813:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11815:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11817:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11819:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11821:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11823:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11825:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11827:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11829:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11831:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11833:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11835:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11837:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11839:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11841:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11843:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11845:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11847:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11849:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11851:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11853:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11855:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11857:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11859:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11861:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11863:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11865:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11867:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11869:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11871:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11873:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11875:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11877:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11879:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11881:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11883:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11885:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11887:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11889:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11891:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11893:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11895:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11897:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11899:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11901:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11903:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11905:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11907:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11909:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11911:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11913:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11915:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11917:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11919:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11921:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11923:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11925:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12027:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12025:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12023:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12021:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12019:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12017:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12015:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12013:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12011:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12009:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12007:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12005:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12003:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12001:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11999:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11997:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11995:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11993:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11991:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11989:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11987:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11985:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11983:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11981:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11979:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11977:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11975:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11973:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11971:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11969:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11967:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11965:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11961:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11959:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11955:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11953:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11951:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11949:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11947:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11945:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11943:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11941:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11939:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11937:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11935:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11933:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11931:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11929:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11927:21)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'A_IO_L3_in_x0_loop_1'(./dut.cpp:68:23) has been inferred on port 'gmem_A' (./dut.cpp:68:23)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'B_IO_L3_in_x0_loop_1'(./dut.cpp:701:23) has been inferred on port 'gmem_B' (./dut.cpp:701:23)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 512 in loop 'C_drain_IO_L3_out_x1_loop_1'(./dut.cpp:11732:30) has been inferred on port 'gmem_C' (./dut.cpp:11732:30)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.6s' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.145s' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_drain_IO_L3_out_x1(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&) (.1)' (./dut.cpp:11741:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml -> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30 seconds. CPU system time: 0.62 seconds. Elapsed time: 30.63 seconds; current allocated memory: 226.799 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.802 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.0.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 478.61 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 478.51 seconds. CPU system time: 0.11 seconds. Elapsed time: 478.63 seconds; current allocated memory: 403.165 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 480.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.96 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 481.3 seconds. CPU system time: 0.16 seconds. Elapsed time: 481.47 seconds; current allocated memory: 697.916 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.g.1.bc to /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_9_x1_loop_4' (./dut.cpp:10765:48) in function 'C_drain_IO_L1_out_9_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_9_x1_loop_4' (./dut.cpp:10765:48) in function 'C_drain_IO_L1_out_9_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_9_x0_loop_4' (./dut.cpp:4350:48) in function 'C_drain_IO_L1_out_9_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_9_x0_loop_4' (./dut.cpp:4350:48) in function 'C_drain_IO_L1_out_9_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_8_x1_loop_4' (./dut.cpp:10710:48) in function 'C_drain_IO_L1_out_8_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_8_x1_loop_4' (./dut.cpp:10710:48) in function 'C_drain_IO_L1_out_8_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_8_x0_loop_4' (./dut.cpp:4295:48) in function 'C_drain_IO_L1_out_8_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_8_x0_loop_4' (./dut.cpp:4295:48) in function 'C_drain_IO_L1_out_8_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_7_x1_loop_4' (./dut.cpp:10655:48) in function 'C_drain_IO_L1_out_7_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_7_x1_loop_4' (./dut.cpp:10655:48) in function 'C_drain_IO_L1_out_7_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_7_x0_loop_4' (./dut.cpp:4240:48) in function 'C_drain_IO_L1_out_7_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_7_x0_loop_4' (./dut.cpp:4240:48) in function 'C_drain_IO_L1_out_7_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_6_x1_loop_4' (./dut.cpp:10600:48) in function 'C_drain_IO_L1_out_6_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_6_x1_loop_4' (./dut.cpp:10600:48) in function 'C_drain_IO_L1_out_6_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_6_x0_loop_4' (./dut.cpp:4185:48) in function 'C_drain_IO_L1_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_6_x0_loop_4' (./dut.cpp:4185:48) in function 'C_drain_IO_L1_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_5_x1_loop_4' (./dut.cpp:10545:48) in function 'C_drain_IO_L1_out_5_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_5_x1_loop_4' (./dut.cpp:10545:48) in function 'C_drain_IO_L1_out_5_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_5_x0_loop_4' (./dut.cpp:4130:48) in function 'C_drain_IO_L1_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_5_x0_loop_4' (./dut.cpp:4130:48) in function 'C_drain_IO_L1_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_4_x1_loop_4' (./dut.cpp:10490:48) in function 'C_drain_IO_L1_out_4_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_4_x1_loop_4' (./dut.cpp:10490:48) in function 'C_drain_IO_L1_out_4_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_4_x0_loop_4' (./dut.cpp:4075:48) in function 'C_drain_IO_L1_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_4_x0_loop_4' (./dut.cpp:4075:48) in function 'C_drain_IO_L1_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_3_x1_loop_4' (./dut.cpp:10435:48) in function 'C_drain_IO_L1_out_3_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_3_x1_loop_4' (./dut.cpp:10435:48) in function 'C_drain_IO_L1_out_3_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_3_x0_loop_4' (./dut.cpp:4020:48) in function 'C_drain_IO_L1_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_3_x0_loop_4' (./dut.cpp:4020:48) in function 'C_drain_IO_L1_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_2_x1_loop_4' (./dut.cpp:10380:48) in function 'C_drain_IO_L1_out_2_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_2_x1_loop_4' (./dut.cpp:10380:48) in function 'C_drain_IO_L1_out_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_2_x0_loop_4' (./dut.cpp:3965:48) in function 'C_drain_IO_L1_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_2_x0_loop_4' (./dut.cpp:3965:48) in function 'C_drain_IO_L1_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_23_x1_loop_4' (./dut.cpp:11535:49) in function 'C_drain_IO_L1_out_23_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_23_x0_loop_4' (./dut.cpp:5120:49) in function 'C_drain_IO_L1_out_23_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_22_x1_loop_4' (./dut.cpp:11480:49) in function 'C_drain_IO_L1_out_22_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_22_x1_loop_4' (./dut.cpp:11480:49) in function 'C_drain_IO_L1_out_22_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_22_x0_loop_4' (./dut.cpp:5065:49) in function 'C_drain_IO_L1_out_22_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_22_x0_loop_4' (./dut.cpp:5065:49) in function 'C_drain_IO_L1_out_22_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_21_x1_loop_4' (./dut.cpp:11425:49) in function 'C_drain_IO_L1_out_21_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_21_x1_loop_4' (./dut.cpp:11425:49) in function 'C_drain_IO_L1_out_21_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_21_x0_loop_4' (./dut.cpp:5010:49) in function 'C_drain_IO_L1_out_21_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_21_x0_loop_4' (./dut.cpp:5010:49) in function 'C_drain_IO_L1_out_21_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_20_x1_loop_4' (./dut.cpp:11370:49) in function 'C_drain_IO_L1_out_20_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_20_x1_loop_4' (./dut.cpp:11370:49) in function 'C_drain_IO_L1_out_20_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_20_x0_loop_4' (./dut.cpp:4955:49) in function 'C_drain_IO_L1_out_20_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_20_x0_loop_4' (./dut.cpp:4955:49) in function 'C_drain_IO_L1_out_20_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_1_x1_loop_4' (./dut.cpp:10325:48) in function 'C_drain_IO_L1_out_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_1_x1_loop_4' (./dut.cpp:10325:48) in function 'C_drain_IO_L1_out_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_1_x0_loop_4' (./dut.cpp:3910:48) in function 'C_drain_IO_L1_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_1_x0_loop_4' (./dut.cpp:3910:48) in function 'C_drain_IO_L1_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_19_x1_loop_4' (./dut.cpp:11315:49) in function 'C_drain_IO_L1_out_19_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_19_x1_loop_4' (./dut.cpp:11315:49) in function 'C_drain_IO_L1_out_19_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_19_x0_loop_4' (./dut.cpp:4900:49) in function 'C_drain_IO_L1_out_19_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_19_x0_loop_4' (./dut.cpp:4900:49) in function 'C_drain_IO_L1_out_19_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_18_x1_loop_4' (./dut.cpp:11260:49) in function 'C_drain_IO_L1_out_18_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_18_x1_loop_4' (./dut.cpp:11260:49) in function 'C_drain_IO_L1_out_18_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_18_x0_loop_4' (./dut.cpp:4845:49) in function 'C_drain_IO_L1_out_18_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_18_x0_loop_4' (./dut.cpp:4845:49) in function 'C_drain_IO_L1_out_18_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_17_x1_loop_4' (./dut.cpp:11205:49) in function 'C_drain_IO_L1_out_17_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_17_x1_loop_4' (./dut.cpp:11205:49) in function 'C_drain_IO_L1_out_17_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_17_x0_loop_4' (./dut.cpp:4790:49) in function 'C_drain_IO_L1_out_17_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_17_x0_loop_4' (./dut.cpp:4790:49) in function 'C_drain_IO_L1_out_17_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_16_x1_loop_4' (./dut.cpp:11150:49) in function 'C_drain_IO_L1_out_16_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_16_x1_loop_4' (./dut.cpp:11150:49) in function 'C_drain_IO_L1_out_16_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_16_x0_loop_4' (./dut.cpp:4735:49) in function 'C_drain_IO_L1_out_16_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_16_x0_loop_4' (./dut.cpp:4735:49) in function 'C_drain_IO_L1_out_16_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_15_x1_loop_4' (./dut.cpp:11095:49) in function 'C_drain_IO_L1_out_15_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_15_x1_loop_4' (./dut.cpp:11095:49) in function 'C_drain_IO_L1_out_15_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_15_x0_loop_4' (./dut.cpp:4680:49) in function 'C_drain_IO_L1_out_15_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_15_x0_loop_4' (./dut.cpp:4680:49) in function 'C_drain_IO_L1_out_15_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_14_x1_loop_4' (./dut.cpp:11040:49) in function 'C_drain_IO_L1_out_14_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_14_x1_loop_4' (./dut.cpp:11040:49) in function 'C_drain_IO_L1_out_14_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_14_x0_loop_4' (./dut.cpp:4625:49) in function 'C_drain_IO_L1_out_14_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_14_x0_loop_4' (./dut.cpp:4625:49) in function 'C_drain_IO_L1_out_14_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_13_x1_loop_4' (./dut.cpp:10985:49) in function 'C_drain_IO_L1_out_13_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_13_x1_loop_4' (./dut.cpp:10985:49) in function 'C_drain_IO_L1_out_13_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_13_x0_loop_4' (./dut.cpp:4570:49) in function 'C_drain_IO_L1_out_13_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_13_x0_loop_4' (./dut.cpp:4570:49) in function 'C_drain_IO_L1_out_13_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_12_x1_loop_4' (./dut.cpp:10930:49) in function 'C_drain_IO_L1_out_12_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_12_x0_loop_4' (./dut.cpp:4515:49) in function 'C_drain_IO_L1_out_12_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_11_x1_loop_4' (./dut.cpp:10875:49) in function 'C_drain_IO_L1_out_11_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_11_x0_loop_4' (./dut.cpp:4460:49) in function 'C_drain_IO_L1_out_11_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_10_x1_loop_4' (./dut.cpp:10820:49) in function 'C_drain_IO_L1_out_10_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_10_x1_loop_4' (./dut.cpp:10820:49) in function 'C_drain_IO_L1_out_10_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_10_x0_loop_4' (./dut.cpp:4405:49) in function 'C_drain_IO_L1_out_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_10_x0_loop_4' (./dut.cpp:4405:49) in function 'C_drain_IO_L1_out_10_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_0_x1_loop_4' (./dut.cpp:10270:48) in function 'C_drain_IO_L1_out_0_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_0_x0_loop_4' (./dut.cpp:3855:48) in function 'C_drain_IO_L1_out_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'A_IO_L2_in_9_x1_loop_1' (./dut.cpp:6942:41) in function 'A_IO_L2_in_9_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_9_x1_loop_1' (./dut.cpp:6942:41) in function 'A_IO_L2_in_9_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'A_IO_L2_in_9_x0_loop_1' (./dut.cpp:527:41) in function 'A_IO_L2_in_9_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_9_x0_loop_1' (./dut.cpp:527:41) in function 'A_IO_L2_in_9_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'A_IO_L2_in_8_x1_loop_1' (./dut.cpp:6894:41) in function 'A_IO_L2_in_8_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_8_x1_loop_1' (./dut.cpp:6894:41) in function 'A_IO_L2_in_8_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'A_IO_L2_in_8_x0_loop_1' (./dut.cpp:479:41) in function 'A_IO_L2_in_8_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_8_x0_loop_1' (./dut.cpp:479:41) in function 'A_IO_L2_in_8_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'A_IO_L2_in_7_x1_loop_1' (./dut.cpp:6846:41) in function 'A_IO_L2_in_7_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_7_x1_loop_1' (./dut.cpp:6846:41) in function 'A_IO_L2_in_7_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'A_IO_L2_in_7_x0_loop_1' (./dut.cpp:431:41) in function 'A_IO_L2_in_7_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_7_x0_loop_1' (./dut.cpp:431:41) in function 'A_IO_L2_in_7_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'A_IO_L2_in_6_x1_loop_1' (./dut.cpp:6798:41) in function 'A_IO_L2_in_6_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_6_x1_loop_1' (./dut.cpp:6798:41) in function 'A_IO_L2_in_6_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'A_IO_L2_in_6_x0_loop_1' (./dut.cpp:383:41) in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_6_x0_loop_1' (./dut.cpp:383:41) in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'A_IO_L2_in_5_x1_loop_1' (./dut.cpp:6750:41) in function 'A_IO_L2_in_5_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_5_x1_loop_1' (./dut.cpp:6750:41) in function 'A_IO_L2_in_5_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'A_IO_L2_in_5_x0_loop_1' (./dut.cpp:335:41) in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_5_x0_loop_1' (./dut.cpp:335:41) in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'A_IO_L2_in_4_x1_loop_1' (./dut.cpp:6702:41) in function 'A_IO_L2_in_4_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'A_IO_L2_in_4_x1_loop_1' (./dut.cpp:6702:41) in function 'A_IO_L2_in_4_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'A_IO_L2_in_4_x0_loop_1' (./dut.cpp:287:41) in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'A_IO_L2_in_4_x0_loop_1' (./dut.cpp:287:41) in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'A_IO_L2_in_3_x1_loop_1' (./dut.cpp:6654:41) in function 'A_IO_L2_in_3_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'A_IO_L2_in_3_x1_loop_1' (./dut.cpp:6654:41) in function 'A_IO_L2_in_3_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'A_IO_L2_in_3_x0_loop_1' (./dut.cpp:239:41) in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'A_IO_L2_in_3_x0_loop_1' (./dut.cpp:239:41) in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'A_IO_L2_in_2_x1_loop_1' (./dut.cpp:6606:41) in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'A_IO_L2_in_2_x1_loop_1' (./dut.cpp:6606:41) in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'A_IO_L2_in_2_x0_loop_1' (./dut.cpp:191:41) in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'A_IO_L2_in_2_x0_loop_1' (./dut.cpp:191:41) in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'A_IO_L2_in_1_x1_loop_1' (./dut.cpp:6558:41) in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'A_IO_L2_in_1_x1_loop_1' (./dut.cpp:6558:41) in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'A_IO_L2_in_1_x0_loop_1' (./dut.cpp:143:41) in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'A_IO_L2_in_1_x0_loop_1' (./dut.cpp:143:41) in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'A_IO_L2_in_11_x1_loop_1' (./dut.cpp:7038:42) in function 'A_IO_L2_in_11_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'A_IO_L2_in_11_x0_loop_1' (./dut.cpp:623:42) in function 'A_IO_L2_in_11_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'A_IO_L2_in_10_x1_loop_1' (./dut.cpp:6990:42) in function 'A_IO_L2_in_10_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_10_x1_loop_1' (./dut.cpp:6990:42) in function 'A_IO_L2_in_10_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'A_IO_L2_in_10_x0_loop_1' (./dut.cpp:575:42) in function 'A_IO_L2_in_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_10_x0_loop_1' (./dut.cpp:575:42) in function 'A_IO_L2_in_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'A_IO_L2_in_0_x1_loop_1' (./dut.cpp:6510:41) in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'A_IO_L2_in_0_x0_loop_1' (./dut.cpp:95:41) in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3374) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3375) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3271) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3272) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3168) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3169) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3065) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3066) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2962) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2963) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2859) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2860) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2756) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2757) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2653) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2654) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2550) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2551) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2447) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2448) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2344) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2345) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2035) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2036) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1932) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1933) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1829) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1830) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1727) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1623) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1624) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1520) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1521) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1417) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1418) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1314) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1315) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1005) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1006) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:902) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:903) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:799) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:800) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9789) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9790) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9686) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9687) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9583) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9584) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9480) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9481) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9377) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9274) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9275) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9171) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9172) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9068) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9069) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8965) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8966) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8862) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8863) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8759) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8760) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8656) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8657) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8553) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8554) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8450) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8451) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8347) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8348) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8244) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8038) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8039) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7935) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7936) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7832) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7833) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7729) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7730) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7627) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7523) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7524) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7420) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7421) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7317) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7318) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7214) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7215) in dimension 1 automatically.
INFO: [HLS 200-778] Automatically marking array 'B' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'B' to function 'A_IO_L3_in_x1' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [HLS 200-755] Binding port 1 of memory 'B' to function 'B_IO_L3_in_x1' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [XFORM 203-712] Applying dataflow to function 'kernel3_x0' (./dut.cpp:5331:1), detected/extracted 88 process function(s): 
	 'kernel3_x0.entry38'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_3_x0'
	 'A_IO_L2_in_4_x0'
	 'A_IO_L2_in_5_x0'
	 'A_IO_L2_in_6_x0'
	 'A_IO_L2_in_7_x0'
	 'A_IO_L2_in_8_x0'
	 'A_IO_L2_in_9_x0'
	 'A_IO_L2_in_10_x0'
	 'A_IO_L2_in_11_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_x0'
	 'B_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_4_0_x0'
	 'PE_wrapper_4_1_x0'
	 'PE_wrapper_5_0_x0'
	 'PE_wrapper_5_1_x0'
	 'PE_wrapper_6_0_x0'
	 'PE_wrapper_6_1_x0'
	 'PE_wrapper_7_0_x0'
	 'PE_wrapper_7_1_x0'
	 'PE_wrapper_8_0_x0'
	 'PE_wrapper_8_1_x0'
	 'PE_wrapper_9_0_x0'
	 'PE_wrapper_9_1_x0'
	 'PE_wrapper_10_0_x0'
	 'PE_wrapper_10_1_x0'
	 'PE_wrapper_11_0_x0'
	 'PE_wrapper_11_1_x0'
	 'PE_wrapper_12_0_x0'
	 'PE_wrapper_12_1_x0'
	 'A_PE_dummy_0_x0'
	 'A_PE_dummy_1_x0'
	 'A_PE_dummy_2_x0'
	 'A_PE_dummy_3_x0'
	 'A_PE_dummy_4_x0'
	 'A_PE_dummy_5_x0'
	 'A_PE_dummy_6_x0'
	 'A_PE_dummy_7_x0'
	 'A_PE_dummy_8_x0'
	 'A_PE_dummy_9_x0'
	 'A_PE_dummy_10_x0'
	 'A_PE_dummy_11_x0'
	 'A_PE_dummy_12_x0'
	 'B_PE_dummy_0_x0'
	 'B_PE_dummy_1_x0'
	 'C_drain_IO_L1_out_boundary_0_x0'
	 'C_drain_IO_L1_out_0_x0'
	 'C_drain_IO_L1_out_1_x0'
	 'C_drain_IO_L1_out_2_x0'
	 'C_drain_IO_L1_out_3_x0'
	 'C_drain_IO_L1_out_4_x0'
	 'C_drain_IO_L1_out_5_x0'
	 'C_drain_IO_L1_out_6_x0'
	 'C_drain_IO_L1_out_7_x0'
	 'C_drain_IO_L1_out_8_x0'
	 'C_drain_IO_L1_out_9_x0'
	 'C_drain_IO_L1_out_10_x0'
	 'C_drain_IO_L1_out_11_x0'
	 'C_drain_IO_L1_out_boundary_1_x0'
	 'C_drain_IO_L1_out_12_x0'
	 'C_drain_IO_L1_out_13_x0'
	 'C_drain_IO_L1_out_14_x0'
	 'C_drain_IO_L1_out_15_x0'
	 'C_drain_IO_L1_out_16_x0'
	 'C_drain_IO_L1_out_17_x0'
	 'C_drain_IO_L1_out_18_x0'
	 'C_drain_IO_L1_out_19_x0'
	 'C_drain_IO_L1_out_20_x0'
	 'C_drain_IO_L1_out_21_x0'
	 'C_drain_IO_L1_out_22_x0'
	 'C_drain_IO_L1_out_23_x0'
	 'C_drain_IO_L2_out_boundary_x0'
	 'C_drain_IO_L2_out_x0'
	 'C_drain_IO_L3_out_x0'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel3_x1' (./dut.cpp:11746:1), detected/extracted 88 process function(s): 
	 'kernel3_x1.entry42'
	 'A_IO_L3_in_x1'
	 'A_IO_L2_in_0_x1'
	 'A_IO_L2_in_1_x1'
	 'A_IO_L2_in_2_x1'
	 'A_IO_L2_in_3_x1'
	 'A_IO_L2_in_4_x1'
	 'A_IO_L2_in_5_x1'
	 'A_IO_L2_in_6_x1'
	 'A_IO_L2_in_7_x1'
	 'A_IO_L2_in_8_x1'
	 'A_IO_L2_in_9_x1'
	 'A_IO_L2_in_10_x1'
	 'A_IO_L2_in_11_x1'
	 'A_IO_L2_in_boundary_x1'
	 'B_IO_L3_in_x1'
	 'B_IO_L2_in_x1'
	 'B_IO_L2_in_boundary_x1'
	 'PE_wrapper_0_0_x1'
	 'PE_wrapper_0_1_x1'
	 'PE_wrapper_1_0_x1'
	 'PE_wrapper_1_1_x1'
	 'PE_wrapper_2_0_x1'
	 'PE_wrapper_2_1_x1'
	 'PE_wrapper_3_0_x1'
	 'PE_wrapper_3_1_x1'
	 'PE_wrapper_4_0_x1'
	 'PE_wrapper_4_1_x1'
	 'PE_wrapper_5_0_x1'
	 'PE_wrapper_5_1_x1'
	 'PE_wrapper_6_0_x1'
	 'PE_wrapper_6_1_x1'
	 'PE_wrapper_7_0_x1'
	 'PE_wrapper_7_1_x1'
	 'PE_wrapper_8_0_x1'
	 'PE_wrapper_8_1_x1'
	 'PE_wrapper_9_0_x1'
	 'PE_wrapper_9_1_x1'
	 'PE_wrapper_10_0_x1'
	 'PE_wrapper_10_1_x1'
	 'PE_wrapper_11_0_x1'
	 'PE_wrapper_11_1_x1'
	 'PE_wrapper_12_0_x1'
	 'PE_wrapper_12_1_x1'
	 'A_PE_dummy_0_x1'
	 'A_PE_dummy_1_x1'
	 'A_PE_dummy_2_x1'
	 'A_PE_dummy_3_x1'
	 'A_PE_dummy_4_x1'
	 'A_PE_dummy_5_x1'
	 'A_PE_dummy_6_x1'
	 'A_PE_dummy_7_x1'
	 'A_PE_dummy_8_x1'
	 'A_PE_dummy_9_x1'
	 'A_PE_dummy_10_x1'
	 'A_PE_dummy_11_x1'
	 'A_PE_dummy_12_x1'
	 'B_PE_dummy_0_x1'
	 'B_PE_dummy_1_x1'
	 'C_drain_IO_L1_out_boundary_0_x1'
	 'C_drain_IO_L1_out_0_x1'
	 'C_drain_IO_L1_out_1_x1'
	 'C_drain_IO_L1_out_2_x1'
	 'C_drain_IO_L1_out_3_x1'
	 'C_drain_IO_L1_out_4_x1'
	 'C_drain_IO_L1_out_5_x1'
	 'C_drain_IO_L1_out_6_x1'
	 'C_drain_IO_L1_out_7_x1'
	 'C_drain_IO_L1_out_8_x1'
	 'C_drain_IO_L1_out_9_x1'
	 'C_drain_IO_L1_out_10_x1'
	 'C_drain_IO_L1_out_11_x1'
	 'C_drain_IO_L1_out_boundary_1_x1'
	 'C_drain_IO_L1_out_12_x1'
	 'C_drain_IO_L1_out_13_x1'
	 'C_drain_IO_L1_out_14_x1'
	 'C_drain_IO_L1_out_15_x1'
	 'C_drain_IO_L1_out_16_x1'
	 'C_drain_IO_L1_out_17_x1'
	 'C_drain_IO_L1_out_18_x1'
	 'C_drain_IO_L1_out_19_x1'
	 'C_drain_IO_L1_out_20_x1'
	 'C_drain_IO_L1_out_21_x1'
	 'C_drain_IO_L1_out_22_x1'
	 'C_drain_IO_L1_out_23_x1'
	 'C_drain_IO_L2_out_boundary_x1'
	 'C_drain_IO_L2_out_x1'
	 'C_drain_IO_L3_out_x1'.
Command           transform done; 514.26 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 15.61 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 529.68 seconds. CPU system time: 0.21 seconds. Elapsed time: 529.88 seconds; current allocated memory: 1.011 GB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.2.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.V' (./dut.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (./dut.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (./dut.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'C.V' (./dut.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'D_input.V' (./dut.cpp:33:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'D_output.V' (./dut.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:57:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7847:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7867:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7880:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7886:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1432:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1452:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1465:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1471:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7950:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7970:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7983:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7989:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1535:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1555:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1568:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1574:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8053:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8073:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8086:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8092:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1638:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1658:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1671:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1677:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8156:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8176:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8189:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8195:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1741:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1761:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1774:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1780:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8259:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8279:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8292:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8298:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1844:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1864:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1877:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1883:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8362:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8382:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8395:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8401:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1947:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1967:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1980:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1986:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8465:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8485:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8498:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8504:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2050:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2070:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2083:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2089:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8568:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8588:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8601:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8607:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2153:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2173:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2186:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2192:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8671:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8691:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8704:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8710:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2256:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2276:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2289:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2295:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8774:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8794:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8807:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8813:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2359:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2379:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2392:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2398:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8877:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8897:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8910:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8916:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2462:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2482:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2495:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2501:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8980:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9000:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9013:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9019:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2565:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2585:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2598:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2604:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9083:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9103:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9116:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9122:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2668:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2688:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2701:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2707:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9186:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9206:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9219:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9225:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2771:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2791:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2804:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2810:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9289:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9309:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9328:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2874:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2894:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2907:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2913:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9392:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9412:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9425:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9431:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2977:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2997:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3010:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3016:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9495:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9515:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9528:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9534:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3080:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3100:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3113:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3119:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9598:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9618:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9631:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9637:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3216:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3222:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7229:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7249:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7262:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7268:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:814:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:834:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:847:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:853:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7332:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7352:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7365:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7371:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:917:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:937:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:950:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:956:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7435:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7455:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7468:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7474:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1020:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1040:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1053:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1059:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7538:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7558:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7571:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7577:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1123:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1143:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1156:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7641:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7661:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7674:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7680:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1226:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1246:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1259:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1265:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7744:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7764:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7777:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7783:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1329:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1349:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1362:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1368:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9701:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9721:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9734:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9740:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3286:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3306:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3319:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3325:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9804:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9824:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9837:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9843:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3389:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3409:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3422:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3428:48)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:11738:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:5323:31)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (./dut.cpp:5326:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11634:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11644:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11646:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5229:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5231:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11578:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11588:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11590:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5163:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5173:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5175:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10750:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10760:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10762:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4335:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4345:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4347:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10695:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10705:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10707:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4280:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4290:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4292:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10640:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10650:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10652:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4225:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4235:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4237:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10585:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10595:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10597:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4170:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4180:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10530:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10540:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10542:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4115:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4125:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4127:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10475:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10485:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10487:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4060:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4070:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4072:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10420:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10430:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10432:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4005:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4015:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4017:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10365:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10375:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10377:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3950:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3960:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:3962:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11520:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11530:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11532:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5105:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5115:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5117:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11465:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11475:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11477:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5050:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5060:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5062:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11410:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11420:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11422:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4995:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5005:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5007:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11355:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11365:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11367:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4940:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4950:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4952:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10310:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10320:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10322:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3895:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3905:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:3907:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11300:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11310:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11312:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4885:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4895:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4897:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11245:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11255:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11257:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4830:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4840:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4842:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11190:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11200:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11202:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4775:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4785:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4787:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11135:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11145:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11147:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4720:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4730:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4732:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11080:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11090:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11092:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4665:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4675:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4677:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11025:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11035:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11037:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4610:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4620:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4622:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10970:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10980:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10982:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4555:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4565:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4567:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10915:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10925:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10927:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4500:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4510:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4512:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10860:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10870:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10872:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4445:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4455:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4457:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10805:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10815:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10817:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4390:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4400:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4402:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10265:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10267:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3840:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3850:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:3852:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:7151:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:736:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:7191:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:776:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:7091:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:676:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6951:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:536:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6903:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:488:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6855:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:440:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6807:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:392:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6759:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:344:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6711:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:296:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6663:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:248:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6615:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:200:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6567:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:152:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:7047:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:632:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6999:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:584:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6519:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:104:42)
WARNING: [HLS 200-1449] Process A_IO_L3_in_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process B_IO_L3_in_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-634] Sharing array B among processes A_IO_L3_in_x1 and B_IO_L3_in_x1
Command           transform done; 102.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 102.47 seconds. CPU system time: 0.51 seconds. Elapsed time: 102.98 seconds; current allocated memory: 2.921 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1593.01 sec.
Command       elaborate done; 1631.05 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x0.entry38' to 'kernel3_x0_entry38'.
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x1.entry31' to 'kernel3_x1_entry31'.
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x1.entry42' to 'kernel3_x1_entry42'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model kernel3_x1 
Execute         preproc_iomode -model C_drain_IO_L3_out_x1 
Execute         preproc_iomode -model C_drain_IO_L2_out_x1 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_23_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_22_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_21_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_20_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_19_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_18_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_17_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_16_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_15_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_14_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_13_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_12_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_1_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_11_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_10_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_9_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_8_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_7_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_6_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_5_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_4_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_3_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_2_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_1_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_0_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_0_x1 
Execute         preproc_iomode -model B_PE_dummy_1_x1 
Execute         preproc_iomode -model B_PE_dummy_0_x1 
Execute         preproc_iomode -model A_PE_dummy_12_x1 
Execute         preproc_iomode -model A_PE_dummy_11_x1 
Execute         preproc_iomode -model A_PE_dummy_10_x1 
Execute         preproc_iomode -model A_PE_dummy_9_x1 
Execute         preproc_iomode -model A_PE_dummy_8_x1 
Execute         preproc_iomode -model A_PE_dummy_7_x1 
Execute         preproc_iomode -model A_PE_dummy_6_x1 
Execute         preproc_iomode -model A_PE_dummy_5_x1 
Execute         preproc_iomode -model A_PE_dummy_4_x1 
Execute         preproc_iomode -model A_PE_dummy_3_x1 
Execute         preproc_iomode -model A_PE_dummy_2_x1 
Execute         preproc_iomode -model A_PE_dummy_1_x1 
Execute         preproc_iomode -model A_PE_dummy_0_x1 
Execute         preproc_iomode -model PE_wrapper_12_1_x1 
Execute         preproc_iomode -model PE_wrapper_12_0_x1 
Execute         preproc_iomode -model PE_wrapper_11_1_x1 
Execute         preproc_iomode -model PE_wrapper_11_0_x1 
Execute         preproc_iomode -model PE_wrapper_10_1_x1 
Execute         preproc_iomode -model PE_wrapper_10_0_x1 
Execute         preproc_iomode -model PE_wrapper_9_1_x1 
Execute         preproc_iomode -model PE_wrapper_9_0_x1 
Execute         preproc_iomode -model PE_wrapper_8_1_x1 
Execute         preproc_iomode -model PE_wrapper_8_0_x1 
Execute         preproc_iomode -model PE_wrapper_7_1_x1 
Execute         preproc_iomode -model PE_wrapper_7_0_x1 
Execute         preproc_iomode -model PE_wrapper_6_1_x1 
Execute         preproc_iomode -model PE_wrapper_6_0_x1 
Execute         preproc_iomode -model PE_wrapper_5_1_x1 
Execute         preproc_iomode -model PE_wrapper_5_0_x1 
Execute         preproc_iomode -model PE_wrapper_4_1_x1 
Execute         preproc_iomode -model PE_wrapper_4_0_x1 
Execute         preproc_iomode -model PE_wrapper_3_1_x1 
Execute         preproc_iomode -model PE_wrapper_3_0_x1 
Execute         preproc_iomode -model PE_wrapper_2_1_x1 
Execute         preproc_iomode -model PE_wrapper_2_0_x1 
Execute         preproc_iomode -model PE_wrapper_1_1_x1 
Execute         preproc_iomode -model PE_wrapper_1_0_x1 
Execute         preproc_iomode -model PE_wrapper_0_1_x1 
Execute         preproc_iomode -model PE_wrapper_0_0_x1 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model B_IO_L2_in_x1 
Execute         preproc_iomode -model B_IO_L3_in_x1 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model A_IO_L2_in_11_x1 
Execute         preproc_iomode -model A_IO_L2_in_10_x1 
Execute         preproc_iomode -model A_IO_L2_in_9_x1 
Execute         preproc_iomode -model A_IO_L2_in_8_x1 
Execute         preproc_iomode -model A_IO_L2_in_7_x1 
Execute         preproc_iomode -model A_IO_L2_in_6_x1 
Execute         preproc_iomode -model A_IO_L2_in_5_x1 
Execute         preproc_iomode -model A_IO_L2_in_4_x1 
Execute         preproc_iomode -model A_IO_L2_in_3_x1 
Execute         preproc_iomode -model A_IO_L2_in_2_x1 
Execute         preproc_iomode -model A_IO_L2_in_1_x1 
Execute         preproc_iomode -model A_IO_L2_in_0_x1 
Execute         preproc_iomode -model A_IO_L3_in_x1 
Execute         preproc_iomode -model kernel3_x1.entry42 
Execute         preproc_iomode -model kernel3_x1.entry31 
Execute         preproc_iomode -model nondf_kernel_2mm 
Execute         preproc_iomode -model kernel3_x0 
Execute         preproc_iomode -model C_drain_IO_L3_out_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_23_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_22_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_21_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_20_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_19_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_18_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_17_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_16_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_15_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_14_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_13_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_12_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_11_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_10_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_9_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_8_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_7_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_0_x0 
Execute         preproc_iomode -model B_PE_dummy_1_x0 
Execute         preproc_iomode -model B_PE_dummy_0_x0 
Execute         preproc_iomode -model A_PE_dummy_12_x0 
Execute         preproc_iomode -model A_PE_dummy_11_x0 
Execute         preproc_iomode -model A_PE_dummy_10_x0 
Execute         preproc_iomode -model A_PE_dummy_9_x0 
Execute         preproc_iomode -model A_PE_dummy_8_x0 
Execute         preproc_iomode -model A_PE_dummy_7_x0 
Execute         preproc_iomode -model A_PE_dummy_6_x0 
Execute         preproc_iomode -model A_PE_dummy_5_x0 
Execute         preproc_iomode -model A_PE_dummy_4_x0 
Execute         preproc_iomode -model A_PE_dummy_3_x0 
Execute         preproc_iomode -model A_PE_dummy_2_x0 
Execute         preproc_iomode -model A_PE_dummy_1_x0 
Execute         preproc_iomode -model A_PE_dummy_0_x0 
Execute         preproc_iomode -model PE_wrapper_12_1_x0 
Execute         preproc_iomode -model PE_wrapper_12_0_x0 
Execute         preproc_iomode -model PE_wrapper_11_1_x0 
Execute         preproc_iomode -model PE_wrapper_11_0_x0 
Execute         preproc_iomode -model PE_wrapper_10_1_x0 
Execute         preproc_iomode -model PE_wrapper_10_0_x0 
Execute         preproc_iomode -model PE_wrapper_9_1_x0 
Execute         preproc_iomode -model PE_wrapper_9_0_x0 
Execute         preproc_iomode -model PE_wrapper_8_1_x0 
Execute         preproc_iomode -model PE_wrapper_8_0_x0 
Execute         preproc_iomode -model PE_wrapper_7_1_x0 
Execute         preproc_iomode -model PE_wrapper_7_0_x0 
Execute         preproc_iomode -model PE_wrapper_6_1_x0 
Execute         preproc_iomode -model PE_wrapper_6_0_x0 
Execute         preproc_iomode -model PE_wrapper_5_1_x0 
Execute         preproc_iomode -model PE_wrapper_5_0_x0 
Execute         preproc_iomode -model PE_wrapper_4_1_x0 
Execute         preproc_iomode -model PE_wrapper_4_0_x0 
Execute         preproc_iomode -model PE_wrapper_3_1_x0 
Execute         preproc_iomode -model PE_wrapper_3_0_x0 
Execute         preproc_iomode -model PE_wrapper_2_1_x0 
Execute         preproc_iomode -model PE_wrapper_2_0_x0 
Execute         preproc_iomode -model PE_wrapper_1_1_x0 
Execute         preproc_iomode -model PE_wrapper_1_0_x0 
Execute         preproc_iomode -model PE_wrapper_0_1_x0 
Execute         preproc_iomode -model PE_wrapper_0_0_x0 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model B_IO_L2_in_x0 
Execute         preproc_iomode -model B_IO_L3_in_x0 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model A_IO_L2_in_11_x0 
Execute         preproc_iomode -model A_IO_L2_in_10_x0 
Execute         preproc_iomode -model A_IO_L2_in_9_x0 
Execute         preproc_iomode -model A_IO_L2_in_8_x0 
Execute         preproc_iomode -model A_IO_L2_in_7_x0 
Execute         preproc_iomode -model A_IO_L2_in_6_x0 
Execute         preproc_iomode -model A_IO_L2_in_5_x0 
Execute         preproc_iomode -model A_IO_L2_in_4_x0 
Execute         preproc_iomode -model A_IO_L2_in_3_x0 
Execute         preproc_iomode -model A_IO_L2_in_2_x0 
Execute         preproc_iomode -model A_IO_L2_in_1_x0 
Execute         preproc_iomode -model A_IO_L2_in_0_x0 
Execute         preproc_iomode -model A_IO_L3_in_x0 
Execute         preproc_iomode -model kernel3_x0.entry38 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel3_x0.entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1.entry31 kernel3_x1.entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO-FLOW: Configuring Module : kernel3_x0.entry38 ...
Execute         set_default_model kernel3_x0.entry38 
Execute         apply_spec_resource_limit kernel3_x0.entry38 
INFO-FLOW: Configuring Module : A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_7_x0 ...
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_7_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_8_x0 ...
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_8_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_9_x0 ...
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_9_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_10_x0 ...
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_10_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_11_x0 ...
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_11_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_x0 ...
Execute         set_default_model B_IO_L2_in_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_8_0_x0 ...
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_8_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_8_1_x0 ...
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_8_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_9_0_x0 ...
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_9_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_9_1_x0 ...
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_9_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_10_0_x0 ...
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_10_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_10_1_x0 ...
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_10_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_11_0_x0 ...
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_11_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_11_1_x0 ...
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_11_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_12_0_x0 ...
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_12_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_12_1_x0 ...
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_12_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_0_x0 ...
Execute         set_default_model A_PE_dummy_0_x0 
Execute         apply_spec_resource_limit A_PE_dummy_0_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_1_x0 ...
Execute         set_default_model A_PE_dummy_1_x0 
Execute         apply_spec_resource_limit A_PE_dummy_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_2_x0 ...
Execute         set_default_model A_PE_dummy_2_x0 
Execute         apply_spec_resource_limit A_PE_dummy_2_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_3_x0 ...
Execute         set_default_model A_PE_dummy_3_x0 
Execute         apply_spec_resource_limit A_PE_dummy_3_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_4_x0 ...
Execute         set_default_model A_PE_dummy_4_x0 
Execute         apply_spec_resource_limit A_PE_dummy_4_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_5_x0 ...
Execute         set_default_model A_PE_dummy_5_x0 
Execute         apply_spec_resource_limit A_PE_dummy_5_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_6_x0 ...
Execute         set_default_model A_PE_dummy_6_x0 
Execute         apply_spec_resource_limit A_PE_dummy_6_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_7_x0 ...
Execute         set_default_model A_PE_dummy_7_x0 
Execute         apply_spec_resource_limit A_PE_dummy_7_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_8_x0 ...
Execute         set_default_model A_PE_dummy_8_x0 
Execute         apply_spec_resource_limit A_PE_dummy_8_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_9_x0 ...
Execute         set_default_model A_PE_dummy_9_x0 
Execute         apply_spec_resource_limit A_PE_dummy_9_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_10_x0 ...
Execute         set_default_model A_PE_dummy_10_x0 
Execute         apply_spec_resource_limit A_PE_dummy_10_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_11_x0 ...
Execute         set_default_model A_PE_dummy_11_x0 
Execute         apply_spec_resource_limit A_PE_dummy_11_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_12_x0 ...
Execute         set_default_model A_PE_dummy_12_x0 
Execute         apply_spec_resource_limit A_PE_dummy_12_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_0_x0 ...
Execute         set_default_model B_PE_dummy_0_x0 
Execute         apply_spec_resource_limit B_PE_dummy_0_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_1_x0 ...
Execute         set_default_model B_PE_dummy_1_x0 
Execute         apply_spec_resource_limit B_PE_dummy_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_7_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_8_x0 ...
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_8_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_9_x0 ...
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_9_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_10_x0 ...
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_10_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_11_x0 ...
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_11_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_12_x0 ...
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_12_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_13_x0 ...
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_13_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_14_x0 ...
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_14_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_15_x0 ...
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_15_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_16_x0 ...
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_16_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_17_x0 ...
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_17_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_18_x0 ...
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_18_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_19_x0 ...
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_19_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_20_x0 ...
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_20_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_21_x0 ...
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_21_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_22_x0 ...
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_22_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_23_x0 ...
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_23_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_x0 ...
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x0 
INFO-FLOW: Configuring Module : kernel3_x0 ...
Execute         set_default_model kernel3_x0 
Execute         apply_spec_resource_limit kernel3_x0 
INFO-FLOW: Configuring Module : nondf_kernel_2mm ...
Execute         set_default_model nondf_kernel_2mm 
Execute         apply_spec_resource_limit nondf_kernel_2mm 
INFO-FLOW: Configuring Module : kernel3_x1.entry31 ...
Execute         set_default_model kernel3_x1.entry31 
Execute         apply_spec_resource_limit kernel3_x1.entry31 
INFO-FLOW: Configuring Module : kernel3_x1.entry42 ...
Execute         set_default_model kernel3_x1.entry42 
Execute         apply_spec_resource_limit kernel3_x1.entry42 
INFO-FLOW: Configuring Module : A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x1 ...
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x1 ...
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x1 ...
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x1 ...
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_7_x1 ...
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_7_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_8_x1 ...
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_8_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_9_x1 ...
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_9_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_10_x1 ...
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_10_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_11_x1 ...
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_11_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_x1 ...
Execute         set_default_model B_IO_L2_in_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x1 ...
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x1 ...
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x1 ...
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x1 ...
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x1 ...
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x1 ...
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x1 ...
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x1 ...
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_8_0_x1 ...
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_8_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_8_1_x1 ...
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_8_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_9_0_x1 ...
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_9_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_9_1_x1 ...
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_9_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_10_0_x1 ...
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_10_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_10_1_x1 ...
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_10_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_11_0_x1 ...
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_11_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_11_1_x1 ...
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_11_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_12_0_x1 ...
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_12_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_12_1_x1 ...
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_12_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_0_x1 ...
Execute         set_default_model A_PE_dummy_0_x1 
Execute         apply_spec_resource_limit A_PE_dummy_0_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_1_x1 ...
Execute         set_default_model A_PE_dummy_1_x1 
Execute         apply_spec_resource_limit A_PE_dummy_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_2_x1 ...
Execute         set_default_model A_PE_dummy_2_x1 
Execute         apply_spec_resource_limit A_PE_dummy_2_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_3_x1 ...
Execute         set_default_model A_PE_dummy_3_x1 
Execute         apply_spec_resource_limit A_PE_dummy_3_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_4_x1 ...
Execute         set_default_model A_PE_dummy_4_x1 
Execute         apply_spec_resource_limit A_PE_dummy_4_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_5_x1 ...
Execute         set_default_model A_PE_dummy_5_x1 
Execute         apply_spec_resource_limit A_PE_dummy_5_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_6_x1 ...
Execute         set_default_model A_PE_dummy_6_x1 
Execute         apply_spec_resource_limit A_PE_dummy_6_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_7_x1 ...
Execute         set_default_model A_PE_dummy_7_x1 
Execute         apply_spec_resource_limit A_PE_dummy_7_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_8_x1 ...
Execute         set_default_model A_PE_dummy_8_x1 
Execute         apply_spec_resource_limit A_PE_dummy_8_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_9_x1 ...
Execute         set_default_model A_PE_dummy_9_x1 
Execute         apply_spec_resource_limit A_PE_dummy_9_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_10_x1 ...
Execute         set_default_model A_PE_dummy_10_x1 
Execute         apply_spec_resource_limit A_PE_dummy_10_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_11_x1 ...
Execute         set_default_model A_PE_dummy_11_x1 
Execute         apply_spec_resource_limit A_PE_dummy_11_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_12_x1 ...
Execute         set_default_model A_PE_dummy_12_x1 
Execute         apply_spec_resource_limit A_PE_dummy_12_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_0_x1 ...
Execute         set_default_model B_PE_dummy_0_x1 
Execute         apply_spec_resource_limit B_PE_dummy_0_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_1_x1 ...
Execute         set_default_model B_PE_dummy_1_x1 
Execute         apply_spec_resource_limit B_PE_dummy_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_0_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_0_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_2_x1 ...
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_2_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_3_x1 ...
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_3_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_4_x1 ...
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_4_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_5_x1 ...
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_5_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_6_x1 ...
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_6_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_7_x1 ...
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_7_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_8_x1 ...
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_8_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_9_x1 ...
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_9_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_10_x1 ...
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_10_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_11_x1 ...
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_11_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_12_x1 ...
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_12_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_13_x1 ...
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_13_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_14_x1 ...
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_14_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_15_x1 ...
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_15_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_16_x1 ...
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_16_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_17_x1 ...
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_17_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_18_x1 ...
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_18_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_19_x1 ...
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_19_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_20_x1 ...
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_20_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_21_x1 ...
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_21_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_22_x1 ...
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_22_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_23_x1 ...
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_23_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_x1 ...
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x1 ...
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x1 
INFO-FLOW: Configuring Module : kernel3_x1 ...
Execute         set_default_model kernel3_x1 
Execute         apply_spec_resource_limit kernel3_x1 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: kernel3_x0.entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1.entry31 kernel3_x1.entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO-FLOW: Preprocessing Module: kernel3_x0.entry38 ...
Execute         set_default_model kernel3_x0.entry38 
Execute         cdfg_preprocess -model kernel3_x0.entry38 
Execute         rtl_gen_preprocess kernel3_x0.entry38 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_7_x0 ...
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_7_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_8_x0 ...
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_8_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_9_x0 ...
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_9_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_10_x0 ...
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_10_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_11_x0 ...
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_11_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_x0 ...
Execute         set_default_model B_IO_L2_in_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_0_x0 ...
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_8_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_1_x0 ...
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_8_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_0_x0 ...
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_9_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_1_x0 ...
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_9_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_0_x0 ...
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_10_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_1_x0 ...
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_10_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_0_x0 ...
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_11_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_1_x0 ...
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_11_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_0_x0 ...
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_12_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_1_x0 ...
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_12_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_0_x0 ...
Execute         set_default_model A_PE_dummy_0_x0 
Execute         cdfg_preprocess -model A_PE_dummy_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_0_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_1_x0 ...
Execute         set_default_model A_PE_dummy_1_x0 
Execute         cdfg_preprocess -model A_PE_dummy_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_2_x0 ...
Execute         set_default_model A_PE_dummy_2_x0 
Execute         cdfg_preprocess -model A_PE_dummy_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_2_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_3_x0 ...
Execute         set_default_model A_PE_dummy_3_x0 
Execute         cdfg_preprocess -model A_PE_dummy_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_3_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_4_x0 ...
Execute         set_default_model A_PE_dummy_4_x0 
Execute         cdfg_preprocess -model A_PE_dummy_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_4_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_5_x0 ...
Execute         set_default_model A_PE_dummy_5_x0 
Execute         cdfg_preprocess -model A_PE_dummy_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_5_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_6_x0 ...
Execute         set_default_model A_PE_dummy_6_x0 
Execute         cdfg_preprocess -model A_PE_dummy_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_6_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_7_x0 ...
Execute         set_default_model A_PE_dummy_7_x0 
Execute         cdfg_preprocess -model A_PE_dummy_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_7_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_8_x0 ...
Execute         set_default_model A_PE_dummy_8_x0 
Execute         cdfg_preprocess -model A_PE_dummy_8_x0 
Execute         rtl_gen_preprocess A_PE_dummy_8_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_9_x0 ...
Execute         set_default_model A_PE_dummy_9_x0 
Execute         cdfg_preprocess -model A_PE_dummy_9_x0 
Execute         rtl_gen_preprocess A_PE_dummy_9_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_10_x0 ...
Execute         set_default_model A_PE_dummy_10_x0 
Execute         cdfg_preprocess -model A_PE_dummy_10_x0 
Execute         rtl_gen_preprocess A_PE_dummy_10_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_11_x0 ...
Execute         set_default_model A_PE_dummy_11_x0 
Execute         cdfg_preprocess -model A_PE_dummy_11_x0 
Execute         rtl_gen_preprocess A_PE_dummy_11_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_12_x0 ...
Execute         set_default_model A_PE_dummy_12_x0 
Execute         cdfg_preprocess -model A_PE_dummy_12_x0 
Execute         rtl_gen_preprocess A_PE_dummy_12_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_0_x0 ...
Execute         set_default_model B_PE_dummy_0_x0 
Execute         cdfg_preprocess -model B_PE_dummy_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_0_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_1_x0 ...
Execute         set_default_model B_PE_dummy_1_x0 
Execute         cdfg_preprocess -model B_PE_dummy_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_8_x0 ...
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_8_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_9_x0 ...
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_9_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_10_x0 ...
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_10_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_11_x0 ...
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_11_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_12_x0 ...
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_12_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_13_x0 ...
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_13_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_14_x0 ...
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_14_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_15_x0 ...
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_15_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_16_x0 ...
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_16_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_17_x0 ...
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_17_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_18_x0 ...
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_18_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_19_x0 ...
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_19_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_20_x0 ...
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_20_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_21_x0 ...
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_21_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_22_x0 ...
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_22_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_23_x0 ...
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_23_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_x0 ...
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
INFO-FLOW: Preprocessing Module: kernel3_x0 ...
Execute         set_default_model kernel3_x0 
Execute         cdfg_preprocess -model kernel3_x0 
Execute         rtl_gen_preprocess kernel3_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_2mm ...
Execute         set_default_model nondf_kernel_2mm 
Execute         cdfg_preprocess -model nondf_kernel_2mm 
Execute         rtl_gen_preprocess nondf_kernel_2mm 
INFO-FLOW: Preprocessing Module: kernel3_x1.entry31 ...
Execute         set_default_model kernel3_x1.entry31 
Execute         cdfg_preprocess -model kernel3_x1.entry31 
Execute         rtl_gen_preprocess kernel3_x1.entry31 
INFO-FLOW: Preprocessing Module: kernel3_x1.entry42 ...
Execute         set_default_model kernel3_x1.entry42 
Execute         cdfg_preprocess -model kernel3_x1.entry42 
Execute         rtl_gen_preprocess kernel3_x1.entry42 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x1 ...
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x1 ...
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x1 ...
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x1 ...
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_7_x1 ...
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_7_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_8_x1 ...
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_8_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_9_x1 ...
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_9_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_10_x1 ...
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_10_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_11_x1 ...
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_11_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_x1 ...
Execute         set_default_model B_IO_L2_in_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x1 ...
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x1 ...
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x1 ...
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x1 ...
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x1 ...
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x1 ...
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x1 ...
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x1 ...
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_0_x1 ...
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_8_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_1_x1 ...
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_8_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_0_x1 ...
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_9_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_1_x1 ...
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_9_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_0_x1 ...
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_10_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_1_x1 ...
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_10_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_0_x1 ...
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_11_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_1_x1 ...
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_11_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_0_x1 ...
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_12_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_1_x1 ...
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_12_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_0_x1 ...
Execute         set_default_model A_PE_dummy_0_x1 
Execute         cdfg_preprocess -model A_PE_dummy_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_0_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_1_x1 ...
Execute         set_default_model A_PE_dummy_1_x1 
Execute         cdfg_preprocess -model A_PE_dummy_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_2_x1 ...
Execute         set_default_model A_PE_dummy_2_x1 
Execute         cdfg_preprocess -model A_PE_dummy_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_2_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_3_x1 ...
Execute         set_default_model A_PE_dummy_3_x1 
Execute         cdfg_preprocess -model A_PE_dummy_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_3_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_4_x1 ...
Execute         set_default_model A_PE_dummy_4_x1 
Execute         cdfg_preprocess -model A_PE_dummy_4_x1 
Execute         rtl_gen_preprocess A_PE_dummy_4_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_5_x1 ...
Execute         set_default_model A_PE_dummy_5_x1 
Execute         cdfg_preprocess -model A_PE_dummy_5_x1 
Execute         rtl_gen_preprocess A_PE_dummy_5_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_6_x1 ...
Execute         set_default_model A_PE_dummy_6_x1 
Execute         cdfg_preprocess -model A_PE_dummy_6_x1 
Execute         rtl_gen_preprocess A_PE_dummy_6_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_7_x1 ...
Execute         set_default_model A_PE_dummy_7_x1 
Execute         cdfg_preprocess -model A_PE_dummy_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_7_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_8_x1 ...
Execute         set_default_model A_PE_dummy_8_x1 
Execute         cdfg_preprocess -model A_PE_dummy_8_x1 
Execute         rtl_gen_preprocess A_PE_dummy_8_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_9_x1 ...
Execute         set_default_model A_PE_dummy_9_x1 
Execute         cdfg_preprocess -model A_PE_dummy_9_x1 
Execute         rtl_gen_preprocess A_PE_dummy_9_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_10_x1 ...
Execute         set_default_model A_PE_dummy_10_x1 
Execute         cdfg_preprocess -model A_PE_dummy_10_x1 
Execute         rtl_gen_preprocess A_PE_dummy_10_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_11_x1 ...
Execute         set_default_model A_PE_dummy_11_x1 
Execute         cdfg_preprocess -model A_PE_dummy_11_x1 
Execute         rtl_gen_preprocess A_PE_dummy_11_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_12_x1 ...
Execute         set_default_model A_PE_dummy_12_x1 
Execute         cdfg_preprocess -model A_PE_dummy_12_x1 
Execute         rtl_gen_preprocess A_PE_dummy_12_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_0_x1 ...
Execute         set_default_model B_PE_dummy_0_x1 
Execute         cdfg_preprocess -model B_PE_dummy_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_0_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_1_x1 ...
Execute         set_default_model B_PE_dummy_1_x1 
Execute         cdfg_preprocess -model B_PE_dummy_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_2_x1 ...
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_2_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_3_x1 ...
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_3_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_4_x1 ...
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_4_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_5_x1 ...
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_5_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_6_x1 ...
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_6_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_7_x1 ...
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_7_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_8_x1 ...
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_8_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_9_x1 ...
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_9_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_10_x1 ...
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_10_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_11_x1 ...
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_11_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_12_x1 ...
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_12_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_13_x1 ...
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_13_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_14_x1 ...
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_14_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_15_x1 ...
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_15_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_16_x1 ...
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_16_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_17_x1 ...
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_17_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_18_x1 ...
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_18_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_19_x1 ...
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_19_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_20_x1 ...
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_20_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_21_x1 ...
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_21_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_22_x1 ...
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_22_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_23_x1 ...
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_23_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_x1 ...
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x1 ...
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x1 
INFO-FLOW: Preprocessing Module: kernel3_x1 ...
Execute         set_default_model kernel3_x1 
Execute         cdfg_preprocess -model kernel3_x1 
Execute         rtl_gen_preprocess kernel3_x1 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: kernel3_x0.entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1.entry31 kernel3_x1.entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x0_entry38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x0.entry38 
Execute         schedule -model kernel3_x0.entry38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.928 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x0.entry38.
Execute         set_default_model kernel3_x0.entry38 
Execute         bind -model kernel3_x0.entry38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.928 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x0.entry38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x0 
Execute         schedule -model A_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.928 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x0.
Execute         set_default_model A_IO_L3_in_x0 
Execute         bind -model A_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.928 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         schedule -model A_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.928 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x0.
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         bind -model A_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.929 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         schedule -model A_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.929 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x0.
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         bind -model A_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.929 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         schedule -model A_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.929 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x0.
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         bind -model A_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.930 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         schedule -model A_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.930 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x0.
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         bind -model A_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.930 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         schedule -model A_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.931 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x0.
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         bind -model A_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.931 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         schedule -model A_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.931 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x0.
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         bind -model A_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.931 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         schedule -model A_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.932 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x0.
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         bind -model A_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.932 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         schedule -model A_IO_L2_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.932 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_7_x0.
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         bind -model A_IO_L2_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.932 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         schedule -model A_IO_L2_in_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.933 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_8_x0.
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         bind -model A_IO_L2_in_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.933 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         schedule -model A_IO_L2_in_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.933 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_9_x0.
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         bind -model A_IO_L2_in_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.933 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         schedule -model A_IO_L2_in_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.934 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_10_x0.
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         bind -model A_IO_L2_in_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.934 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         schedule -model A_IO_L2_in_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.934 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_11_x0.
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         bind -model A_IO_L2_in_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.935 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         schedule -model A_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.935 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x0.
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         bind -model A_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.935 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x0 
Execute         schedule -model B_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.935 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x0.
Execute         set_default_model B_IO_L3_in_x0 
Execute         bind -model B_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.936 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_x0 
Execute         schedule -model B_IO_L2_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.936 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_x0.
Execute         set_default_model B_IO_L2_in_x0 
Execute         bind -model B_IO_L2_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.936 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         schedule -model B_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.936 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x0.
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         bind -model B_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.936 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         schedule -model PE_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.937 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x0.
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         bind -model PE_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.938 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         schedule -model PE_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.938 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x0.
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         bind -model PE_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.939 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         schedule -model PE_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.939 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x0.
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         bind -model PE_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.940 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         schedule -model PE_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.941 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x0.
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         bind -model PE_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.941 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         schedule -model PE_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.942 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x0.
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         bind -model PE_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.943 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         schedule -model PE_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.943 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x0.
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         bind -model PE_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.944 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         schedule -model PE_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.944 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x0.
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         bind -model PE_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.945 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         schedule -model PE_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.945 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x0.
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         bind -model PE_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.946 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         schedule -model PE_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.947 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x0.
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         bind -model PE_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.947 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         schedule -model PE_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.948 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x0.
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         bind -model PE_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.949 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         schedule -model PE_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.949 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x0.
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         bind -model PE_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.950 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         schedule -model PE_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.950 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x0.
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         bind -model PE_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.951 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         schedule -model PE_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.951 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x0.
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         bind -model PE_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.952 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         schedule -model PE_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.953 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x0.
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         bind -model PE_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.953 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         schedule -model PE_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.954 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x0.
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         bind -model PE_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.955 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         schedule -model PE_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.955 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x0.
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         bind -model PE_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.956 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         schedule -model PE_wrapper_8_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.956 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_0_x0.
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         bind -model PE_wrapper_8_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.957 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         schedule -model PE_wrapper_8_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.958 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_1_x0.
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         bind -model PE_wrapper_8_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.958 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         schedule -model PE_wrapper_9_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.959 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_0_x0.
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         bind -model PE_wrapper_9_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.959 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         schedule -model PE_wrapper_9_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.960 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_1_x0.
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         bind -model PE_wrapper_9_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.961 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         schedule -model PE_wrapper_10_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.961 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_0_x0.
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         bind -model PE_wrapper_10_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.962 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         schedule -model PE_wrapper_10_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.962 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_1_x0.
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         bind -model PE_wrapper_10_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.963 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         schedule -model PE_wrapper_11_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.964 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_0_x0.
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         bind -model PE_wrapper_11_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.964 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         schedule -model PE_wrapper_11_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.965 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_1_x0.
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         bind -model PE_wrapper_11_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.965 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         schedule -model PE_wrapper_12_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.966 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_0_x0.
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         bind -model PE_wrapper_12_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.967 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         schedule -model PE_wrapper_12_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.967 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_1_x0.
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         bind -model PE_wrapper_12_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_0_x0 
Execute         schedule -model A_PE_dummy_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_0_x0.
Execute         set_default_model A_PE_dummy_0_x0 
Execute         bind -model A_PE_dummy_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_1_x0 
Execute         schedule -model A_PE_dummy_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_1_x0.
Execute         set_default_model A_PE_dummy_1_x0 
Execute         bind -model A_PE_dummy_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_2_x0 
Execute         schedule -model A_PE_dummy_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.968 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_2_x0.
Execute         set_default_model A_PE_dummy_2_x0 
Execute         bind -model A_PE_dummy_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_3_x0 
Execute         schedule -model A_PE_dummy_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_3_x0.
Execute         set_default_model A_PE_dummy_3_x0 
Execute         bind -model A_PE_dummy_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_4_x0 
Execute         schedule -model A_PE_dummy_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_4_x0.
Execute         set_default_model A_PE_dummy_4_x0 
Execute         bind -model A_PE_dummy_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_5_x0 
Execute         schedule -model A_PE_dummy_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_5_x0.
Execute         set_default_model A_PE_dummy_5_x0 
Execute         bind -model A_PE_dummy_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_6_x0 
Execute         schedule -model A_PE_dummy_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_6_x0.
Execute         set_default_model A_PE_dummy_6_x0 
Execute         bind -model A_PE_dummy_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.969 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_7_x0 
Execute         schedule -model A_PE_dummy_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_7_x0.
Execute         set_default_model A_PE_dummy_7_x0 
Execute         bind -model A_PE_dummy_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_8_x0 
Execute         schedule -model A_PE_dummy_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_8_x0.
Execute         set_default_model A_PE_dummy_8_x0 
Execute         bind -model A_PE_dummy_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_9_x0 
Execute         schedule -model A_PE_dummy_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_9_x0.
Execute         set_default_model A_PE_dummy_9_x0 
Execute         bind -model A_PE_dummy_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_10_x0 
Execute         schedule -model A_PE_dummy_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_10_x0.
Execute         set_default_model A_PE_dummy_10_x0 
Execute         bind -model A_PE_dummy_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.970 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_11_x0 
Execute         schedule -model A_PE_dummy_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_11_x0.
Execute         set_default_model A_PE_dummy_11_x0 
Execute         bind -model A_PE_dummy_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_12_x0 
Execute         schedule -model A_PE_dummy_12_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_12_x0.
Execute         set_default_model A_PE_dummy_12_x0 
Execute         bind -model A_PE_dummy_12_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_12_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_0_x0 
Execute         schedule -model B_PE_dummy_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_0_x0.
Execute         set_default_model B_PE_dummy_0_x0 
Execute         bind -model B_PE_dummy_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_1_x0 
Execute         schedule -model B_PE_dummy_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_1_x0.
Execute         set_default_model B_PE_dummy_1_x0 
Execute         bind -model B_PE_dummy_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.971 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.972 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_0_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.972 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         schedule -model C_drain_IO_L1_out_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.972 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_0_x0.
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         bind -model C_drain_IO_L1_out_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.973 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         schedule -model C_drain_IO_L1_out_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.973 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_1_x0.
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         bind -model C_drain_IO_L1_out_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.973 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         schedule -model C_drain_IO_L1_out_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.973 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_2_x0.
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         bind -model C_drain_IO_L1_out_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.974 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         schedule -model C_drain_IO_L1_out_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.974 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_3_x0.
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         bind -model C_drain_IO_L1_out_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.975 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         schedule -model C_drain_IO_L1_out_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.975 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_4_x0.
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         bind -model C_drain_IO_L1_out_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.975 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         schedule -model C_drain_IO_L1_out_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.975 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_5_x0.
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         bind -model C_drain_IO_L1_out_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.976 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         schedule -model C_drain_IO_L1_out_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.976 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_6_x0.
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         bind -model C_drain_IO_L1_out_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.977 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         schedule -model C_drain_IO_L1_out_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.977 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_7_x0.
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         bind -model C_drain_IO_L1_out_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.977 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         schedule -model C_drain_IO_L1_out_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.977 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_8_x0.
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         bind -model C_drain_IO_L1_out_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.978 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         schedule -model C_drain_IO_L1_out_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.978 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_9_x0.
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         bind -model C_drain_IO_L1_out_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.978 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         schedule -model C_drain_IO_L1_out_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.979 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_10_x0.
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         bind -model C_drain_IO_L1_out_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.979 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         schedule -model C_drain_IO_L1_out_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.979 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_11_x0.
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         bind -model C_drain_IO_L1_out_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.980 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.980 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_1_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.980 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         schedule -model C_drain_IO_L1_out_12_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.981 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_12_x0.
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         bind -model C_drain_IO_L1_out_12_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.981 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_12_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_13_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         schedule -model C_drain_IO_L1_out_13_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.981 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_13_x0.
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         bind -model C_drain_IO_L1_out_13_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.982 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_13_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_14_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         schedule -model C_drain_IO_L1_out_14_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.982 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_14_x0.
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         bind -model C_drain_IO_L1_out_14_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.982 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_14_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_15_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         schedule -model C_drain_IO_L1_out_15_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.983 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_15_x0.
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         bind -model C_drain_IO_L1_out_15_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.983 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_15_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_16_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         schedule -model C_drain_IO_L1_out_16_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.983 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_16_x0.
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         bind -model C_drain_IO_L1_out_16_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.984 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_16_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_17_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         schedule -model C_drain_IO_L1_out_17_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.984 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_17_x0.
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         bind -model C_drain_IO_L1_out_17_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.984 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_17_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_18_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         schedule -model C_drain_IO_L1_out_18_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.985 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_18_x0.
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         bind -model C_drain_IO_L1_out_18_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.985 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_18_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_19_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         schedule -model C_drain_IO_L1_out_19_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.985 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_19_x0.
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         bind -model C_drain_IO_L1_out_19_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.986 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_19_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_20_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         schedule -model C_drain_IO_L1_out_20_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.986 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_20_x0.
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         bind -model C_drain_IO_L1_out_20_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.986 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_20_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_21_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         schedule -model C_drain_IO_L1_out_21_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.987 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_21_x0.
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         bind -model C_drain_IO_L1_out_21_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.987 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_21_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_22_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         schedule -model C_drain_IO_L1_out_22_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.987 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_22_x0.
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         bind -model C_drain_IO_L1_out_22_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.988 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_22_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_23_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         schedule -model C_drain_IO_L1_out_23_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.988 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_23_x0.
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         bind -model C_drain_IO_L1_out_23_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.988 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_23_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         schedule -model C_drain_IO_L2_out_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.988 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x0.
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         bind -model C_drain_IO_L2_out_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.989 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         schedule -model C_drain_IO_L2_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.989 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_x0.
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         bind -model C_drain_IO_L2_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.989 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         schedule -model C_drain_IO_L3_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.989 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x0.
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         bind -model C_drain_IO_L3_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.989 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x0 
Execute         schedule -model kernel3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to C_drain_IO_L1_out_11_x0_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to C_drain_IO_L1_out_23_x0_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to C_drain_IO_L1_out_10_x0_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to C_drain_IO_L1_out_22_x0_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to C_drain_IO_L1_out_9_x0_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to C_drain_IO_L1_out_21_x0_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x0 (from PE_wrapper_3_0_x0_U0 to C_drain_IO_L1_out_8_x0_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x0 (from PE_wrapper_3_1_x0_U0 to C_drain_IO_L1_out_20_x0_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x0 (from PE_wrapper_4_0_x0_U0 to C_drain_IO_L1_out_7_x0_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x0 (from PE_wrapper_4_1_x0_U0 to C_drain_IO_L1_out_19_x0_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x0 (from PE_wrapper_5_0_x0_U0 to C_drain_IO_L1_out_6_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x0 (from PE_wrapper_5_1_x0_U0 to C_drain_IO_L1_out_18_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x0 (from PE_wrapper_6_0_x0_U0 to C_drain_IO_L1_out_5_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x0 (from PE_wrapper_6_1_x0_U0 to C_drain_IO_L1_out_17_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_0_x0 (from PE_wrapper_7_0_x0_U0 to C_drain_IO_L1_out_4_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_1_x0 (from PE_wrapper_7_1_x0_U0 to C_drain_IO_L1_out_16_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_0_x0 (from PE_wrapper_8_0_x0_U0 to C_drain_IO_L1_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_1_x0 (from PE_wrapper_8_1_x0_U0 to C_drain_IO_L1_out_15_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_0_x0 (from PE_wrapper_9_0_x0_U0 to C_drain_IO_L1_out_2_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_1_x0 (from PE_wrapper_9_1_x0_U0 to C_drain_IO_L1_out_14_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_0_x0 (from PE_wrapper_10_0_x0_U0 to C_drain_IO_L1_out_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_1_x0 (from PE_wrapper_10_1_x0_U0 to C_drain_IO_L1_out_13_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_0_x0 (from PE_wrapper_11_0_x0_U0 to C_drain_IO_L1_out_0_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_1_x0 (from PE_wrapper_11_1_x0_U0 to C_drain_IO_L1_out_12_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x0 (from C_drain_IO_L1_out_11_x0_U0 to C_drain_IO_L2_out_x0_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.990 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x0.
Execute         set_default_model kernel3_x0 
Execute         bind -model kernel3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.43 seconds; current allocated memory: 2.993 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.89 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_2mm 
Execute         schedule -model nondf_kernel_2mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.07 seconds; current allocated memory: 2.994 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_2mm.
Execute         set_default_model nondf_kernel_2mm 
Execute         bind -model nondf_kernel_2mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.994 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_2mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x1_entry31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x1.entry31 
Execute         schedule -model kernel3_x1.entry31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.994 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x1.entry31.
Execute         set_default_model kernel3_x1.entry31 
Execute         bind -model kernel3_x1.entry31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.994 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x1.entry31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x1_entry42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x1.entry42 
Execute         schedule -model kernel3_x1.entry42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.994 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x1.entry42.
Execute         set_default_model kernel3_x1.entry42 
Execute         bind -model kernel3_x1.entry42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.995 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x1.entry42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x1 
Execute         schedule -model A_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.995 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x1.
Execute         set_default_model A_IO_L3_in_x1 
Execute         bind -model A_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.995 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         schedule -model A_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.995 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x1.
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         bind -model A_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.995 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         schedule -model A_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.996 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x1.
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         bind -model A_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.996 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         schedule -model A_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.996 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x1.
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         bind -model A_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.996 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         schedule -model A_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.997 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x1.
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         bind -model A_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.997 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         schedule -model A_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.997 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x1.
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         bind -model A_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.997 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         schedule -model A_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.998 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x1.
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         bind -model A_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.998 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         schedule -model A_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.998 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x1.
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         bind -model A_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.998 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         schedule -model A_IO_L2_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.999 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_7_x1.
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         bind -model A_IO_L2_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.999 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         schedule -model A_IO_L2_in_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.999 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_8_x1.
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         bind -model A_IO_L2_in_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.000 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         schedule -model A_IO_L2_in_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.000 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_9_x1.
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         bind -model A_IO_L2_in_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.000 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         schedule -model A_IO_L2_in_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.000 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_10_x1.
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         bind -model A_IO_L2_in_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.001 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         schedule -model A_IO_L2_in_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.001 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_11_x1.
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         bind -model A_IO_L2_in_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.001 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         schedule -model A_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.001 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x1.
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         bind -model A_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.002 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x1 
Execute         schedule -model B_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.002 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x1.
Execute         set_default_model B_IO_L3_in_x1 
Execute         bind -model B_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.002 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_x1 
Execute         schedule -model B_IO_L2_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.002 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_x1.
Execute         set_default_model B_IO_L2_in_x1 
Execute         bind -model B_IO_L2_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.002 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         schedule -model B_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.003 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x1.
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         bind -model B_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.003 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         schedule -model PE_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.003 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x1.
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         bind -model PE_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.004 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         schedule -model PE_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.004 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x1.
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         bind -model PE_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.005 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         schedule -model PE_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.006 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x1.
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         bind -model PE_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.006 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         schedule -model PE_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.007 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x1.
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         bind -model PE_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.008 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         schedule -model PE_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.008 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x1.
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         bind -model PE_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.009 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         schedule -model PE_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.009 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x1.
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         bind -model PE_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.010 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         schedule -model PE_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.010 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x1.
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         bind -model PE_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.011 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         schedule -model PE_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.012 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x1.
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         bind -model PE_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.012 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         schedule -model PE_wrapper_4_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.013 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x1.
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         bind -model PE_wrapper_4_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.014 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         schedule -model PE_wrapper_4_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.014 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x1.
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         bind -model PE_wrapper_4_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.015 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         schedule -model PE_wrapper_5_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.015 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x1.
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         bind -model PE_wrapper_5_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.016 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         schedule -model PE_wrapper_5_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.017 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x1.
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         bind -model PE_wrapper_5_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.017 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         schedule -model PE_wrapper_6_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.018 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x1.
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         bind -model PE_wrapper_6_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.018 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         schedule -model PE_wrapper_6_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.019 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x1.
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         bind -model PE_wrapper_6_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.020 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         schedule -model PE_wrapper_7_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.020 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x1.
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         bind -model PE_wrapper_7_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.021 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         schedule -model PE_wrapper_7_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.021 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x1.
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         bind -model PE_wrapper_7_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.022 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         schedule -model PE_wrapper_8_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.023 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_0_x1.
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         bind -model PE_wrapper_8_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.023 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         schedule -model PE_wrapper_8_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.024 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_1_x1.
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         bind -model PE_wrapper_8_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.024 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         schedule -model PE_wrapper_9_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.025 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_0_x1.
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         bind -model PE_wrapper_9_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.026 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         schedule -model PE_wrapper_9_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.026 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_1_x1.
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         bind -model PE_wrapper_9_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.027 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         schedule -model PE_wrapper_10_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.027 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_0_x1.
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         bind -model PE_wrapper_10_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.028 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         schedule -model PE_wrapper_10_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.029 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_1_x1.
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         bind -model PE_wrapper_10_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.029 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         schedule -model PE_wrapper_11_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.030 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_0_x1.
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         bind -model PE_wrapper_11_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.030 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         schedule -model PE_wrapper_11_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.031 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_1_x1.
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         bind -model PE_wrapper_11_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.032 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         schedule -model PE_wrapper_12_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.032 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_0_x1.
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         bind -model PE_wrapper_12_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.033 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         schedule -model PE_wrapper_12_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.033 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_1_x1.
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         bind -model PE_wrapper_12_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.034 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_0_x1 
Execute         schedule -model A_PE_dummy_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.034 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_0_x1.
Execute         set_default_model A_PE_dummy_0_x1 
Execute         bind -model A_PE_dummy_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.034 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_1_x1 
Execute         schedule -model A_PE_dummy_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.034 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_1_x1.
Execute         set_default_model A_PE_dummy_1_x1 
Execute         bind -model A_PE_dummy_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_2_x1 
Execute         schedule -model A_PE_dummy_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_2_x1.
Execute         set_default_model A_PE_dummy_2_x1 
Execute         bind -model A_PE_dummy_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_3_x1 
Execute         schedule -model A_PE_dummy_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_3_x1.
Execute         set_default_model A_PE_dummy_3_x1 
Execute         bind -model A_PE_dummy_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_4_x1 
Execute         schedule -model A_PE_dummy_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_4_x1.
Execute         set_default_model A_PE_dummy_4_x1 
Execute         bind -model A_PE_dummy_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_5_x1 
Execute         schedule -model A_PE_dummy_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_5_x1.
Execute         set_default_model A_PE_dummy_5_x1 
Execute         bind -model A_PE_dummy_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.035 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_6_x1 
Execute         schedule -model A_PE_dummy_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_6_x1.
Execute         set_default_model A_PE_dummy_6_x1 
Execute         bind -model A_PE_dummy_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_7_x1 
Execute         schedule -model A_PE_dummy_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_7_x1.
Execute         set_default_model A_PE_dummy_7_x1 
Execute         bind -model A_PE_dummy_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_8_x1 
Execute         schedule -model A_PE_dummy_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_8_x1.
Execute         set_default_model A_PE_dummy_8_x1 
Execute         bind -model A_PE_dummy_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_9_x1 
Execute         schedule -model A_PE_dummy_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_9_x1.
Execute         set_default_model A_PE_dummy_9_x1 
Execute         bind -model A_PE_dummy_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.036 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_10_x1 
Execute         schedule -model A_PE_dummy_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_10_x1.
Execute         set_default_model A_PE_dummy_10_x1 
Execute         bind -model A_PE_dummy_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_11_x1 
Execute         schedule -model A_PE_dummy_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_11_x1.
Execute         set_default_model A_PE_dummy_11_x1 
Execute         bind -model A_PE_dummy_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_12_x1 
Execute         schedule -model A_PE_dummy_12_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_12_x1.
Execute         set_default_model A_PE_dummy_12_x1 
Execute         bind -model A_PE_dummy_12_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_12_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_0_x1 
Execute         schedule -model B_PE_dummy_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_0_x1.
Execute         set_default_model B_PE_dummy_0_x1 
Execute         bind -model B_PE_dummy_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_1_x1 
Execute         schedule -model B_PE_dummy_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.037 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_1_x1.
Execute         set_default_model B_PE_dummy_1_x1 
Execute         bind -model B_PE_dummy_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.038 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         schedule -model C_drain_IO_L1_out_boundary_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.038 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_0_x1.
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         bind -model C_drain_IO_L1_out_boundary_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.038 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         schedule -model C_drain_IO_L1_out_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.038 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_0_x1.
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         bind -model C_drain_IO_L1_out_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.039 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         schedule -model C_drain_IO_L1_out_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.039 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_1_x1.
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         bind -model C_drain_IO_L1_out_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.039 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         schedule -model C_drain_IO_L1_out_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.040 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_2_x1.
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         bind -model C_drain_IO_L1_out_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.040 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         schedule -model C_drain_IO_L1_out_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.040 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_3_x1.
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         bind -model C_drain_IO_L1_out_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         schedule -model C_drain_IO_L1_out_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_4_x1.
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         bind -model C_drain_IO_L1_out_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.041 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         schedule -model C_drain_IO_L1_out_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_5_x1.
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         bind -model C_drain_IO_L1_out_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.042 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         schedule -model C_drain_IO_L1_out_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_6_x1.
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         bind -model C_drain_IO_L1_out_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.043 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         schedule -model C_drain_IO_L1_out_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.043 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_7_x1.
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         bind -model C_drain_IO_L1_out_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.043 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         schedule -model C_drain_IO_L1_out_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.044 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_8_x1.
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         bind -model C_drain_IO_L1_out_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.044 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         schedule -model C_drain_IO_L1_out_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.044 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_9_x1.
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         bind -model C_drain_IO_L1_out_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.045 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         schedule -model C_drain_IO_L1_out_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.045 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_10_x1.
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         bind -model C_drain_IO_L1_out_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.045 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         schedule -model C_drain_IO_L1_out_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.046 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_11_x1.
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         bind -model C_drain_IO_L1_out_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.046 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         schedule -model C_drain_IO_L1_out_boundary_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.046 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_1_x1.
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         bind -model C_drain_IO_L1_out_boundary_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.047 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         schedule -model C_drain_IO_L1_out_12_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.047 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_12_x1.
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         bind -model C_drain_IO_L1_out_12_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.047 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_12_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_13_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         schedule -model C_drain_IO_L1_out_13_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.048 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_13_x1.
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         bind -model C_drain_IO_L1_out_13_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.048 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_13_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_14_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         schedule -model C_drain_IO_L1_out_14_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.048 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_14_x1.
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         bind -model C_drain_IO_L1_out_14_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.049 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_14_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_15_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         schedule -model C_drain_IO_L1_out_15_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.049 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_15_x1.
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         bind -model C_drain_IO_L1_out_15_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.049 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_15_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_16_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         schedule -model C_drain_IO_L1_out_16_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.049 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_16_x1.
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         bind -model C_drain_IO_L1_out_16_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.050 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_16_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_17_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         schedule -model C_drain_IO_L1_out_17_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.050 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_17_x1.
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         bind -model C_drain_IO_L1_out_17_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.051 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_17_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_18_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         schedule -model C_drain_IO_L1_out_18_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.051 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_18_x1.
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         bind -model C_drain_IO_L1_out_18_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.051 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_18_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_19_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         schedule -model C_drain_IO_L1_out_19_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.051 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_19_x1.
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         bind -model C_drain_IO_L1_out_19_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.052 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_19_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_20_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         schedule -model C_drain_IO_L1_out_20_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.052 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_20_x1.
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         bind -model C_drain_IO_L1_out_20_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.053 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_20_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_21_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         schedule -model C_drain_IO_L1_out_21_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.053 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_21_x1.
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         bind -model C_drain_IO_L1_out_21_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.053 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_21_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_22_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         schedule -model C_drain_IO_L1_out_22_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.053 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_22_x1.
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         bind -model C_drain_IO_L1_out_22_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.054 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_22_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_23_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         schedule -model C_drain_IO_L1_out_23_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.054 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_23_x1.
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         bind -model C_drain_IO_L1_out_23_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.054 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_23_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         schedule -model C_drain_IO_L2_out_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.055 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x1.
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         bind -model C_drain_IO_L2_out_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.055 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         schedule -model C_drain_IO_L2_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.055 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_x1.
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         bind -model C_drain_IO_L2_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.055 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         schedule -model C_drain_IO_L3_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.055 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x1.
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         bind -model C_drain_IO_L3_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.056 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x1 
Execute         schedule -model kernel3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x1 (from PE_wrapper_0_0_x1_U0 to C_drain_IO_L1_out_11_x1_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x1 (from PE_wrapper_0_1_x1_U0 to C_drain_IO_L1_out_23_x1_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x1 (from PE_wrapper_1_0_x1_U0 to C_drain_IO_L1_out_10_x1_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x1 (from PE_wrapper_1_1_x1_U0 to C_drain_IO_L1_out_22_x1_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x1 (from PE_wrapper_2_0_x1_U0 to C_drain_IO_L1_out_9_x1_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x1 (from PE_wrapper_2_1_x1_U0 to C_drain_IO_L1_out_21_x1_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x1 (from PE_wrapper_3_0_x1_U0 to C_drain_IO_L1_out_8_x1_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x1 (from PE_wrapper_3_1_x1_U0 to C_drain_IO_L1_out_20_x1_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x1 (from PE_wrapper_4_0_x1_U0 to C_drain_IO_L1_out_7_x1_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x1 (from PE_wrapper_4_1_x1_U0 to C_drain_IO_L1_out_19_x1_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x1 (from PE_wrapper_5_0_x1_U0 to C_drain_IO_L1_out_6_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x1 (from PE_wrapper_5_1_x1_U0 to C_drain_IO_L1_out_18_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x1 (from PE_wrapper_6_0_x1_U0 to C_drain_IO_L1_out_5_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x1 (from PE_wrapper_6_1_x1_U0 to C_drain_IO_L1_out_17_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_0_x1 (from PE_wrapper_7_0_x1_U0 to C_drain_IO_L1_out_4_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_1_x1 (from PE_wrapper_7_1_x1_U0 to C_drain_IO_L1_out_16_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_0_x1 (from PE_wrapper_8_0_x1_U0 to C_drain_IO_L1_out_3_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_1_x1 (from PE_wrapper_8_1_x1_U0 to C_drain_IO_L1_out_15_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_0_x1 (from PE_wrapper_9_0_x1_U0 to C_drain_IO_L1_out_2_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_1_x1 (from PE_wrapper_9_1_x1_U0 to C_drain_IO_L1_out_14_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_0_x1 (from PE_wrapper_10_0_x1_U0 to C_drain_IO_L1_out_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_1_x1 (from PE_wrapper_10_1_x1_U0 to C_drain_IO_L1_out_13_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_0_x1 (from PE_wrapper_11_0_x1_U0 to C_drain_IO_L1_out_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_1_x1 (from PE_wrapper_11_1_x1_U0 to C_drain_IO_L1_out_12_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x1 (from C_drain_IO_L1_out_11_x1_U0 to C_drain_IO_L2_out_x1_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.057 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x1.
Execute         set_default_model kernel3_x1 
Execute         bind -model kernel3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.71 seconds. CPU system time: 0 seconds. Elapsed time: 11.7 seconds; current allocated memory: 3.060 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.13 seconds; current allocated memory: 3.060 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.06 seconds. CPU system time: 0 seconds. Elapsed time: 7.07 seconds; current allocated memory: 3.060 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel3_x0.entry38 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_8_x0 
Execute         rtl_gen_preprocess A_PE_dummy_9_x0 
Execute         rtl_gen_preprocess A_PE_dummy_10_x0 
Execute         rtl_gen_preprocess A_PE_dummy_11_x0 
Execute         rtl_gen_preprocess A_PE_dummy_12_x0 
Execute         rtl_gen_preprocess B_PE_dummy_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess kernel3_x0 
Execute         rtl_gen_preprocess nondf_kernel_2mm 
Execute         rtl_gen_preprocess kernel3_x1.entry31 
Execute         rtl_gen_preprocess kernel3_x1.entry42 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_4_x1 
Execute         rtl_gen_preprocess A_PE_dummy_5_x1 
Execute         rtl_gen_preprocess A_PE_dummy_6_x1 
Execute         rtl_gen_preprocess A_PE_dummy_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_8_x1 
Execute         rtl_gen_preprocess A_PE_dummy_9_x1 
Execute         rtl_gen_preprocess A_PE_dummy_10_x1 
Execute         rtl_gen_preprocess A_PE_dummy_11_x1 
Execute         rtl_gen_preprocess A_PE_dummy_12_x1 
Execute         rtl_gen_preprocess B_PE_dummy_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess kernel3_x1 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: kernel3_x0.entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1.entry31 kernel3_x1.entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x0_entry38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x0.entry38 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x0_entry38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.12 seconds; current allocated memory: 3.060 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x0.entry38 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_kernel3_x0_entry38 
Execute         gen_rtl kernel3_x0.entry38 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_kernel3_x0_entry38 
Execute         syn_report -csynth -model kernel3_x0.entry38 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x0_entry38_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x0.entry38 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x0_entry38_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x0.entry38 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x0.entry38 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.adb 
Execute         gen_tb_info kernel3_x0.entry38 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.061 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L3_in_x0 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L3_in_x0 
Execute         syn_report -csynth -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.adb 
Execute         gen_tb_info A_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.063 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_0_x0 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_0_x0 
Execute         syn_report -csynth -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.adb 
Execute         gen_tb_info A_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.064 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_1_x0 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_1_x0 
Execute         syn_report -csynth -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.adb 
Execute         gen_tb_info A_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.066 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_2_x0 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_2_x0 
Execute         syn_report -csynth -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.adb 
Execute         gen_tb_info A_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.068 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_3_x0 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_3_x0 
Execute         syn_report -csynth -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.adb 
Execute         gen_tb_info A_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.069 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_4_x0 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_4_x0 
Execute         syn_report -csynth -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.adb 
Execute         gen_tb_info A_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.071 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_5_x0 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_5_x0 
Execute         syn_report -csynth -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.adb 
Execute         gen_tb_info A_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.073 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_6_x0 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_6_x0 
Execute         syn_report -csynth -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.adb 
Execute         gen_tb_info A_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.074 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_7_x0 
Execute         gen_rtl A_IO_L2_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_7_x0 
Execute         syn_report -csynth -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.adb 
Execute         gen_tb_info A_IO_L2_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.076 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_8_x0 
Execute         gen_rtl A_IO_L2_in_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_8_x0 
Execute         syn_report -csynth -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.adb 
Execute         gen_tb_info A_IO_L2_in_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.077 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_9_x0 
Execute         gen_rtl A_IO_L2_in_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_9_x0 
Execute         syn_report -csynth -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.adb 
Execute         gen_tb_info A_IO_L2_in_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.079 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_10_x0 
Execute         gen_rtl A_IO_L2_in_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_10_x0 
Execute         syn_report -csynth -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.adb 
Execute         gen_tb_info A_IO_L2_in_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.081 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_11_x0 
Execute         gen_rtl A_IO_L2_in_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_11_x0 
Execute         syn_report -csynth -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.adb 
Execute         gen_tb_info A_IO_L2_in_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.082 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x0 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.084 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L3_in_x0 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L3_in_x0 
Execute         syn_report -csynth -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.adb 
Execute         gen_tb_info B_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.085 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L2_in_x0 
Execute         gen_rtl B_IO_L2_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L2_in_x0 
Execute         syn_report -csynth -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.adb 
Execute         gen_tb_info B_IO_L2_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.087 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x0 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.089 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_0_0_x0 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_0_0_x0 
Execute         syn_report -csynth -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.adb 
Execute         gen_tb_info PE_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.093 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_0_1_x0 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_0_1_x0 
Execute         syn_report -csynth -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.adb 
Execute         gen_tb_info PE_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.096 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_1_0_x0 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_1_0_x0 
Execute         syn_report -csynth -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.adb 
Execute         gen_tb_info PE_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.100 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_1_1_x0 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_1_1_x0 
Execute         syn_report -csynth -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.adb 
Execute         gen_tb_info PE_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.103 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_2_0_x0 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_2_0_x0 
Execute         syn_report -csynth -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.adb 
Execute         gen_tb_info PE_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.107 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_2_1_x0 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_2_1_x0 
Execute         syn_report -csynth -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.adb 
Execute         gen_tb_info PE_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.110 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_3_0_x0 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_3_0_x0 
Execute         syn_report -csynth -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.adb 
Execute         gen_tb_info PE_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.114 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_3_1_x0 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_3_1_x0 
Execute         syn_report -csynth -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.adb 
Execute         gen_tb_info PE_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.117 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_4_0_x0 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_4_0_x0 
Execute         syn_report -csynth -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.adb 
Execute         gen_tb_info PE_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.121 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_4_1_x0 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_4_1_x0 
Execute         syn_report -csynth -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.adb 
Execute         gen_tb_info PE_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.124 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_5_0_x0 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_5_0_x0 
Execute         syn_report -csynth -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.adb 
Execute         gen_tb_info PE_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.128 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_5_1_x0 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_5_1_x0 
Execute         syn_report -csynth -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.adb 
Execute         gen_tb_info PE_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.131 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_6_0_x0 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_6_0_x0 
Execute         syn_report -csynth -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.adb 
Execute         gen_tb_info PE_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.135 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_6_1_x0 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_6_1_x0 
Execute         syn_report -csynth -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.adb 
Execute         gen_tb_info PE_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.138 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_7_0_x0 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_7_0_x0 
Execute         syn_report -csynth -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.adb 
Execute         gen_tb_info PE_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.142 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_7_1_x0 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_7_1_x0 
Execute         syn_report -csynth -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.adb 
Execute         gen_tb_info PE_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.145 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_8_0_x0 
Execute         gen_rtl PE_wrapper_8_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_8_0_x0 
Execute         syn_report -csynth -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.adb 
Execute         gen_tb_info PE_wrapper_8_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.149 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_8_1_x0 
Execute         gen_rtl PE_wrapper_8_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_8_1_x0 
Execute         syn_report -csynth -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.adb 
Execute         gen_tb_info PE_wrapper_8_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.152 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_9_0_x0 
Execute         gen_rtl PE_wrapper_9_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_9_0_x0 
Execute         syn_report -csynth -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.adb 
Execute         gen_tb_info PE_wrapper_9_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.156 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_9_1_x0 
Execute         gen_rtl PE_wrapper_9_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_9_1_x0 
Execute         syn_report -csynth -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.adb 
Execute         gen_tb_info PE_wrapper_9_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.160 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_10_0_x0 
Execute         gen_rtl PE_wrapper_10_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_10_0_x0 
Execute         syn_report -csynth -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_10_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.adb 
Execute         gen_tb_info PE_wrapper_10_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.163 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_10_1_x0 
Execute         gen_rtl PE_wrapper_10_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_10_1_x0 
Execute         syn_report -csynth -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.adb 
Execute         gen_tb_info PE_wrapper_10_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.167 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_11_0_x0 
Execute         gen_rtl PE_wrapper_11_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_11_0_x0 
Execute         syn_report -csynth -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.adb 
Execute         gen_tb_info PE_wrapper_11_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.170 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_11_1_x0 
Execute         gen_rtl PE_wrapper_11_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_11_1_x0 
Execute         syn_report -csynth -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_11_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.adb 
Execute         gen_tb_info PE_wrapper_11_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.174 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_12_0_x0 
Execute         gen_rtl PE_wrapper_12_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_12_0_x0 
Execute         syn_report -csynth -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.adb 
Execute         gen_tb_info PE_wrapper_12_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.177 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_12_1_x0 
Execute         gen_rtl PE_wrapper_12_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_12_1_x0 
Execute         syn_report -csynth -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.adb 
Execute         gen_tb_info PE_wrapper_12_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.180 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_0_x0 
Execute         gen_rtl A_PE_dummy_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_0_x0 
Execute         syn_report -csynth -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.adb 
Execute         gen_tb_info A_PE_dummy_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.181 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_1_x0 
Execute         gen_rtl A_PE_dummy_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_1_x0 
Execute         syn_report -csynth -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.adb 
Execute         gen_tb_info A_PE_dummy_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.181 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_2_x0 
Execute         gen_rtl A_PE_dummy_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_2_x0 
Execute         syn_report -csynth -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.adb 
Execute         gen_tb_info A_PE_dummy_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.182 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_3_x0 
Execute         gen_rtl A_PE_dummy_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_3_x0 
Execute         syn_report -csynth -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.adb 
Execute         gen_tb_info A_PE_dummy_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.183 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_4_x0 
Execute         gen_rtl A_PE_dummy_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_4_x0 
Execute         syn_report -csynth -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.adb 
Execute         gen_tb_info A_PE_dummy_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.184 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_5_x0 
Execute         gen_rtl A_PE_dummy_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_5_x0 
Execute         syn_report -csynth -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.adb 
Execute         gen_tb_info A_PE_dummy_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.185 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_6_x0 
Execute         gen_rtl A_PE_dummy_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_6_x0 
Execute         syn_report -csynth -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.adb 
Execute         gen_tb_info A_PE_dummy_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.185 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_7_x0 
Execute         gen_rtl A_PE_dummy_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_7_x0 
Execute         syn_report -csynth -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.adb 
Execute         gen_tb_info A_PE_dummy_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.186 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_8_x0 
Execute         gen_rtl A_PE_dummy_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_8_x0 
Execute         syn_report -csynth -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.adb 
Execute         gen_tb_info A_PE_dummy_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.187 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_9_x0 
Execute         gen_rtl A_PE_dummy_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_9_x0 
Execute         syn_report -csynth -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.adb 
Execute         gen_tb_info A_PE_dummy_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.188 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_10_x0 
Execute         gen_rtl A_PE_dummy_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_10_x0 
Execute         syn_report -csynth -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.adb 
Execute         gen_tb_info A_PE_dummy_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.188 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_11_x0 
Execute         gen_rtl A_PE_dummy_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_11_x0 
Execute         syn_report -csynth -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.adb 
Execute         gen_tb_info A_PE_dummy_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_12_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_12_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.189 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_12_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_12_x0 
Execute         gen_rtl A_PE_dummy_12_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_12_x0 
Execute         syn_report -csynth -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_12_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_12_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_12_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.adb 
Execute         gen_tb_info A_PE_dummy_12_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.190 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_PE_dummy_0_x0 
Execute         gen_rtl B_PE_dummy_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_PE_dummy_0_x0 
Execute         syn_report -csynth -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.adb 
Execute         gen_tb_info B_PE_dummy_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.191 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_PE_dummy_1_x0 
Execute         gen_rtl B_PE_dummy_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_PE_dummy_1_x0 
Execute         syn_report -csynth -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.adb 
Execute         gen_tb_info B_PE_dummy_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.192 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.193 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.195 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.197 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.200 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.202 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.204 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.206 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.208 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_7_x0 
Execute         gen_rtl C_drain_IO_L1_out_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_7_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.210 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_8_x0 
Execute         gen_rtl C_drain_IO_L1_out_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_8_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.212 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_9_x0 
Execute         gen_rtl C_drain_IO_L1_out_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_9_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.214 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_10_x0 
Execute         gen_rtl C_drain_IO_L1_out_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_10_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.216 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_11_x0 
Execute         gen_rtl C_drain_IO_L1_out_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_11_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.218 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_12_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_12_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.219 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_12_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_12_x0 
Execute         gen_rtl C_drain_IO_L1_out_12_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_12_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_12_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_12_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_12_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_12_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_13_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_13_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_13_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.221 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_13_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_13_x0 
Execute         gen_rtl C_drain_IO_L1_out_13_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_13_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_13_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_13_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_13_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_13_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_14_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_14_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_14_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.223 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_14_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_14_x0 
Execute         gen_rtl C_drain_IO_L1_out_14_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_14_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_14_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_14_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_14_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_14_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_15_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_15_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_15_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.225 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_15_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_15_x0 
Execute         gen_rtl C_drain_IO_L1_out_15_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_15_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_15_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_15_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_15_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_15_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_16_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_16_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_16_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.227 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_16_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_16_x0 
Execute         gen_rtl C_drain_IO_L1_out_16_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_16_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_16_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_16_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_16_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_16_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_17_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_17_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_17_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.229 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_17_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_17_x0 
Execute         gen_rtl C_drain_IO_L1_out_17_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_17_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_17_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_17_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_17_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_17_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_18_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_18_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_18_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.231 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_18_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_18_x0 
Execute         gen_rtl C_drain_IO_L1_out_18_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_18_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_18_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_18_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_18_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_18_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_19_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_19_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_19_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.233 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_19_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_19_x0 
Execute         gen_rtl C_drain_IO_L1_out_19_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_19_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_19_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_19_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_19_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_19_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_20_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_20_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_20_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.235 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_20_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_20_x0 
Execute         gen_rtl C_drain_IO_L1_out_20_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_20_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_20_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_20_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_20_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_20_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_21_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_21_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_21_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.237 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_21_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_21_x0 
Execute         gen_rtl C_drain_IO_L1_out_21_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_21_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_21_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_21_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_21_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_21_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_22_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_22_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_22_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.239 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_22_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_22_x0 
Execute         gen_rtl C_drain_IO_L1_out_22_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_22_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_22_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_22_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_22_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_22_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_23_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_23_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_23_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.242 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_23_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_23_x0 
Execute         gen_rtl C_drain_IO_L1_out_23_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_23_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_23_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_23_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_23_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_23_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.243 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x0 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.244 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L2_out_x0 
Execute         gen_rtl C_drain_IO_L2_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L2_out_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.245 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x0 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L3_out_x0 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x0'.
Command         create_rtl_model done; 1.09 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 3.254 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_kernel3_x0 
Execute         gen_rtl kernel3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_kernel3_x0 
Execute         syn_report -csynth -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.16 sec.
Execute         db_write -model kernel3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info kernel3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_2mm -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_512ns_512ns_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512s_512s_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_2mm'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.88 seconds; current allocated memory: 3.261 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_2mm -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_nondf_kernel_2mm 
Execute         gen_rtl nondf_kernel_2mm -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_nondf_kernel_2mm 
Execute         syn_report -csynth -model nondf_kernel_2mm -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/nondf_kernel_2mm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_2mm -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/nondf_kernel_2mm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_2mm -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model nondf_kernel_2mm -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.adb 
Execute         gen_tb_info nondf_kernel_2mm -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x1_entry31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x1.entry31 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x1_entry31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.264 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x1.entry31 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_kernel3_x1_entry31 
Execute         gen_rtl kernel3_x1.entry31 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_kernel3_x1_entry31 
Execute         syn_report -csynth -model kernel3_x1.entry31 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_entry31_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x1.entry31 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_entry31_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x1.entry31 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x1.entry31 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.adb 
Execute         gen_tb_info kernel3_x1.entry31 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x1_entry42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x1.entry42 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x1_entry42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.264 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x1.entry42 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_kernel3_x1_entry42 
Execute         gen_rtl kernel3_x1.entry42 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_kernel3_x1_entry42 
Execute         syn_report -csynth -model kernel3_x1.entry42 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_entry42_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x1.entry42 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_entry42_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x1.entry42 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x1.entry42 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.adb 
Execute         gen_tb_info kernel3_x1.entry42 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_2ns_2ns_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.265 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L3_in_x1 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L3_in_x1 
Execute         syn_report -csynth -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.adb 
Execute         gen_tb_info A_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.266 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_0_x1 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_0_x1 
Execute         syn_report -csynth -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.adb 
Execute         gen_tb_info A_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.267 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_1_x1 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_1_x1 
Execute         syn_report -csynth -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.adb 
Execute         gen_tb_info A_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.269 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_2_x1 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_2_x1 
Execute         syn_report -csynth -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.adb 
Execute         gen_tb_info A_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.271 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_3_x1 
Execute         gen_rtl A_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_3_x1 
Execute         syn_report -csynth -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.adb 
Execute         gen_tb_info A_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.272 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_4_x1 
Execute         gen_rtl A_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_4_x1 
Execute         syn_report -csynth -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.adb 
Execute         gen_tb_info A_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.274 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_5_x1 
Execute         gen_rtl A_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_5_x1 
Execute         syn_report -csynth -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.adb 
Execute         gen_tb_info A_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.276 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_6_x1 
Execute         gen_rtl A_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_6_x1 
Execute         syn_report -csynth -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.adb 
Execute         gen_tb_info A_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.277 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_7_x1 
Execute         gen_rtl A_IO_L2_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_7_x1 
Execute         syn_report -csynth -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.adb 
Execute         gen_tb_info A_IO_L2_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.279 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_8_x1 
Execute         gen_rtl A_IO_L2_in_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_8_x1 
Execute         syn_report -csynth -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.adb 
Execute         gen_tb_info A_IO_L2_in_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.281 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_9_x1 
Execute         gen_rtl A_IO_L2_in_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_9_x1 
Execute         syn_report -csynth -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.adb 
Execute         gen_tb_info A_IO_L2_in_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.282 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_10_x1 
Execute         gen_rtl A_IO_L2_in_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_10_x1 
Execute         syn_report -csynth -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.adb 
Execute         gen_tb_info A_IO_L2_in_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.284 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_11_x1 
Execute         gen_rtl A_IO_L2_in_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_11_x1 
Execute         syn_report -csynth -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.adb 
Execute         gen_tb_info A_IO_L2_in_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.286 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x1 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.287 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L3_in_x1 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L3_in_x1 
Execute         syn_report -csynth -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.adb 
Execute         gen_tb_info B_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.288 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L2_in_x1 
Execute         gen_rtl B_IO_L2_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L2_in_x1 
Execute         syn_report -csynth -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.adb 
Execute         gen_tb_info B_IO_L2_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.290 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x1 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.292 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_0_0_x1 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_0_0_x1 
Execute         syn_report -csynth -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.adb 
Execute         gen_tb_info PE_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.295 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_0_1_x1 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_0_1_x1 
Execute         syn_report -csynth -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.adb 
Execute         gen_tb_info PE_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.299 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_1_0_x1 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_1_0_x1 
Execute         syn_report -csynth -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.adb 
Execute         gen_tb_info PE_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.303 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_1_1_x1 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_1_1_x1 
Execute         syn_report -csynth -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.adb 
Execute         gen_tb_info PE_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.306 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_2_0_x1 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_2_0_x1 
Execute         syn_report -csynth -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.adb 
Execute         gen_tb_info PE_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.310 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_2_1_x1 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_2_1_x1 
Execute         syn_report -csynth -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.adb 
Execute         gen_tb_info PE_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.313 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_3_0_x1 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_3_0_x1 
Execute         syn_report -csynth -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.adb 
Execute         gen_tb_info PE_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.317 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_3_1_x1 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_3_1_x1 
Execute         syn_report -csynth -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.adb 
Execute         gen_tb_info PE_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.320 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_4_0_x1 
Execute         gen_rtl PE_wrapper_4_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_4_0_x1 
Execute         syn_report -csynth -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.adb 
Execute         gen_tb_info PE_wrapper_4_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.324 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_4_1_x1 
Execute         gen_rtl PE_wrapper_4_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_4_1_x1 
Execute         syn_report -csynth -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_4_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.adb 
Execute         gen_tb_info PE_wrapper_4_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.328 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_5_0_x1 
Execute         gen_rtl PE_wrapper_5_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_5_0_x1 
Execute         syn_report -csynth -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.adb 
Execute         gen_tb_info PE_wrapper_5_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.331 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_5_1_x1 
Execute         gen_rtl PE_wrapper_5_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_5_1_x1 
Execute         syn_report -csynth -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_5_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.adb 
Execute         gen_tb_info PE_wrapper_5_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.335 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_6_0_x1 
Execute         gen_rtl PE_wrapper_6_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_6_0_x1 
Execute         syn_report -csynth -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.adb 
Execute         gen_tb_info PE_wrapper_6_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.338 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_6_1_x1 
Execute         gen_rtl PE_wrapper_6_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_6_1_x1 
Execute         syn_report -csynth -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_6_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.adb 
Execute         gen_tb_info PE_wrapper_6_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.342 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_7_0_x1 
Execute         gen_rtl PE_wrapper_7_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_7_0_x1 
Execute         syn_report -csynth -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.adb 
Execute         gen_tb_info PE_wrapper_7_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.346 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_7_1_x1 
Execute         gen_rtl PE_wrapper_7_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_7_1_x1 
Execute         syn_report -csynth -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_7_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model PE_wrapper_7_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.adb 
Execute         gen_tb_info PE_wrapper_7_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.349 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_8_0_x1 
Execute         gen_rtl PE_wrapper_8_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_8_0_x1 
Execute         syn_report -csynth -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.adb 
Execute         gen_tb_info PE_wrapper_8_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.353 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_8_1_x1 
Execute         gen_rtl PE_wrapper_8_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_8_1_x1 
Execute         syn_report -csynth -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_8_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_8_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.adb 
Execute         gen_tb_info PE_wrapper_8_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.356 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_9_0_x1 
Execute         gen_rtl PE_wrapper_9_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_9_0_x1 
Execute         syn_report -csynth -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_9_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.adb 
Execute         gen_tb_info PE_wrapper_9_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.360 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_9_1_x1 
Execute         gen_rtl PE_wrapper_9_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_9_1_x1 
Execute         syn_report -csynth -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_9_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.adb 
Execute         gen_tb_info PE_wrapper_9_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.364 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_10_0_x1 
Execute         gen_rtl PE_wrapper_10_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_10_0_x1 
Execute         syn_report -csynth -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.adb 
Execute         gen_tb_info PE_wrapper_10_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.367 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_10_1_x1 
Execute         gen_rtl PE_wrapper_10_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_10_1_x1 
Execute         syn_report -csynth -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_10_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model PE_wrapper_10_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.adb 
Execute         gen_tb_info PE_wrapper_10_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.371 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_11_0_x1 
Execute         gen_rtl PE_wrapper_11_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_11_0_x1 
Execute         syn_report -csynth -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.adb 
Execute         gen_tb_info PE_wrapper_11_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.374 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_11_1_x1 
Execute         gen_rtl PE_wrapper_11_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_11_1_x1 
Execute         syn_report -csynth -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_11_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.adb 
Execute         gen_tb_info PE_wrapper_11_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_0_x1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.378 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_12_0_x1 
Execute         gen_rtl PE_wrapper_12_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_12_0_x1 
Execute         syn_report -csynth -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.adb 
Execute         gen_tb_info PE_wrapper_12_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.382 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_PE_wrapper_12_1_x1 
Execute         gen_rtl PE_wrapper_12_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_PE_wrapper_12_1_x1 
Execute         syn_report -csynth -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/PE_wrapper_12_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.adb 
Execute         gen_tb_info PE_wrapper_12_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.384 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_0_x1 
Execute         gen_rtl A_PE_dummy_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_0_x1 
Execute         syn_report -csynth -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.adb 
Execute         gen_tb_info A_PE_dummy_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.385 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_1_x1 
Execute         gen_rtl A_PE_dummy_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_1_x1 
Execute         syn_report -csynth -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.adb 
Execute         gen_tb_info A_PE_dummy_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.386 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_2_x1 
Execute         gen_rtl A_PE_dummy_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_2_x1 
Execute         syn_report -csynth -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.adb 
Execute         gen_tb_info A_PE_dummy_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.387 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_3_x1 
Execute         gen_rtl A_PE_dummy_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_3_x1 
Execute         syn_report -csynth -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.adb 
Execute         gen_tb_info A_PE_dummy_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.388 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_4_x1 
Execute         gen_rtl A_PE_dummy_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_4_x1 
Execute         syn_report -csynth -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.adb 
Execute         gen_tb_info A_PE_dummy_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.388 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_5_x1 
Execute         gen_rtl A_PE_dummy_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_5_x1 
Execute         syn_report -csynth -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.adb 
Execute         gen_tb_info A_PE_dummy_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.389 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_6_x1 
Execute         gen_rtl A_PE_dummy_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_6_x1 
Execute         syn_report -csynth -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.adb 
Execute         gen_tb_info A_PE_dummy_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.390 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_7_x1 
Execute         gen_rtl A_PE_dummy_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_7_x1 
Execute         syn_report -csynth -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.adb 
Execute         gen_tb_info A_PE_dummy_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.391 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_8_x1 
Execute         gen_rtl A_PE_dummy_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_8_x1 
Execute         syn_report -csynth -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.adb 
Execute         gen_tb_info A_PE_dummy_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.392 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_9_x1 
Execute         gen_rtl A_PE_dummy_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_9_x1 
Execute         syn_report -csynth -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.adb 
Execute         gen_tb_info A_PE_dummy_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.392 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_10_x1 
Execute         gen_rtl A_PE_dummy_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_10_x1 
Execute         syn_report -csynth -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.adb 
Execute         gen_tb_info A_PE_dummy_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.393 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_11_x1 
Execute         gen_rtl A_PE_dummy_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_11_x1 
Execute         syn_report -csynth -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.adb 
Execute         gen_tb_info A_PE_dummy_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_12_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_12_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.394 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_12_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_A_PE_dummy_12_x1 
Execute         gen_rtl A_PE_dummy_12_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_A_PE_dummy_12_x1 
Execute         syn_report -csynth -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_12_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/A_PE_dummy_12_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_12_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.adb 
Execute         gen_tb_info A_PE_dummy_12_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.395 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_PE_dummy_0_x1 
Execute         gen_rtl B_PE_dummy_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_PE_dummy_0_x1 
Execute         syn_report -csynth -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.adb 
Execute         gen_tb_info B_PE_dummy_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.396 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_B_PE_dummy_1_x1 
Execute         gen_rtl B_PE_dummy_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_B_PE_dummy_1_x1 
Execute         syn_report -csynth -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/B_PE_dummy_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.adb 
Execute         gen_tb_info B_PE_dummy_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.397 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_0_x1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_0_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.399 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_0_x1 
Execute         gen_rtl C_drain_IO_L1_out_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_0_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.401 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_1_x1 
Execute         gen_rtl C_drain_IO_L1_out_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_1_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.403 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_2_x1 
Execute         gen_rtl C_drain_IO_L1_out_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_2_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.405 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_3_x1 
Execute         gen_rtl C_drain_IO_L1_out_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_3_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.407 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_4_x1 
Execute         gen_rtl C_drain_IO_L1_out_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_4_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.409 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_5_x1 
Execute         gen_rtl C_drain_IO_L1_out_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_5_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.411 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_6_x1 
Execute         gen_rtl C_drain_IO_L1_out_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_6_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.413 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_7_x1 
Execute         gen_rtl C_drain_IO_L1_out_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_7_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.415 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_8_x1 
Execute         gen_rtl C_drain_IO_L1_out_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_8_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.417 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_9_x1 
Execute         gen_rtl C_drain_IO_L1_out_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_9_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.419 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_10_x1 
Execute         gen_rtl C_drain_IO_L1_out_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_10_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.421 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_11_x1 
Execute         gen_rtl C_drain_IO_L1_out_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_11_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.423 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_1_x1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_1_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_12_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_12_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.425 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_12_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_12_x1 
Execute         gen_rtl C_drain_IO_L1_out_12_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_12_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_12_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_12_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_12_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_12_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_13_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_13_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_13_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.427 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_13_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_13_x1 
Execute         gen_rtl C_drain_IO_L1_out_13_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_13_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_13_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_13_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_13_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_13_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_14_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_14_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_14_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.429 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_14_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_14_x1 
Execute         gen_rtl C_drain_IO_L1_out_14_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_14_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_14_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_14_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_14_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_14_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_15_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_15_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_15_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.432 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_15_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_15_x1 
Execute         gen_rtl C_drain_IO_L1_out_15_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_15_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_15_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_15_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_15_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_15_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_16_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_16_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_16_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.434 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_16_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_16_x1 
Execute         gen_rtl C_drain_IO_L1_out_16_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_16_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_16_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_16_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_16_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_16_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_17_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_17_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_17_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.436 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_17_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_17_x1 
Execute         gen_rtl C_drain_IO_L1_out_17_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_17_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_17_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_17_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_17_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_17_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_18_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_18_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_18_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.438 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_18_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_18_x1 
Execute         gen_rtl C_drain_IO_L1_out_18_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_18_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_18_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_18_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_18_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_18_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_19_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_19_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_19_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.440 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_19_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_19_x1 
Execute         gen_rtl C_drain_IO_L1_out_19_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_19_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_19_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_19_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_19_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_19_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_20_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_20_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_20_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.442 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_20_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_20_x1 
Execute         gen_rtl C_drain_IO_L1_out_20_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_20_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_20_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_20_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_20_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_20_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_21_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_21_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_21_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.444 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_21_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_21_x1 
Execute         gen_rtl C_drain_IO_L1_out_21_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_21_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_21_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_21_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_21_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_21_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_22_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_22_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_22_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.446 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_22_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_22_x1 
Execute         gen_rtl C_drain_IO_L1_out_22_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_22_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_22_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_22_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_22_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_22_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_23_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_23_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_23_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.448 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_23_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L1_out_23_x1 
Execute         gen_rtl C_drain_IO_L1_out_23_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L1_out_23_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_23_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L1_out_23_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_23_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_23_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.450 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x1 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x1 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.451 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L2_out_x1 
Execute         gen_rtl C_drain_IO_L2_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L2_out_x1 
Execute         syn_report -csynth -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L2_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.adb 
Execute         gen_tb_info C_drain_IO_L2_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.453 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x1 
Execute         gen_rtl C_drain_IO_L3_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_C_drain_IO_L3_out_x1 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L3_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/C_drain_IO_L3_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x1/m_axi_gmem_C_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x1'.
Command         create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.461 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top_kernel3_x1 
Execute         gen_rtl kernel3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top_kernel3_x1 
Execute         syn_report -csynth -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/kernel3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.09 sec.
Execute         db_write -model kernel3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info kernel3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 3.470 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.96 sec.
Execute         db_write -model top -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.adb 
Execute         gen_tb_info top -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 5.54 sec.
Execute         syn_report -csynthDesign -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: kernel3_x0.entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1.entry31 kernel3_x1.entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO-FLOW: Handling components in module [kernel3_x0_entry38] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_local_A_pong_V.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_local_A_pong_V
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO-FLOW: Found component top_B_IO_L2_in_x0_local_B_pong_V.
INFO-FLOW: Append model top_B_IO_L2_in_x0_local_B_pong_V
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Found component top_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_A_0.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_C.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_12_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_0_x0_local_C_V.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_0_x0_local_C_V
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_12_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_13_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_14_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_15_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_16_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_17_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_18_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_19_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_20_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_21_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_22_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_23_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L3_out_x0_mem_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L3_out_x0_mem_data_split_V
INFO-FLOW: Handling components in module [kernel3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Handling components in module [nondf_kernel_2mm] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
INFO-FLOW: Found component top_mul_512s_512s_512_5_1.
INFO-FLOW: Append model top_mul_512s_512s_512_5_1
INFO-FLOW: Found component top_add_512ns_512ns_512_2_1.
INFO-FLOW: Append model top_add_512ns_512ns_512_2_1
INFO-FLOW: Found component top_mul_32s_32s_32_2_1.
INFO-FLOW: Append model top_mul_32s_32s_32_2_1
INFO-FLOW: Found component top_nondf_kernel_2mm_tmp_V.
INFO-FLOW: Append model top_nondf_kernel_2mm_tmp_V
INFO-FLOW: Found component top_nondf_kernel_2mm_A_V.
INFO-FLOW: Append model top_nondf_kernel_2mm_A_V
INFO-FLOW: Handling components in module [kernel3_x1_entry31] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x1_entry42] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Found component top_add_11ns_11ns_11_1_1.
INFO-FLOW: Append model top_add_11ns_11ns_11_1_1
INFO-FLOW: Found component top_add_2ns_2ns_2_1_1.
INFO-FLOW: Append model top_add_2ns_2ns_2_1_1
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_12_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_12_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_13_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_14_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_15_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_16_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_17_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_18_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_19_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_20_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_21_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_22_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_23_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d33_A.
INFO-FLOW: Append model top_fifo_w64_d33_A
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_temp_xin1_V.
INFO-FLOW: Append model top_temp_xin1_V
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_A_m_axi.
INFO-FLOW: Append model top_gmem_A_m_axi
INFO-FLOW: Found component top_gmem_B_m_axi.
INFO-FLOW: Append model top_gmem_B_m_axi
INFO-FLOW: Found component top_gmem_C_m_axi.
INFO-FLOW: Append model top_gmem_C_m_axi
INFO-FLOW: Append model kernel3_x0_entry38
INFO-FLOW: Append model A_IO_L3_in_x0
INFO-FLOW: Append model A_IO_L2_in_0_x0
INFO-FLOW: Append model A_IO_L2_in_1_x0
INFO-FLOW: Append model A_IO_L2_in_2_x0
INFO-FLOW: Append model A_IO_L2_in_3_x0
INFO-FLOW: Append model A_IO_L2_in_4_x0
INFO-FLOW: Append model A_IO_L2_in_5_x0
INFO-FLOW: Append model A_IO_L2_in_6_x0
INFO-FLOW: Append model A_IO_L2_in_7_x0
INFO-FLOW: Append model A_IO_L2_in_8_x0
INFO-FLOW: Append model A_IO_L2_in_9_x0
INFO-FLOW: Append model A_IO_L2_in_10_x0
INFO-FLOW: Append model A_IO_L2_in_11_x0
INFO-FLOW: Append model A_IO_L2_in_boundary_x0
INFO-FLOW: Append model B_IO_L3_in_x0
INFO-FLOW: Append model B_IO_L2_in_x0
INFO-FLOW: Append model B_IO_L2_in_boundary_x0
INFO-FLOW: Append model PE_wrapper_0_0_x0
INFO-FLOW: Append model PE_wrapper_0_1_x0
INFO-FLOW: Append model PE_wrapper_1_0_x0
INFO-FLOW: Append model PE_wrapper_1_1_x0
INFO-FLOW: Append model PE_wrapper_2_0_x0
INFO-FLOW: Append model PE_wrapper_2_1_x0
INFO-FLOW: Append model PE_wrapper_3_0_x0
INFO-FLOW: Append model PE_wrapper_3_1_x0
INFO-FLOW: Append model PE_wrapper_4_0_x0
INFO-FLOW: Append model PE_wrapper_4_1_x0
INFO-FLOW: Append model PE_wrapper_5_0_x0
INFO-FLOW: Append model PE_wrapper_5_1_x0
INFO-FLOW: Append model PE_wrapper_6_0_x0
INFO-FLOW: Append model PE_wrapper_6_1_x0
INFO-FLOW: Append model PE_wrapper_7_0_x0
INFO-FLOW: Append model PE_wrapper_7_1_x0
INFO-FLOW: Append model PE_wrapper_8_0_x0
INFO-FLOW: Append model PE_wrapper_8_1_x0
INFO-FLOW: Append model PE_wrapper_9_0_x0
INFO-FLOW: Append model PE_wrapper_9_1_x0
INFO-FLOW: Append model PE_wrapper_10_0_x0
INFO-FLOW: Append model PE_wrapper_10_1_x0
INFO-FLOW: Append model PE_wrapper_11_0_x0
INFO-FLOW: Append model PE_wrapper_11_1_x0
INFO-FLOW: Append model PE_wrapper_12_0_x0
INFO-FLOW: Append model PE_wrapper_12_1_x0
INFO-FLOW: Append model A_PE_dummy_0_x0
INFO-FLOW: Append model A_PE_dummy_1_x0
INFO-FLOW: Append model A_PE_dummy_2_x0
INFO-FLOW: Append model A_PE_dummy_3_x0
INFO-FLOW: Append model A_PE_dummy_4_x0
INFO-FLOW: Append model A_PE_dummy_5_x0
INFO-FLOW: Append model A_PE_dummy_6_x0
INFO-FLOW: Append model A_PE_dummy_7_x0
INFO-FLOW: Append model A_PE_dummy_8_x0
INFO-FLOW: Append model A_PE_dummy_9_x0
INFO-FLOW: Append model A_PE_dummy_10_x0
INFO-FLOW: Append model A_PE_dummy_11_x0
INFO-FLOW: Append model A_PE_dummy_12_x0
INFO-FLOW: Append model B_PE_dummy_0_x0
INFO-FLOW: Append model B_PE_dummy_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_7_x0
INFO-FLOW: Append model C_drain_IO_L1_out_8_x0
INFO-FLOW: Append model C_drain_IO_L1_out_9_x0
INFO-FLOW: Append model C_drain_IO_L1_out_10_x0
INFO-FLOW: Append model C_drain_IO_L1_out_11_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_12_x0
INFO-FLOW: Append model C_drain_IO_L1_out_13_x0
INFO-FLOW: Append model C_drain_IO_L1_out_14_x0
INFO-FLOW: Append model C_drain_IO_L1_out_15_x0
INFO-FLOW: Append model C_drain_IO_L1_out_16_x0
INFO-FLOW: Append model C_drain_IO_L1_out_17_x0
INFO-FLOW: Append model C_drain_IO_L1_out_18_x0
INFO-FLOW: Append model C_drain_IO_L1_out_19_x0
INFO-FLOW: Append model C_drain_IO_L1_out_20_x0
INFO-FLOW: Append model C_drain_IO_L1_out_21_x0
INFO-FLOW: Append model C_drain_IO_L1_out_22_x0
INFO-FLOW: Append model C_drain_IO_L1_out_23_x0
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: Append model C_drain_IO_L2_out_x0
INFO-FLOW: Append model C_drain_IO_L3_out_x0
INFO-FLOW: Append model kernel3_x0
INFO-FLOW: Append model nondf_kernel_2mm
INFO-FLOW: Append model kernel3_x1_entry31
INFO-FLOW: Append model kernel3_x1_entry42
INFO-FLOW: Append model A_IO_L3_in_x1
INFO-FLOW: Append model A_IO_L2_in_0_x1
INFO-FLOW: Append model A_IO_L2_in_1_x1
INFO-FLOW: Append model A_IO_L2_in_2_x1
INFO-FLOW: Append model A_IO_L2_in_3_x1
INFO-FLOW: Append model A_IO_L2_in_4_x1
INFO-FLOW: Append model A_IO_L2_in_5_x1
INFO-FLOW: Append model A_IO_L2_in_6_x1
INFO-FLOW: Append model A_IO_L2_in_7_x1
INFO-FLOW: Append model A_IO_L2_in_8_x1
INFO-FLOW: Append model A_IO_L2_in_9_x1
INFO-FLOW: Append model A_IO_L2_in_10_x1
INFO-FLOW: Append model A_IO_L2_in_11_x1
INFO-FLOW: Append model A_IO_L2_in_boundary_x1
INFO-FLOW: Append model B_IO_L3_in_x1
INFO-FLOW: Append model B_IO_L2_in_x1
INFO-FLOW: Append model B_IO_L2_in_boundary_x1
INFO-FLOW: Append model PE_wrapper_0_0_x1
INFO-FLOW: Append model PE_wrapper_0_1_x1
INFO-FLOW: Append model PE_wrapper_1_0_x1
INFO-FLOW: Append model PE_wrapper_1_1_x1
INFO-FLOW: Append model PE_wrapper_2_0_x1
INFO-FLOW: Append model PE_wrapper_2_1_x1
INFO-FLOW: Append model PE_wrapper_3_0_x1
INFO-FLOW: Append model PE_wrapper_3_1_x1
INFO-FLOW: Append model PE_wrapper_4_0_x1
INFO-FLOW: Append model PE_wrapper_4_1_x1
INFO-FLOW: Append model PE_wrapper_5_0_x1
INFO-FLOW: Append model PE_wrapper_5_1_x1
INFO-FLOW: Append model PE_wrapper_6_0_x1
INFO-FLOW: Append model PE_wrapper_6_1_x1
INFO-FLOW: Append model PE_wrapper_7_0_x1
INFO-FLOW: Append model PE_wrapper_7_1_x1
INFO-FLOW: Append model PE_wrapper_8_0_x1
INFO-FLOW: Append model PE_wrapper_8_1_x1
INFO-FLOW: Append model PE_wrapper_9_0_x1
INFO-FLOW: Append model PE_wrapper_9_1_x1
INFO-FLOW: Append model PE_wrapper_10_0_x1
INFO-FLOW: Append model PE_wrapper_10_1_x1
INFO-FLOW: Append model PE_wrapper_11_0_x1
INFO-FLOW: Append model PE_wrapper_11_1_x1
INFO-FLOW: Append model PE_wrapper_12_0_x1
INFO-FLOW: Append model PE_wrapper_12_1_x1
INFO-FLOW: Append model A_PE_dummy_0_x1
INFO-FLOW: Append model A_PE_dummy_1_x1
INFO-FLOW: Append model A_PE_dummy_2_x1
INFO-FLOW: Append model A_PE_dummy_3_x1
INFO-FLOW: Append model A_PE_dummy_4_x1
INFO-FLOW: Append model A_PE_dummy_5_x1
INFO-FLOW: Append model A_PE_dummy_6_x1
INFO-FLOW: Append model A_PE_dummy_7_x1
INFO-FLOW: Append model A_PE_dummy_8_x1
INFO-FLOW: Append model A_PE_dummy_9_x1
INFO-FLOW: Append model A_PE_dummy_10_x1
INFO-FLOW: Append model A_PE_dummy_11_x1
INFO-FLOW: Append model A_PE_dummy_12_x1
INFO-FLOW: Append model B_PE_dummy_0_x1
INFO-FLOW: Append model B_PE_dummy_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_0_x1
INFO-FLOW: Append model C_drain_IO_L1_out_0_x1
INFO-FLOW: Append model C_drain_IO_L1_out_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_2_x1
INFO-FLOW: Append model C_drain_IO_L1_out_3_x1
INFO-FLOW: Append model C_drain_IO_L1_out_4_x1
INFO-FLOW: Append model C_drain_IO_L1_out_5_x1
INFO-FLOW: Append model C_drain_IO_L1_out_6_x1
INFO-FLOW: Append model C_drain_IO_L1_out_7_x1
INFO-FLOW: Append model C_drain_IO_L1_out_8_x1
INFO-FLOW: Append model C_drain_IO_L1_out_9_x1
INFO-FLOW: Append model C_drain_IO_L1_out_10_x1
INFO-FLOW: Append model C_drain_IO_L1_out_11_x1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_12_x1
INFO-FLOW: Append model C_drain_IO_L1_out_13_x1
INFO-FLOW: Append model C_drain_IO_L1_out_14_x1
INFO-FLOW: Append model C_drain_IO_L1_out_15_x1
INFO-FLOW: Append model C_drain_IO_L1_out_16_x1
INFO-FLOW: Append model C_drain_IO_L1_out_17_x1
INFO-FLOW: Append model C_drain_IO_L1_out_18_x1
INFO-FLOW: Append model C_drain_IO_L1_out_19_x1
INFO-FLOW: Append model C_drain_IO_L1_out_20_x1
INFO-FLOW: Append model C_drain_IO_L1_out_21_x1
INFO-FLOW: Append model C_drain_IO_L1_out_22_x1
INFO-FLOW: Append model C_drain_IO_L1_out_23_x1
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x1
INFO-FLOW: Append model C_drain_IO_L2_out_x1
INFO-FLOW: Append model C_drain_IO_L3_out_x1
INFO-FLOW: Append model kernel3_x1
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_A_IO_L2_in_0_x0_local_A_pong_V top_B_IO_L2_in_x0_local_B_pong_V top_fadd_32ns_32ns_32_7_full_dsp_1 top_fmul_32ns_32ns_32_4_max_dsp_1 top_PE_wrapper_0_0_x0_local_A_0 top_PE_wrapper_0_0_x0_local_C top_C_drain_IO_L1_out_boundary_0_x0_local_C_V top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V top_C_drain_IO_L3_out_x0_mem_data_split_V top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_mul_512s_512s_512_5_1 top_add_512ns_512ns_512_2_1 top_mul_32s_32s_32_2_1 top_nondf_kernel_2mm_tmp_V top_nondf_kernel_2mm_A_V top_add_11ns_11ns_11_1_1 top_add_2ns_2ns_2_1_1 top_fifo_w64_d2_S_x top_fifo_w64_d33_A top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_temp_xin1_V top_control_s_axi top_gmem_A_m_axi top_gmem_B_m_axi top_gmem_C_m_axi kernel3_x0_entry38 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_2mm kernel3_x1_entry31 kernel3_x1_entry42 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 top
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_local_A_pong_V
INFO-FLOW: To file: write model top_B_IO_L2_in_x0_local_B_pong_V
INFO-FLOW: To file: write model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_0_x0_local_C_V
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V
INFO-FLOW: To file: write model top_C_drain_IO_L3_out_x0_mem_data_split_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_mul_512s_512s_512_5_1
INFO-FLOW: To file: write model top_add_512ns_512ns_512_2_1
INFO-FLOW: To file: write model top_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model top_nondf_kernel_2mm_tmp_V
INFO-FLOW: To file: write model top_nondf_kernel_2mm_A_V
INFO-FLOW: To file: write model top_add_11ns_11ns_11_1_1
INFO-FLOW: To file: write model top_add_2ns_2ns_2_1_1
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d33_A
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_temp_xin1_V
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_A_m_axi
INFO-FLOW: To file: write model top_gmem_B_m_axi
INFO-FLOW: To file: write model top_gmem_C_m_axi
INFO-FLOW: To file: write model kernel3_x0_entry38
INFO-FLOW: To file: write model A_IO_L3_in_x0
INFO-FLOW: To file: write model A_IO_L2_in_0_x0
INFO-FLOW: To file: write model A_IO_L2_in_1_x0
INFO-FLOW: To file: write model A_IO_L2_in_2_x0
INFO-FLOW: To file: write model A_IO_L2_in_3_x0
INFO-FLOW: To file: write model A_IO_L2_in_4_x0
INFO-FLOW: To file: write model A_IO_L2_in_5_x0
INFO-FLOW: To file: write model A_IO_L2_in_6_x0
INFO-FLOW: To file: write model A_IO_L2_in_7_x0
INFO-FLOW: To file: write model A_IO_L2_in_8_x0
INFO-FLOW: To file: write model A_IO_L2_in_9_x0
INFO-FLOW: To file: write model A_IO_L2_in_10_x0
INFO-FLOW: To file: write model A_IO_L2_in_11_x0
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model B_IO_L3_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model PE_wrapper_0_0_x0
INFO-FLOW: To file: write model PE_wrapper_0_1_x0
INFO-FLOW: To file: write model PE_wrapper_1_0_x0
INFO-FLOW: To file: write model PE_wrapper_1_1_x0
INFO-FLOW: To file: write model PE_wrapper_2_0_x0
INFO-FLOW: To file: write model PE_wrapper_2_1_x0
INFO-FLOW: To file: write model PE_wrapper_3_0_x0
INFO-FLOW: To file: write model PE_wrapper_3_1_x0
INFO-FLOW: To file: write model PE_wrapper_4_0_x0
INFO-FLOW: To file: write model PE_wrapper_4_1_x0
INFO-FLOW: To file: write model PE_wrapper_5_0_x0
INFO-FLOW: To file: write model PE_wrapper_5_1_x0
INFO-FLOW: To file: write model PE_wrapper_6_0_x0
INFO-FLOW: To file: write model PE_wrapper_6_1_x0
INFO-FLOW: To file: write model PE_wrapper_7_0_x0
INFO-FLOW: To file: write model PE_wrapper_7_1_x0
INFO-FLOW: To file: write model PE_wrapper_8_0_x0
INFO-FLOW: To file: write model PE_wrapper_8_1_x0
INFO-FLOW: To file: write model PE_wrapper_9_0_x0
INFO-FLOW: To file: write model PE_wrapper_9_1_x0
INFO-FLOW: To file: write model PE_wrapper_10_0_x0
INFO-FLOW: To file: write model PE_wrapper_10_1_x0
INFO-FLOW: To file: write model PE_wrapper_11_0_x0
INFO-FLOW: To file: write model PE_wrapper_11_1_x0
INFO-FLOW: To file: write model PE_wrapper_12_0_x0
INFO-FLOW: To file: write model PE_wrapper_12_1_x0
INFO-FLOW: To file: write model A_PE_dummy_0_x0
INFO-FLOW: To file: write model A_PE_dummy_1_x0
INFO-FLOW: To file: write model A_PE_dummy_2_x0
INFO-FLOW: To file: write model A_PE_dummy_3_x0
INFO-FLOW: To file: write model A_PE_dummy_4_x0
INFO-FLOW: To file: write model A_PE_dummy_5_x0
INFO-FLOW: To file: write model A_PE_dummy_6_x0
INFO-FLOW: To file: write model A_PE_dummy_7_x0
INFO-FLOW: To file: write model A_PE_dummy_8_x0
INFO-FLOW: To file: write model A_PE_dummy_9_x0
INFO-FLOW: To file: write model A_PE_dummy_10_x0
INFO-FLOW: To file: write model A_PE_dummy_11_x0
INFO-FLOW: To file: write model A_PE_dummy_12_x0
INFO-FLOW: To file: write model B_PE_dummy_0_x0
INFO-FLOW: To file: write model B_PE_dummy_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_7_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_8_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_9_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_10_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_11_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_12_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_13_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_14_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_15_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_16_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_17_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_18_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_19_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_20_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_21_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_22_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_23_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_x0
INFO-FLOW: To file: write model C_drain_IO_L3_out_x0
INFO-FLOW: To file: write model kernel3_x0
INFO-FLOW: To file: write model nondf_kernel_2mm
INFO-FLOW: To file: write model kernel3_x1_entry31
INFO-FLOW: To file: write model kernel3_x1_entry42
INFO-FLOW: To file: write model A_IO_L3_in_x1
INFO-FLOW: To file: write model A_IO_L2_in_0_x1
INFO-FLOW: To file: write model A_IO_L2_in_1_x1
INFO-FLOW: To file: write model A_IO_L2_in_2_x1
INFO-FLOW: To file: write model A_IO_L2_in_3_x1
INFO-FLOW: To file: write model A_IO_L2_in_4_x1
INFO-FLOW: To file: write model A_IO_L2_in_5_x1
INFO-FLOW: To file: write model A_IO_L2_in_6_x1
INFO-FLOW: To file: write model A_IO_L2_in_7_x1
INFO-FLOW: To file: write model A_IO_L2_in_8_x1
INFO-FLOW: To file: write model A_IO_L2_in_9_x1
INFO-FLOW: To file: write model A_IO_L2_in_10_x1
INFO-FLOW: To file: write model A_IO_L2_in_11_x1
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model B_IO_L3_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model PE_wrapper_0_0_x1
INFO-FLOW: To file: write model PE_wrapper_0_1_x1
INFO-FLOW: To file: write model PE_wrapper_1_0_x1
INFO-FLOW: To file: write model PE_wrapper_1_1_x1
INFO-FLOW: To file: write model PE_wrapper_2_0_x1
INFO-FLOW: To file: write model PE_wrapper_2_1_x1
INFO-FLOW: To file: write model PE_wrapper_3_0_x1
INFO-FLOW: To file: write model PE_wrapper_3_1_x1
INFO-FLOW: To file: write model PE_wrapper_4_0_x1
INFO-FLOW: To file: write model PE_wrapper_4_1_x1
INFO-FLOW: To file: write model PE_wrapper_5_0_x1
INFO-FLOW: To file: write model PE_wrapper_5_1_x1
INFO-FLOW: To file: write model PE_wrapper_6_0_x1
INFO-FLOW: To file: write model PE_wrapper_6_1_x1
INFO-FLOW: To file: write model PE_wrapper_7_0_x1
INFO-FLOW: To file: write model PE_wrapper_7_1_x1
INFO-FLOW: To file: write model PE_wrapper_8_0_x1
INFO-FLOW: To file: write model PE_wrapper_8_1_x1
INFO-FLOW: To file: write model PE_wrapper_9_0_x1
INFO-FLOW: To file: write model PE_wrapper_9_1_x1
INFO-FLOW: To file: write model PE_wrapper_10_0_x1
INFO-FLOW: To file: write model PE_wrapper_10_1_x1
INFO-FLOW: To file: write model PE_wrapper_11_0_x1
INFO-FLOW: To file: write model PE_wrapper_11_1_x1
INFO-FLOW: To file: write model PE_wrapper_12_0_x1
INFO-FLOW: To file: write model PE_wrapper_12_1_x1
INFO-FLOW: To file: write model A_PE_dummy_0_x1
INFO-FLOW: To file: write model A_PE_dummy_1_x1
INFO-FLOW: To file: write model A_PE_dummy_2_x1
INFO-FLOW: To file: write model A_PE_dummy_3_x1
INFO-FLOW: To file: write model A_PE_dummy_4_x1
INFO-FLOW: To file: write model A_PE_dummy_5_x1
INFO-FLOW: To file: write model A_PE_dummy_6_x1
INFO-FLOW: To file: write model A_PE_dummy_7_x1
INFO-FLOW: To file: write model A_PE_dummy_8_x1
INFO-FLOW: To file: write model A_PE_dummy_9_x1
INFO-FLOW: To file: write model A_PE_dummy_10_x1
INFO-FLOW: To file: write model A_PE_dummy_11_x1
INFO-FLOW: To file: write model A_PE_dummy_12_x1
INFO-FLOW: To file: write model B_PE_dummy_0_x1
INFO-FLOW: To file: write model B_PE_dummy_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_0_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_0_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_2_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_3_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_4_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_5_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_6_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_7_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_8_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_9_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_10_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_11_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_12_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_13_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_14_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_15_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_16_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_17_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_18_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_19_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_20_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_21_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_22_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_23_x1
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x1
INFO-FLOW: To file: write model C_drain_IO_L2_out_x1
INFO-FLOW: To file: write model C_drain_IO_L3_out_x1
INFO-FLOW: To file: write model kernel3_x1
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_pong_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_B_IO_L2_in_x0_local_B_pong_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_A_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_C_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_0_x0_local_C_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L3_out_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_9_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_10_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_11_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_12_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_12_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_11_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_10_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_9_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_8_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_11_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_10_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_9_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_8_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Command         ap_source done; 5.84 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_512s_512s_512_5_1_Multiplier_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_add_512ns_512ns_512_2_1_Adder_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_2_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_2mm_tmp_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_2mm_A_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d33_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_9_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_10_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_11_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_12_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_12_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_11_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_10_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_9_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_8_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_12_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_11_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_10_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_9_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_8_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Command         ap_source done; 6.6 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_temp_xin1_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.constraint.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=478 #gSsdmPorts=0
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0_entry38.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/nondf_kernel_2mm.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry31.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1_entry42.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_4_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_5_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_6_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_7_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_8_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_9_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_10_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_11_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/PE_wrapper_12_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/A_PE_dummy_12_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/B_PE_dummy_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/kernel3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/impl/misc/top_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/impl/misc/top_ap_fmul_2_max_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 60.46 seconds. CPU system time: 0.68 seconds. Elapsed time: 61.15 seconds; current allocated memory: 3.494 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoBridge/benchmarks/CNN/13x2_2mix_2mm/top/solution/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
Command       autosyn done; 235.59 sec.
Command     csynth_design done; 1866.65 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1861.11 seconds. CPU system time: 5.96 seconds. Elapsed time: 1866.65 seconds; current allocated memory: 3.512 GB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.24 sec.
