INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2_rom
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w1280_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w1280_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w66_d20_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w66_d20_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1_rom
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject_mul_mul_21ns_16s_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_21ns_16s_37_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_21ns_16s_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w16_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/read_stream_array_ap_fixed_16_6_5_3_0_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w33_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w33_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w33_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiheadattention_ap_fixed_ap_f...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_mux_42_16_1_1(ID=1,din...
Compiling module xil_defaultlib.dense_latency_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.read_stream_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_mul_21ns_16s_37_1_...
Compiling module xil_defaultlib.myproject_mul_mul_21ns_16s_37_1_...
Compiling module xil_defaultlib.matrixmul_transpose_ap_fixed_ap_...
Compiling module xil_defaultlib.matrixmul_transpose_ap_fixed_ap_...
Compiling module xil_defaultlib.matrixmul_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.matrixmul_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_out_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.fifo_w1280_d2_A
Compiling module xil_defaultlib.fifo_w16_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d4_A
Compiling module xil_defaultlib.fifo_w66_d20_A
Compiling module xil_defaultlib.fifo_w33_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w33_d2_A
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_dense_out_ap_fixed_33_...
Compiling module xil_defaultlib.start_for_dense_out_ap_fixed_33_...
Compiling module xil_defaultlib.multiheadattention_ap_fixed_16_6...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
