vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_0/sim/bd_0eaf_microblaze_I_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_1/sim/bd_0eaf_rst_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_2/sim/bd_0eaf_ilmb_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_3/sim/bd_0eaf_dlmb_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_4/sim/bd_0eaf_dlmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_5/sim/bd_0eaf_ilmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_7/sim/bd_0eaf_second_dlmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_8/sim/bd_0eaf_second_ilmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr3_0_0/bd_0/ip/ip_10/sim/bd_0eaf_iomodule_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ddr3_0_266M_0/sim/design_1_rst_ddr3_0_266M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uart16550_0_0/sim/design_1_axi_uart16550_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" \

# Do not sort compile order
nosort
