-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sle509@ocaepc57                                 
-- Generated date:              Tue Jan 23 11:05:28 CET 2018                        

Solution Settings: conv.v1
  Current state: schedule
  Project: Catapult_5
  
  Design Input Files Specified
    $PROJECT_HOME/3D_mono_camera/conv.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /conv/core                         55    1189       1195            0  0        ? 
    Design Total:                      55    1189       1195            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 50.000             20.00    0.000000 /conv/core               
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    image:rsc.data_out   IN   Unsigned        32                                     
    rows:rsc.z           IN   Unsigned        32                                     
    cols:rsc.z           IN   Unsigned        32                                     
    kernel:rsc.data_out  IN   Unsigned        32                                     
    sortie:rsc.data_out  IN   Unsigned        32                                     
    image:rsc.addr       OUT  Unsigned        16                                     
    image:rsc.re         OUT  Unsigned         1                                     
    image:rsc.triosy.lz  OUT  Unsigned         1                                     
    rows:rsc.triosy.lz   OUT  Unsigned         1                                     
    cols:rsc.triosy.lz   OUT  Unsigned         1                                     
    kernel:rsc.addr      OUT  Unsigned         9                                     
    kernel:rsc.re        OUT  Unsigned         1                                     
    kernel:rsc.triosy.lz OUT  Unsigned         1                                     
    sortie:rsc.data_in   OUT  Unsigned        32                                     
    sortie:rsc.addr      OUT  Unsigned        17                                     
    sortie:rsc.re        OUT  Unsigned         1                                     
    sortie:rsc.we        OUT  Unsigned         1                                     
    sortie:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /conv/image:rsc
      Memory Component: singleport                   Size:         60000 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable    Indices Phys Memory Address         
      ----------- ------- ---------------------------
      /conv/image    0:31 0000ea5f-00000000 (59999-0) 
      
    Resource Name: /conv/rows:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /conv/rows    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /conv/cols:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /conv/cols    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /conv/kernel:rsc
      Memory Component: singleport                   Size:         289 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable     Indices Phys Memory Address       
      ------------ ------- -------------------------
      /conv/kernel    0:31 00000120-00000000 (288-0) 
      
    Resource Name: /conv/sortie:rsc
      Memory Component: singleport                   Size:         68256 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable     Indices Phys Memory Address         
      ------------ ------- ---------------------------
      /conv/sortie    0:31 00010a9f-00000000 (68255-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process    Loop                 Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------- -------------------- ---------- ------- ------------- --------- ------ ---- --------
    /conv/core core:rlp               Infinite       0       1195 ?  59.75 us                       
    /conv/core  main                  Infinite       2       1195 ?  59.75 us                       
    /conv/core   for                         ?       2       1193 ?  59.65 us                       
    /conv/core    for:for                    ?       1       1191 ?  59.55 us                       
    /conv/core     for:for:for              17       2         1190  59.50 us                       
    /conv/core      for:for:for:for         17       4           68   3.40 us                       
    
  Loop Execution Profile
    Process    Loop                 Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------- -------------------- ------------ -------------------------- ----------------- --------
    /conv/core core:rlp                     0 ?                        0.00           1195 ?           
    /conv/core  main                        2 ?                        0.17           1195 ?           
    /conv/core   for                        2 ?                        0.17           1193 ?           
    /conv/core    for:for                   1 ?                        0.08           1191 ?           
    /conv/core     for:for:for               34                        2.85             1190           
    /conv/core      for:for:for:for        1156                       96.74             1156           
    
  End of Report
