# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWF_2020.srcs/sources_1/imports/new/4_input_mux.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Black_box_datapath.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/D_FF_EN_RESET.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Decoder.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Decoder_2to4.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Decoder_4to16.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/InstructionDecoderController.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/InstructionRegister.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/MUX_MR.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/PWB_full.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/PWF_complete.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/PortReg8x8.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Program_count.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/RAM_16x256.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/Shifter.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/SignExtender.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/ZeroFiller.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/full_add.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/function_unit.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/mux2to1.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/mux2to1_n-bit.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/mux_16x1_rev2.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/registerR16.vhd" \
"../../../../PWF_2020.srcs/sources_1/imports/new/top_module_RF.vhd" \
"../../../../PWF_2020.srcs/sim_1/imports/new/PWF_TB.vhd" \

# Do not sort compile order
nosort
