CAPI=2:
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause
filesets:
  rtl:
    file_type: verilogSource
    files:
    - Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
    - Hardware/adv_dbg_if/rtl/verilog/syncflop.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_defines.v:
        is_include_file: true
    - Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
    - Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
    - Hardware/adv_dbg_if/rtl/verilog/syncreg.v
    - Hardware/adv_dbg_if/rtl/verilog/adbg_wb_defines.v:
        is_include_file: true
    - Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
name: ::adv_debug_sys:0
targets:
  default:
    filesets:
    - rtl
  sim:
    filesets:
    - rtl
    toplevel: orpsoc_tb
  synth:
    filesets:
    - rtl
