{"sha": "68c081bb437d7383481bb75e1f79975f63dc7661", "node_id": "C_kwDOANBUbNoAKDY4YzA4MWJiNDM3ZDczODM0ODFiYjc1ZTFmNzk5NzVmNjNkYzc2NjE", "commit": {"author": {"name": "Geng Qi", "email": "gengqi@linux.alibaba.com", "date": "2021-09-27T11:37:45Z"}, "committer": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2021-09-28T23:31:49Z"}, "message": "RISC-V: Pattern name fix mul*3_highpart -> smul*3_highpart.\n\nNo known code changes, just fixes an inconsistency that was noticed.\n\n\tgcc/\n\t* config/riscv/riscv.md\t(mulv<mode>4): Call gen_smul<mode>3_highpart.\n\t(<u>mulditi3): Call <su>muldi3_highpart.\n\t(<u>muldi3_highpart): Rename to <su>muldi3_highpart.\n\t(<u>mulsidi3): Call <su>mulsi3_highpart.\n\t(<u>mulsi3_highpart): Rename to <su>mulsi3_highpart.", "tree": {"sha": "3a9c75cd198a8ef71071871d1268104101e810bb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3a9c75cd198a8ef71071871d1268104101e810bb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/68c081bb437d7383481bb75e1f79975f63dc7661", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/68c081bb437d7383481bb75e1f79975f63dc7661", "html_url": "https://github.com/Rust-GCC/gccrs/commit/68c081bb437d7383481bb75e1f79975f63dc7661", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/68c081bb437d7383481bb75e1f79975f63dc7661/comments", "author": {"login": "Geng-Qi-alibaba", "id": 74535016, "node_id": "MDQ6VXNlcjc0NTM1MDE2", "avatar_url": "https://avatars.githubusercontent.com/u/74535016?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Geng-Qi-alibaba", "html_url": "https://github.com/Geng-Qi-alibaba", "followers_url": "https://api.github.com/users/Geng-Qi-alibaba/followers", "following_url": "https://api.github.com/users/Geng-Qi-alibaba/following{/other_user}", "gists_url": "https://api.github.com/users/Geng-Qi-alibaba/gists{/gist_id}", "starred_url": "https://api.github.com/users/Geng-Qi-alibaba/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Geng-Qi-alibaba/subscriptions", "organizations_url": "https://api.github.com/users/Geng-Qi-alibaba/orgs", "repos_url": "https://api.github.com/users/Geng-Qi-alibaba/repos", "events_url": "https://api.github.com/users/Geng-Qi-alibaba/events{/privacy}", "received_events_url": "https://api.github.com/users/Geng-Qi-alibaba/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "daa762f01d8cf932484b7df122a5e872439bc92c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/daa762f01d8cf932484b7df122a5e872439bc92c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/daa762f01d8cf932484b7df122a5e872439bc92c"}], "stats": {"total": 10, "additions": 5, "deletions": 5}, "files": [{"sha": "98364f00f6d24ca68b1bf73a89a8e73648ca609a", "filename": "gcc/config/riscv/riscv.md", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/68c081bb437d7383481bb75e1f79975f63dc7661/gcc%2Fconfig%2Friscv%2Friscv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/68c081bb437d7383481bb75e1f79975f63dc7661/gcc%2Fconfig%2Friscv%2Friscv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.md?ref=68c081bb437d7383481bb75e1f79975f63dc7661", "patch": "@@ -802,7 +802,7 @@\n       rtx hp = gen_reg_rtx (<MODE>mode);\n       rtx lp = gen_reg_rtx (<MODE>mode);\n \n-      emit_insn (gen_mul<mode>3_highpart (hp, operands[1], operands[2]));\n+      emit_insn (gen_smul<mode>3_highpart (hp, operands[1], operands[2]));\n       emit_insn (gen_mul<mode>3 (operands[0], operands[1], operands[2]));\n       emit_insn (gen_ashr<mode>3 (lp, operands[0],\n \t\t\t\t  GEN_INT (BITS_PER_WORD - 1)));\n@@ -899,14 +899,14 @@\n   emit_insn (gen_muldi3 (low, operands[1], operands[2]));\n \n   rtx high = gen_reg_rtx (DImode);\n-  emit_insn (gen_<u>muldi3_highpart (high, operands[1], operands[2]));\n+  emit_insn (gen_<su>muldi3_highpart (high, operands[1], operands[2]));\n \n   emit_move_insn (gen_lowpart (DImode, operands[0]), low);\n   emit_move_insn (gen_highpart (DImode, operands[0]), high);\n   DONE;\n })\n \n-(define_insn \"<u>muldi3_highpart\"\n+(define_insn \"<su>muldi3_highpart\"\n   [(set (match_operand:DI                0 \"register_operand\" \"=r\")\n \t(truncate:DI\n \t  (lshiftrt:TI\n@@ -961,13 +961,13 @@\n {\n   rtx temp = gen_reg_rtx (SImode);\n   emit_insn (gen_mulsi3 (temp, operands[1], operands[2]));\n-  emit_insn (gen_<u>mulsi3_highpart (riscv_subword (operands[0], true),\n+  emit_insn (gen_<su>mulsi3_highpart (riscv_subword (operands[0], true),\n \t\t\t\t     operands[1], operands[2]));\n   emit_insn (gen_movsi (riscv_subword (operands[0], false), temp));\n   DONE;\n })\n \n-(define_insn \"<u>mulsi3_highpart\"\n+(define_insn \"<su>mulsi3_highpart\"\n   [(set (match_operand:SI                0 \"register_operand\" \"=r\")\n \t(truncate:SI\n \t  (lshiftrt:DI"}]}