
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000212                       # Number of seconds simulated
sim_ticks                                   211736052                       # Number of ticks simulated
final_tick                                  211736052                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43277                       # Simulator instruction rate (inst/s)
host_op_rate                                    86021                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47147554                       # Simulator tick rate (ticks/s)
host_mem_usage                                8779520                       # Number of bytes of host memory used
host_seconds                                     4.49                       # Real time elapsed on the host
sim_insts                                      194351                       # Number of instructions simulated
sim_ops                                        386314                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         188800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         188864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          48320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         184192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          47808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         183296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             937408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        48320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        47808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            2950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            2878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            2864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14647                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         226999604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         891676208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         226999604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         891978471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         228208657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         869913264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         225790552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         865681580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4427247940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    226999604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    226999604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    228208657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    225790552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        907998417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        226999604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        891676208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        226999604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        891978471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        228208657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        869913264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        225790552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        865681580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4427247940                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  19711                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            19711                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2213                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               18227                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1122                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               294                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          18227                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits              6082                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           12145                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1717                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      10875                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      28870                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          233                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           97                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      16390                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          160                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                          635845                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             38072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         94954                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      19711                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              7204                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       529518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          464                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    16293                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  933                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            570690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.327030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.479439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  540197     94.66%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1441      0.25%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2664      0.47%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1417      0.25%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    2869      0.50%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1157      0.20%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    4043      0.71%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1122      0.20%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15780      2.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              570690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.031000                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.149335                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   30504                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               513197                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    18305                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 6385                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2299                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                174387                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2299                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   33317                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 234524                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3434                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    21705                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               275411                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                166116                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   63                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   283                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                274711                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             163640                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               438606                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          247386                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            24261                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                90092                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   73548                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                80                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            76                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    35402                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               13787                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              31435                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              541                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             487                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    149849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                388                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   133646                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          52789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        71625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       570690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.234183                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.960977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             516848     90.57%     90.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              29934      5.25%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               4815      0.84%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               4163      0.73%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               4719      0.83%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3497      0.61%     98.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3115      0.55%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               2250      0.39%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1349      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         570690                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1394     81.33%     81.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     81.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     81.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   14      0.82%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     82.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    77      4.49%     86.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   78      4.55%     91.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.35%     91.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             145      8.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             1007      0.75%      0.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                90214     67.50%     68.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  68      0.05%     68.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   96      0.07%     68.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1021      0.76%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               11583      8.67%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7634      5.71%     83.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            172      0.13%     83.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         21851     16.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                133646                       # Type of FU issued
system.cpu0.iq.rate                          0.210186                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1714                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012825                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            793861                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           179382                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       103523                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              46561                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             23687                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        23071                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                111026                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  23327                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             878                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6699                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         4711                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2299                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   7801                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               224685                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             150237                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               86                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                13787                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               31435                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               173                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               224658                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            46                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           464                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2502                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2966                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               128595                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                10830                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5051                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                       39697                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   11927                       # Number of branches executed
system.cpu0.iew.exec_stores                     28867                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.202243                       # Inst execution rate
system.cpu0.iew.wb_sent                        127503                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       126594                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    74432                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   111543                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.199096                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.667294                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          52795                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2268                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       562206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.173331                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.809755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       516172     91.81%     91.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        28991      5.16%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4796      0.85%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         5802      1.03%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1530      0.27%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          757      0.13%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          635      0.11%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          440      0.08%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         3083      0.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       562206                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               49033                       # Number of instructions committed
system.cpu0.commit.committedOps                 97448                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         33812                       # Number of memory references committed
system.cpu0.commit.loads                         7088                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                      9605                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     22873                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    96264                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 461                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          240      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           62257     63.89%     64.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             58      0.06%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              77      0.08%     64.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1004      1.03%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           6935      7.12%     72.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          5123      5.26%     77.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          153      0.16%     77.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        21601     22.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            97448                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 3083                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      709366                       # The number of ROB reads
system.cpu0.rob.rob_writes                     309146                       # The number of ROB writes
system.cpu0.timesIdled                            426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      49033                       # Number of Instructions Simulated
system.cpu0.committedOps                        97448                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             12.967695                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       12.967695                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.077115                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.077115                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  183499                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  84718                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    23997                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1143                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    57028                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   35473                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  66417                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             2450                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          430.116663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              33342                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2962                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.256583                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   430.116663                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.840072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.840072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           294458                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          294458                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data         9452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           9452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        23890                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         23890                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        33342                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           33342                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        33342                       # number of overall hits
system.cpu0.dcache.overall_hits::total          33342                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          292                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2803                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2803                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3095                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     21169809                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     21169809                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    161361144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    161361144                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    182530953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    182530953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    182530953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    182530953                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         9744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         9744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        26693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        26693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        36437                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        36437                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        36437                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        36437                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.029967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029967                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.105009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.105009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.084941                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.084941                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.084941                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.084941                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 72499.345890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72499.345890                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57567.300749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57567.300749                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 58976.075283                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58976.075283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 58976.075283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58976.075283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         2335                       # number of writebacks
system.cpu0.dcache.writebacks::total             2335                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2802                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2802                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         2963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         2963                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         2963                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12495492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12495492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    159419754                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    159419754                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    171915246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    171915246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    171915246                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    171915246                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.104971                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.104971                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.081318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.081318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.081318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.081318                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 77611.751553                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77611.751553                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56894.987152                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56894.987152                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58020.670267                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58020.670267                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58020.670267                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58020.670267                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              298                       # number of replacements
system.cpu0.icache.tags.tagsinuse          473.715210                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              15288                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              810                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.874074                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   473.715210                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.925225                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.925225                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           131154                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          131154                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        15288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          15288                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        15288                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           15288                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        15288                       # number of overall hits
system.cpu0.icache.overall_hits::total          15288                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1005                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1005                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1005                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1005                       # number of overall misses
system.cpu0.icache.overall_misses::total         1005                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60798138                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60798138                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60798138                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60798138                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60798138                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60798138                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        16293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        16293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        16293                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        16293                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        16293                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        16293                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.061683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061683                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.061683                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061683                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.061683                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061683                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60495.659701                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60495.659701                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60495.659701                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60495.659701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60495.659701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60495.659701                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.105263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          298                       # number of writebacks
system.cpu0.icache.writebacks::total              298                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          195                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          195                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          810                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          810                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          810                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     50021594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     50021594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     50021594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     50021594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     50021594                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     50021594                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.049715                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.049715                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.049715                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.049715                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 61755.054321                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61755.054321                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 61755.054321                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61755.054321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 61755.054321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61755.054321                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements             184                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        1940.255441                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              2806                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            3710                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.756334                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     4.955387                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   644.624110                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  1290.675944                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.001210                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.157379                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.315106                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.473695                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3526                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1451                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1914                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.860840                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           29778                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          29778                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         2335                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         2335                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          295                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          295                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            4                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           58                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           58                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data            8                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            8                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           58                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           12                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             70                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           58                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           12                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            70                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         2798                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         2798                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          752                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          752                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          752                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         2951                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         3703                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          752                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         2951                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         3703                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    156607569                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    156607569                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     49028256                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     49028256                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     49028256                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    168911253                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    217939509                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     49028256                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    168911253                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    217939509                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         2335                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         2335                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         2802                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         2802                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          810                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          810                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          161                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          161                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          810                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         2963                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         3773                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          810                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         2963                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         3773                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.998572                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998572                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.928395                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.928395                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.950311                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.950311                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.928395                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.995950                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.981447                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.928395                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.995950                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.981447                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 55971.254110                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55971.254110                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65197.148936                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65197.148936                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65197.148936                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 57238.648933                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 58854.849851                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65197.148936                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 57238.648933                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 58854.849851                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.l2cache.writebacks::total              10                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         2798                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         2798                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          752                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          752                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          752                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         2951                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         3703                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          752                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         2951                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         3703                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    148692568                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    148692568                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     46897197                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     46897197                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     46897197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    160564166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    207461363                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     46897197                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    160564166                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    207461363                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.998572                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998572                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.928395                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.928395                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.950311                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950311                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.928395                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.995950                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.981447                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.928395                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.995950                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.981447                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 53142.447462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 53142.447462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62363.293883                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62363.293883                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62363.293883                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 54410.086750                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 56025.212800                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62363.293883                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 54410.086750                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 56025.212800                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         6521                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         2748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          127                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp          971                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         2345                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          298                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          289                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         2802                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         2801                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          810                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          161                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1918                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         8375                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            10293                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       339008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            409920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                        184                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                  640                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         3957                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.033106                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.178936                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              3826     96.69%     96.69% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               131      3.31%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          3957                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       3925071                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       809190                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      2959038                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  19951                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            19951                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2284                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               18369                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1131                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               305                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          18369                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits              5963                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           12406                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1789                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      11056                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      28723                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          285                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           95                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      16496                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                          635845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             38986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         96063                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      19951                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              7094                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       528637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4760                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          533                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    16388                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  956                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            570868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.330222                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.487344                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  540138     94.62%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1425      0.25%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    2690      0.47%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1417      0.25%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2874      0.50%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1145      0.20%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    4028      0.71%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1140      0.20%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   16011      2.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              570868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.031377                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.151079                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   31625                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               511953                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    18527                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 6383                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2380                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                176197                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2380                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   34454                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 231355                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3083                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    21896                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               277700                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                167689                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   70                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   303                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   242                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                276944                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             165332                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               442264                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          249837                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            24206                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                89939                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   75393                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                68                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    35117                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13942                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              31453                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              439                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             477                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    150839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                356                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   134269                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          53985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        73532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       570868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.235201                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.964999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             517005     90.56%     90.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              29844      5.23%     95.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4852      0.85%     96.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               4103      0.72%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               4779      0.84%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3449      0.60%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               3184      0.56%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2269      0.40%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1383      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         570868                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1443     81.16%     81.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     81.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     81.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.79%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     81.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    86      4.84%     86.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   69      3.88%     90.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.39%     91.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             159      8.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1013      0.75%      0.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                90733     67.58%     68.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  69      0.05%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.07%     68.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1023      0.76%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               11770      8.77%     77.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               7594      5.66%     83.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            180      0.13%     83.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         21798     16.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                134269                       # Type of FU issued
system.cpu1.iq.rate                          0.211166                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1778                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013242                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            795431                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           181507                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       103892                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              46487                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             23715                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        23012                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                111735                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  23299                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             892                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6854                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         4865                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2380                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8327                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               221013                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             151195                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               74                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13942                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               31453                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               155                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               220980                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           460                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2640                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3100                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               129032                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                11003                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5237                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       39724                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   12022                       # Number of branches executed
system.cpu1.iew.exec_stores                     28721                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.202930                       # Inst execution rate
system.cpu1.iew.wb_sent                        127847                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       126904                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    74751                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   112069                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.199583                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.667009                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          53991                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2349                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       562138                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172929                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       516295     91.84%     91.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        28844      5.13%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         4853      0.86%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         5696      1.01%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1513      0.27%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          743      0.13%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          651      0.12%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          445      0.08%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3098      0.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       562138                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               48914                       # Number of instructions committed
system.cpu1.commit.committedOps                 97210                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         33676                       # Number of memory references committed
system.cpu1.commit.loads                         7088                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                      9588                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     22737                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    96026                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 461                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          240      0.25%      0.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           62155     63.94%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.06%     64.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              77      0.08%     64.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1004      1.03%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6935      7.13%     72.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          5123      5.27%     77.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          153      0.16%     77.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        21465     22.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            97210                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3098                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      710241                       # The number of ROB reads
system.cpu1.rob.rob_writes                     311322                       # The number of ROB writes
system.cpu1.timesIdled                            438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          64977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                      48914                       # Number of Instructions Simulated
system.cpu1.committedOps                        97210                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             12.999244                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       12.999244                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.076928                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.076928                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  183778                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  85047                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    23938                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    1146                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    57214                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   35576                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  66647                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             2454                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.548555                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              33278                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2966                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.219825                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   431.548555                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.842868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.842868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           293878                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          293878                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data         9506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           9506                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        23772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         23772                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        33278                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           33278                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        33278                       # number of overall hits
system.cpu1.dcache.overall_hits::total          33278                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          301                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2785                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2785                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         3086                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3086                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         3086                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3086                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     22135842                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     22135842                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    161205965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    161205965                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    183341807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    183341807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    183341807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    183341807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         9807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         9807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        26557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        26557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        36364                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        36364                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        36364                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        36364                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030692                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.104869                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.104869                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.084864                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084864                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.084864                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084864                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 73541.003322                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73541.003322                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 57883.649910                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57883.649910                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 59410.825340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59410.825340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59410.825340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59410.825340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1309                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.722222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         2320                       # number of writebacks
system.cpu1.dcache.writebacks::total             2320                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2782                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2967                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2967                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13499487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13499487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    159134705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    159134705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    172634192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    172634192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    172634192                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    172634192                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.018864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.104756                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104756                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.081592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.081592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.081592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.081592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 72970.200000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72970.200000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 57201.547448                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57201.547448                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 58184.763060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58184.763060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 58184.763060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58184.763060                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              301                       # number of replacements
system.cpu1.icache.tags.tagsinuse          473.740300                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              15381                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              813                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.918819                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   473.740300                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.925274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.925274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           131917                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          131917                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        15381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          15381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        15381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           15381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        15381                       # number of overall hits
system.cpu1.icache.overall_hits::total          15381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1007                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1007                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1007                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1007                       # number of overall misses
system.cpu1.icache.overall_misses::total         1007                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     59731206                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59731206                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     59731206                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59731206                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     59731206                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59731206                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        16388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        16388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        16388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        16388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        16388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        16388                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.061447                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.061447                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.061447                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.061447                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.061447                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.061447                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59315.994042                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59315.994042                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59315.994042                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59315.994042                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59315.994042                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59315.994042                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          795                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.687500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          301                       # number of writebacks
system.cpu1.icache.writebacks::total              301                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          194                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          194                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          813                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          813                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     49586695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49586695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     49586695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49586695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     49586695                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49586695                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.049609                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.049609                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.049609                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.049609                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.049609                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.049609                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 60992.244772                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60992.244772                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 60992.244772                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60992.244772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 60992.244772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60992.244772                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements             198                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        1946.832686                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              2822                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            3704                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.761879                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     0.260761                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   644.390155                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  1302.181771                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.157322                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.317915                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.475301                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3506                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1442                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1901                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.855957                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           29816                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          29816                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         2320                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2320                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          298                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          298                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           60                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           60                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           60                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           15                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             75                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           60                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           15                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            75                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         2778                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         2778                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          753                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          753                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          174                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          174                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          753                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         2952                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         3705                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          753                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         2952                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         3705                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    156341835                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    156341835                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     48581703                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     48581703                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     13270050                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     13270050                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     48581703                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    169611885                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    218193588                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     48581703                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    169611885                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    218193588                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         2320                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2320                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         2782                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         2782                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          813                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          185                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          813                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         2967                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         3780                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          813                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         2967                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         3780                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.998562                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998562                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.926199                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.926199                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.940541                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.940541                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.926199                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.994944                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.980159                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.926199                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.994944                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.980159                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 56278.558315                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 56278.558315                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64517.533865                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64517.533865                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 76264.655172                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 76264.655172                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64517.533865                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 57456.600610                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 58891.656680                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64517.533865                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 57456.600610                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 58891.656680                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks            6                       # number of writebacks
system.cpu1.l2cache.writebacks::total               6                       # number of writebacks
system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         2778                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         2778                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          752                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          752                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          174                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          752                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         2952                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         3704                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          752                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         2952                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         3704                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    148481822                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    148481822                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     46403815                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     46403815                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     12777115                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     12777115                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     46403815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    161258937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    207662752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     46403815                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    161258937                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    207662752                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.998562                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998562                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.924969                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.924969                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.940541                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.940541                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.924969                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.994944                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.979894                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.924969                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.994944                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.979894                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 53449.179986                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 53449.179986                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 61707.200798                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61707.200798                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 73431.695402                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73431.695402                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 61707.200798                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 54627.011179                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 56064.457883                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 61707.200798                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 54627.011179                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 56064.457883                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         6535                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         2755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          130                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          998                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         2326                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          326                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         2782                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         2781                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          813                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1927                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         8387                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            10314                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        71296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       338304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            409600                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                        198                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  384                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         3978                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.034439                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.182378                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              3841     96.56%     96.56% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               137      3.44%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          3978                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       3921741                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       812851                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      2963034                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  19250                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            19250                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2165                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               17695                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   1067                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               285                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          17695                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits              5881                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           11814                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1691                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      10836                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      28227                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          283                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                           85                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      16013                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                          635845                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             38116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         92529                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      19250                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              6948                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       528541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4576                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          770                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          500                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    15872                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  910                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            570347                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.318471                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.460936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  540688     94.80%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1363      0.24%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    2613      0.46%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    1392      0.24%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    2784      0.49%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    1114      0.20%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    3953      0.69%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1070      0.19%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   15370      2.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              570347                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.030275                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.145521                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   31488                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               512457                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    17942                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 6172                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2288                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                169905                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2288                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   34181                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 231050                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2943                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    21252                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               278633                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                162039                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   60                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   284                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                277950                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             159692                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               428330                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          241215                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            23758                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps                88913                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   70779                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                75                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            69                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    34202                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               13500                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              30666                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              410                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             449                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    146404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                355                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   131252                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              609                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          50777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        68233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       570347                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.230127                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.953681                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             517606     90.75%     90.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              29271      5.13%     95.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4674      0.82%     96.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               4046      0.71%     97.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               4668      0.82%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               3488      0.61%     98.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               3094      0.54%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2181      0.38%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1319      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         570347                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1323     81.37%     81.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     81.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     81.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.86%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     82.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    80      4.92%     87.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   66      4.06%     91.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.43%     91.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             136      8.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             1012      0.77%      0.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                88476     67.41%     68.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  73      0.06%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.07%     68.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1019      0.78%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               11552      8.80%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               7535      5.74%     83.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead            187      0.14%     83.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         21302     16.23%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                131252                       # Type of FU issued
system.cpu2.iq.rate                          0.206421                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       1626                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012388                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            789622                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           174361                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       101709                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              45464                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             23214                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        22517                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                109084                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  22782                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             906                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         6448                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         4566                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2288                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   7401                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               221728                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             146759                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                13500                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               30666                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               162                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               221700                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           426                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2538                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2964                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               126291                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                10790                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             4961                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                       39015                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   11772                       # Number of branches executed
system.cpu2.iew.exec_stores                     28225                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.198619                       # Inst execution rate
system.cpu2.iew.wb_sent                        125170                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       124226                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    73143                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   109589                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.195372                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.667430                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          50793                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2260                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       562142                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.170743                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.805908                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       517050     91.98%     91.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        28273      5.03%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         4724      0.84%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         5681      1.01%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1521      0.27%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          763      0.14%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          639      0.11%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          443      0.08%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3048      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       562142                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               48279                       # Number of instructions committed
system.cpu2.commit.committedOps                 95982                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         33152                       # Number of memory references committed
system.cpu2.commit.loads                         7052                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                      9485                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     22272                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    94807                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 459                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass          240      0.25%      0.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           61460     64.03%     64.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             57      0.06%     64.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              77      0.08%     64.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           996      1.04%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6899      7.19%     72.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          5091      5.30%     77.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          153      0.16%     78.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        21009     21.89%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            95982                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3048                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      705869                       # The number of ROB reads
system.cpu2.rob.rob_writes                     301947                       # The number of ROB writes
system.cpu2.timesIdled                            431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          65498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                      48279                       # Number of Instructions Simulated
system.cpu2.committedOps                        95982                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             13.170219                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       13.170219                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.075929                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.075929                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  180253                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  83135                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    23437                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    1137                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    56298                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   34860                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  65319                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             2382                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          429.271564                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              32652                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2894                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.282654                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   429.271564                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.838421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.838421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           288334                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          288334                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data         9312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           9312                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        23340                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         23340                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        32652                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           32652                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        32652                       # number of overall hits
system.cpu2.dcache.overall_hits::total          32652                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          299                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2729                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2729                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         3028                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3028                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         3028                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3028                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     22163481                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     22163481                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    161848323                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    161848323                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    184011804                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    184011804                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    184011804                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    184011804                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         9611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         9611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        26069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        26069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        35680                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        35680                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        35680                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        35680                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.031110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.104684                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.104684                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.084865                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084865                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.084865                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084865                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 74125.354515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74125.354515                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59306.824111                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59306.824111                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 60770.080581                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60770.080581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 60770.080581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60770.080581                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2263                       # number of writebacks
system.cpu2.dcache.writebacks::total             2263                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          133                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2726                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2726                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2895                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2895                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     12372948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     12372948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    159883623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    159883623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    172256571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    172256571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    172256571                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    172256571                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.104569                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.104569                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.081138                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.081138                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.081138                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.081138                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 73212.710059                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73212.710059                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 58651.365737                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58651.365737                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 59501.406218                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59501.406218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 59501.406218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59501.406218                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              300                       # number of replacements
system.cpu2.icache.tags.tagsinuse          473.261115                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              14866                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              812                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            18.307882                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   473.261115                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.924338                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.924338                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           127780                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          127780                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst        14866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          14866                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        14866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           14866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        14866                       # number of overall hits
system.cpu2.icache.overall_hits::total          14866                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1005                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1005                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1005                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1005                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1005                       # number of overall misses
system.cpu2.icache.overall_misses::total         1005                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     61107497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     61107497                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     61107497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     61107497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     61107497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     61107497                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        15871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        15871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        15871                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        15871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        15871                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        15871                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.063323                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.063323                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.063323                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.063323                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.063323                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.063323                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 60803.479602                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60803.479602                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 60803.479602                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60803.479602                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 60803.479602                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60803.479602                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1304                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          300                       # number of writebacks
system.cpu2.icache.writebacks::total              300                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          193                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          193                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          812                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          812                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          812                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          812                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          812                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     50116166                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     50116166                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     50116166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     50116166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     50116166                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     50116166                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.051162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.051162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.051162                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.051162                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.051162                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.051162                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 61719.416256                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61719.416256                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 61719.416256                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61719.416256                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 61719.416256                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61719.416256                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements             219                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        1896.148643                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              2737                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            3643                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.751304                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     5.540597                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   640.948774                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  1249.659272                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.001353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.156482                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.305093                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.462927                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         3424                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1427                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1831                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           29167                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          29167                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         2263                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         2263                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          296                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          296                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            4                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           56                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           56                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           12                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           12                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           56                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           16                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             72                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           56                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           16                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            72                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         2722                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         2722                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          756                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          756                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          157                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          157                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          756                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         2879                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         3635                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          756                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         2879                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         3635                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    157147362                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    157147362                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     49125492                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     49125492                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     12158496                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     12158496                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     49125492                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    169305858                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    218431350                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     49125492                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    169305858                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    218431350                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         2263                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         2263                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         2726                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         2726                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          812                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          812                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          169                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          812                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         2895                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         3707                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          812                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         2895                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         3707                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.998533                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998533                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.931034                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.931034                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.928994                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.928994                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.931034                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.994473                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.980577                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.931034                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.994473                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.980577                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 57732.315209                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 57732.315209                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64980.809524                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64980.809524                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 77442.649682                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 77442.649682                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64980.809524                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 58807.175408                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 60091.155433                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64980.809524                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 58807.175408                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 60091.155433                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks           18                       # number of writebacks
system.cpu2.l2cache.writebacks::total              18                       # number of writebacks
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         2722                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         2722                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          756                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          756                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          157                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          157                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          756                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         2879                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         3635                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          756                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         2879                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         3635                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    149446814                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    149446814                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     46986874                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     46986874                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     11713438                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     11713438                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     46986874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    161160252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    208147126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     46986874                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    161160252                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    208147126                       # number of overall MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.998533                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998533                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.931034                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.928994                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.928994                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.931034                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.994473                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.980577                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.931034                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.994473                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.980577                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 54903.311536                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 54903.311536                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62151.949735                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62151.949735                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74607.885350                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74607.885350                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62151.949735                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 55977.857589                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 57261.932875                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62151.949735                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 55977.857589                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 57261.932875                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         6389                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         2682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          143                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp          981                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         2281                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          300                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          320                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         2726                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         2725                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          812                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          169                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1924                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         8171                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            10095                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        71168                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       330048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            401216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                        219                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                 1152                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         3926                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.038462                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.192332                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              3775     96.15%     96.15% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               151      3.85%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          3926                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       3834495                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       811520                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      2891106                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  19278                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            19278                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2204                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               17784                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   1101                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               307                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          17784                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits              5883                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           11901                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1711                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      10994                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      28018                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          282                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           97                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      16100                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                          635845                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             37135                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         93399                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      19278                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              6984                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       526383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4580                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          514                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    16003                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  935                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            566753                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.322996                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.471161                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  536839     94.72%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1448      0.26%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    2598      0.46%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1409      0.25%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    2792      0.49%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1140      0.20%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    3888      0.69%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1120      0.20%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   15519      2.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              566753                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.030319                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.146890                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   30114                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               510116                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    18046                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 6187                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2290                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                170809                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2290                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   32824                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 235103                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2494                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    21349                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               272693                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                162812                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   66                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   311                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                272057                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             160792                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               430074                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          243069                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            23496                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps                88715                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   72077                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                73                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            66                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    34232                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               13625                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              30655                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              402                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             424                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    147006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                360                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   131420                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              632                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          51692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        69743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           322                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       566753                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.231882                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.957458                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             514103     90.71%     90.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              29033      5.12%     95.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4729      0.83%     96.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               4114      0.73%     97.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               4748      0.84%     98.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               3420      0.60%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               3049      0.54%     99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2255      0.40%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1302      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         566753                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1342     81.73%     81.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   14      0.85%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     82.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    77      4.69%     87.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   69      4.20%     91.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                7      0.43%     91.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             133      8.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              984      0.75%      0.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                88744     67.53%     68.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  69      0.05%     68.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   97      0.07%     68.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1013      0.77%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               11671      8.88%     78.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               7552      5.75%     83.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead            176      0.13%     83.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         21114     16.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                131420                       # Type of FU issued
system.cpu3.iq.rate                          0.206686                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1642                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012494                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            786809                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           176146                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       102059                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              45058                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             22952                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        22328                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                109504                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  22574                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads             890                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6573                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         4731                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2290                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   7678                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               225006                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             147366                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                13625                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               30655                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               161                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               224973                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           469                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2504                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2973                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               126458                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                10940                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             4962                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       38955                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   11797                       # Number of branches executed
system.cpu3.iew.exec_stores                     28015                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.198882                       # Inst execution rate
system.cpu3.iew.wb_sent                        125322                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       124387                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    73421                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   110276                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.195625                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.665793                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          51708                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2261                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       558413                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171332                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.806683                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       513495     91.96%     91.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        28091      5.03%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         4758      0.85%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         5659      1.01%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1541      0.28%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          755      0.14%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          653      0.12%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          455      0.08%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3006      0.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       558413                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               48125                       # Number of instructions committed
system.cpu3.commit.committedOps                 95674                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         32976                       # Number of memory references committed
system.cpu3.commit.loads                         7052                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                      9463                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     22096                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    94499                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 459                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass          240      0.25%      0.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           61328     64.10%     64.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             57      0.06%     64.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              77      0.08%     64.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           996      1.04%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6899      7.21%     72.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          5091      5.32%     78.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          153      0.16%     78.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        20833     21.77%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            95674                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3006                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      702789                       # The number of ROB reads
system.cpu3.rob.rob_writes                     303301                       # The number of ROB writes
system.cpu3.timesIdled                            434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          69092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                      48125                       # Number of Instructions Simulated
system.cpu3.committedOps                        95674                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             13.212364                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       13.212364                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.075687                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.075687                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  180588                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  83507                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    23248                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    1134                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    56289                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   34865                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  65263                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             2366                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          428.185241                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              32645                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2878                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.342946                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   428.185241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.836299                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836299                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           288126                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          288126                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data         9459                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           9459                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        23186                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         23186                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        32645                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           32645                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        32645                       # number of overall hits
system.cpu3.dcache.overall_hits::total          32645                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          304                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          304                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2707                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2707                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         3011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3011                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         3011                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3011                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     20774871                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     20774871                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    160581591                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    160581591                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    181356462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    181356462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    181356462                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    181356462                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         9763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         9763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        25893                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        25893                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        35656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        35656                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        35656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        35656                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031138                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031138                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.104546                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.104546                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.084446                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.084446                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.084446                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.084446                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 68338.391447                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68338.391447                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 59320.868489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59320.868489                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 60231.305878                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60231.305878                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 60231.305878                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60231.305878                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1278                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   106.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         2241                       # number of writebacks
system.cpu3.dcache.writebacks::total             2241                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          132                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          173                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2706                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2706                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         2879                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2879                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         2879                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2879                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     12482838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     12482838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    158698809                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    158698809                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    171181647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    171181647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    171181647                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    171181647                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.017720                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017720                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.104507                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.104507                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.080744                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.080744                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.080744                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.080744                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 72155.132948                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72155.132948                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 58647.009978                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 58647.009978                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 59458.717263                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59458.717263                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 59458.717263                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59458.717263                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              295                       # number of replacements
system.cpu3.icache.tags.tagsinuse          471.627692                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              15003                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              807                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.591078                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   471.627692                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.921148                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.921148                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           128831                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          128831                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst        15003                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          15003                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        15003                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           15003                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        15003                       # number of overall hits
system.cpu3.icache.overall_hits::total          15003                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1000                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1000                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1000                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1000                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1000                       # number of overall misses
system.cpu3.icache.overall_misses::total         1000                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     61446158                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     61446158                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     61446158                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     61446158                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     61446158                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     61446158                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        16003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        16003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        16003                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        16003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        16003                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        16003                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.062488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.062488                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.062488                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.062488                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.062488                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.062488                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61446.158000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61446.158000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61446.158000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61446.158000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61446.158000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61446.158000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          295                       # number of writebacks
system.cpu3.icache.writebacks::total              295                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          193                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          193                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          807                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          807                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          807                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     50951330                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     50951330                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     50951330                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     50951330                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     50951330                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     50951330                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.050428                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.050428                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.050428                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.050428                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.050428                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.050428                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63136.716233                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63136.716233                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63136.716233                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63136.716233                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63136.716233                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63136.716233                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements             173                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        1890.808933                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              2725                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            3615                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.753804                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     1.156299                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   640.427041                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  1249.225592                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000282                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.156354                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.304987                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.461623                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3442                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1426                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1854                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.840332                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           28979                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          28979                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         2241                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         2241                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          291                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          291                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            4                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           59                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           59                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           59                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           14                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             73                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           59                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           14                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            73                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         2702                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2702                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          748                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          748                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          163                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          163                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          748                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         2865                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         3613                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          748                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         2865                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         3613                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    155982195                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    155982195                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     49958325                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     49958325                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     12269718                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     12269718                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     49958325                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    168251913                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    218210238                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     49958325                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    168251913                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    218210238                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         2241                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         2241                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         2706                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         2706                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          807                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          807                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          173                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          173                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          807                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         2879                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         3686                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          807                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         2879                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         3686                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.998522                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998522                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.926890                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.926890                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.942197                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.942197                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.926890                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.995137                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.980195                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.926890                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.995137                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.980195                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 57728.421540                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 57728.421540                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66789.204545                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66789.204545                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 75274.343558                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 75274.343558                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66789.204545                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 58726.671204                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 60395.858843                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66789.204545                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 58726.671204                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 60395.858843                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks            4                       # number of writebacks
system.cpu3.l2cache.writebacks::total               4                       # number of writebacks
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         2702                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2702                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          748                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          748                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          163                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          163                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          748                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         2865                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         3613                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          748                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         2865                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         3613                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    148337511                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    148337511                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     47842311                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     47842311                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     11809685                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     11809685                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     47842311                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    160147196                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    207989507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     47842311                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    160147196                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    207989507                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.998522                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998522                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.926890                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.926890                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.942197                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.942197                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.926890                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.995137                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.980195                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.926890                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.995137                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.980195                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 54899.152850                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 54899.152850                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63960.308824                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63960.308824                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 72452.055215                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72452.055215                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63960.308824                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 55897.799651                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 57566.982286                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63960.308824                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 55897.799651                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 57566.982286                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         6347                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         2661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          118                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          118                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp          980                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         2245                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          295                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          294                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         2706                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         2705                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          807                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          173                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1909                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         8123                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            10032                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       327616                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            398144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                        173                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                  256                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         3859                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.032133                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.176375                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              3735     96.79%     96.79% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               124      3.21%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          3859                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       3802527                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       806193                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      2875122                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  7804.272725                       # Cycle average of tags in use
system.l3.tags.total_refs                         260                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     14647                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.017751                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       673.296233                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      1300.282779                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       673.627603                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      1305.442014                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       674.763612                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      1259.414978                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       665.917592                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      1251.527914                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005137                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.009920                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005139                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.009960                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005148                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.009609                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005081                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.009548                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.059542                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         14647                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          651                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         5738                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         8258                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.111748                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    253223                       # Number of tag accesses
system.l3.tags.data_accesses                   253223                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks           38                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               38                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu0.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::total                        4                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   1                       # number of overall hits
system.l3.overall_hits::total                       4                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            2798                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            2778                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            2722                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            2702                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               11000                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          751                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          751                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          174                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          755                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          157                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          747                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          163                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3651                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                751                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               2951                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                751                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               2952                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                755                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               2879                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                747                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               2865                       # number of demand (read+write) misses
system.l3.demand_misses::total                  14651                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               751                       # number of overall misses
system.l3.overall_misses::cpu0.data              2951                       # number of overall misses
system.l3.overall_misses::cpu1.inst               751                       # number of overall misses
system.l3.overall_misses::cpu1.data              2952                       # number of overall misses
system.l3.overall_misses::cpu2.inst               755                       # number of overall misses
system.l3.overall_misses::cpu2.data              2879                       # number of overall misses
system.l3.overall_misses::cpu3.inst               747                       # number of overall misses
system.l3.overall_misses::cpu3.data              2865                       # number of overall misses
system.l3.overall_misses::total                 14651                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    137003211                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    136880700                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    138075169                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    137048386                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     549007466                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     43671633                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     11179368                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     43176052                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     11981466                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     43758430                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     11011191                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     44636156                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     11071182                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    220485478                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     43671633                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    148182579                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     43176052                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    148862166                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     43758430                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    149086360                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     44636156                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    148119568                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        769492944                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     43671633                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    148182579                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     43176052                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    148862166                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     43758430                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    149086360                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     44636156                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    148119568                       # number of overall miss cycles
system.l3.overall_miss_latency::total       769492944                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks           38                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           38                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          2798                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          2778                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          2722                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          2702                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             11000                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          752                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          153                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          752                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          756                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          748                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3655                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              752                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             2951                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              752                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             2952                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              756                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             2879                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              748                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             2865                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                14655                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             752                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            2951                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             752                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            2952                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             756                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            2879                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             748                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            2865                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               14655                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.998670                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.998670                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.998677                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.998663                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.998906                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.998670                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.998670                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.998677                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.998663                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999727                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.998670                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.998670                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.998677                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.998663                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999727                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 48964.692995                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 49273.110151                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 50725.631521                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 50721.090303                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 49909.769636                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58151.308921                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 73067.764706                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57491.414115                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data        68859                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57958.185430                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 70134.974522                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59753.890228                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 67921.361963                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60390.434949                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58151.308921                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 50214.360895                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 50427.563008                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57958.185430                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 51784.077805                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59753.890228                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 51699.674695                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52521.530544                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58151.308921                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 50214.360895                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 50427.563008                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57958.185430                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 51784.077805                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59753.890228                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 51699.674695                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52521.530544                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         2798                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         2778                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         2722                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         2702                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          11000                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          751                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          751                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          174                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          755                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          157                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          747                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          163                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3651                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           751                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          2951                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           751                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          2952                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           755                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          2879                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           747                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          2865                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             14651                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          751                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         2951                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          751                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         2952                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          755                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         2879                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          747                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         2865                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            14651                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    117909668                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    117926221                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    119501382                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    118613207                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    473950478                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     38542592                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     10135003                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38052106                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     10793167                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     38605530                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data      9939503                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39538846                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data      9959163                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    195565910                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     38542592                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    128044671                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38052106                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    128719388                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     38605530                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    129440885                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39538846                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    128572370                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    669516388                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     38542592                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    128044671                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38052106                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    128719388                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     38605530                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    129440885                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39538846                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    128572370                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    669516388                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.998670                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.998670                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.998677                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.998663                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.998906                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.998670                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.998670                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.998677                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.998663                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999727                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.998670                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.998670                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.998677                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.998663                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999727                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 42140.696212                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 42450.043557                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 43902.050698                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 43898.300148                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 43086.407091                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51321.693742                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 66241.849673                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 62029.695402                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51133.152318                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 63308.936306                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52930.182062                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 61099.159509                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53565.026020                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51321.693742                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 43390.264656                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 43604.128726                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51133.152318                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 44960.362973                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52930.182062                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 44876.917976                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 45697.658044                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51321.693742                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 43390.264656                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 43604.128726                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51133.152318                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 44960.362973                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52930.182062                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 44876.917976                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 45697.658044                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3651                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        29297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        29297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       937408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       937408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  937408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14650                       # Request fanout histogram
system.membus.reqLayer8.occupancy            19390952                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78044976                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        14911                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests          256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    211736052                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3655                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           38                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             218                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            11000                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           10996                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3655                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         7462                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         7475                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         7345                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         7280                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 29562                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       237568                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       237376                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 940096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            14655                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  14655    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              14655                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           25159332                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          11746391                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          11756616                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          11534965                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             5.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          11468788                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             5.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
