<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3837" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3837{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3837{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3837{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3837{left:70px;bottom:654px;letter-spacing:-0.11px;}
#t5_3837{left:156px;bottom:654px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3837{left:70px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3837{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3837{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t9_3837{left:70px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ta_3837{left:70px;bottom:563px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3837{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tc_3837{left:70px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#td_3837{left:70px;bottom:495px;}
#te_3837{left:96px;bottom:498px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tf_3837{left:96px;bottom:482px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_3837{left:70px;bottom:455px;}
#th_3837{left:96px;bottom:459px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#ti_3837{left:96px;bottom:442px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_3837{left:70px;bottom:416px;}
#tk_3837{left:96px;bottom:419px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#tl_3837{left:96px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3837{left:70px;bottom:378px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3837{left:70px;bottom:351px;}
#to_3837{left:96px;bottom:355px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_3837{left:96px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3837{left:96px;bottom:321px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tr_3837{left:70px;bottom:295px;}
#ts_3837{left:96px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3837{left:96px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tu_3837{left:96px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3837{left:96px;bottom:248px;letter-spacing:-0.12px;}
#tw_3837{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3837{left:70px;bottom:207px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#ty_3837{left:70px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3837{left:70px;bottom:165px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t10_3837{left:217px;bottom:702px;letter-spacing:0.12px;word-spacing:0.02px;}
#t11_3837{left:318px;bottom:702px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t12_3837{left:293px;bottom:855px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t13_3837{left:288px;bottom:811px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t14_3837{left:454px;bottom:854px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t15_3837{left:450px;bottom:810px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t16_3837{left:504px;bottom:970px;letter-spacing:-0.19px;}
#t17_3837{left:326px;bottom:989px;letter-spacing:-0.2px;word-spacing:-0.03px;}
#t18_3837{left:326px;bottom:973px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t19_3837{left:372px;bottom:1051px;letter-spacing:-0.15px;}
#t1a_3837{left:417px;bottom:912px;letter-spacing:-0.16px;}
#t1b_3837{left:353px;bottom:768px;letter-spacing:0.07px;}
#t1c_3837{left:387px;bottom:767px;}
#t1d_3837{left:346px;bottom:758px;letter-spacing:-0.17px;}
#t1e_3837{left:289px;bottom:769px;letter-spacing:0.07px;}
#t1f_3837{left:323px;bottom:768px;}
#t1g_3837{left:282px;bottom:759px;letter-spacing:-0.17px;}
#t1h_3837{left:513px;bottom:768px;letter-spacing:0.07px;}
#t1i_3837{left:547px;bottom:767px;}
#t1j_3837{left:507px;bottom:758px;letter-spacing:-0.18px;}
#t1k_3837{left:449px;bottom:769px;letter-spacing:0.07px;}
#t1l_3837{left:483px;bottom:768px;}
#t1m_3837{left:442px;bottom:759px;letter-spacing:-0.18px;}

.s1_3837{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3837{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3837{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3837{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3837{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3837{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3837{font-size:13px;font-family:Verdana_b5t;color:#000;}
.s8_3837{font-size:17px;font-family:Verdana_b5t;color:#000;}
.s9_3837{font-size:11px;font-family:Verdana_b5t;color:#000;}
.t.v0_3837{transform:scaleX(0.814);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3837" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3837Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3837" style="-webkit-user-select: none;"><object width="935" height="1210" data="3837/3837.svg" type="image/svg+xml" id="pdf3837" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3837" class="t s1_3837">Vol. 3B </span><span id="t2_3837" class="t s1_3837">20-129 </span>
<span id="t3_3837" class="t s2_3837">PERFORMANCE MONITORING </span>
<span id="t4_3837" class="t s3_3837">20.6.7.1 </span><span id="t5_3837" class="t s3_3837">Overview of Performance Monitoring with L3/Caching Bus Controller </span>
<span id="t6_3837" class="t s4_3837">The facility for monitoring events consists of a set of dedicated model-specific registers (MSRs). There are eight </span>
<span id="t7_3837" class="t s4_3837">event select/counting MSRs that are dedicated to counting events associated with specified microarchitectural </span>
<span id="t8_3837" class="t s4_3837">conditions. Programming of these MSRs requires using RDMSR/WRMSR instructions with 64-bit values. In addition, </span>
<span id="t9_3837" class="t s4_3837">an MSR MSR_EMON_L3_GL_CTL provides simplified interface to control freezing, resetting, re-enabling operation </span>
<span id="ta_3837" class="t s4_3837">of any combination of these event select/counting MSRs. </span>
<span id="tb_3837" class="t s4_3837">The eight MSRs dedicated to count occurrences of specific conditions are further divided to count three sub-classes </span>
<span id="tc_3837" class="t s4_3837">of microarchitectural conditions: </span>
<span id="td_3837" class="t s5_3837">• </span><span id="te_3837" class="t s4_3837">Two MSRs (MSR_EMON_L3_CTR_CTL0 and MSR_EMON_L3_CTR_CTL1) are dedicated to counting GBSQ </span>
<span id="tf_3837" class="t s4_3837">events. Up to two GBSQ events can be programmed and counted simultaneously. </span>
<span id="tg_3837" class="t s5_3837">• </span><span id="th_3837" class="t s4_3837">Two MSRs (MSR_EMON_L3_CTR_CTL2 and MSR_EMON_L3_CTR_CTL3) are dedicated to counting GSNPQ </span>
<span id="ti_3837" class="t s4_3837">events. Up to two GBSQ events can be programmed and counted simultaneously. </span>
<span id="tj_3837" class="t s5_3837">• </span><span id="tk_3837" class="t s4_3837">Four MSRs (MSR_EMON_L3_CTR_CTL4, MSR_EMON_L3_CTR_CTL5, MSR_EMON_L3_CTR_CTL6, and </span>
<span id="tl_3837" class="t s4_3837">MSR_EMON_L3_CTR_CTL7) are dedicated to counting external bus operations. </span>
<span id="tm_3837" class="t s4_3837">The bit fields in each of eight MSRs share the following common characteristics: </span>
<span id="tn_3837" class="t s5_3837">• </span><span id="to_3837" class="t s4_3837">Bits 63:32 is the event control field that includes an event mask and other bit fields that control counter </span>
<span id="tp_3837" class="t s4_3837">operation. The event mask field specifies details of the microarchitectural condition, and its definition differs </span>
<span id="tq_3837" class="t s4_3837">across GBSQ, GSNPQ, FSB. </span>
<span id="tr_3837" class="t s5_3837">• </span><span id="ts_3837" class="t s4_3837">Bits 31:0 is the event count field. If the specified condition is met during each relevant clock domain of the </span>
<span id="tt_3837" class="t s4_3837">event logic, the matched condition signals the counter logic to increment the associated event count field. The </span>
<span id="tu_3837" class="t s4_3837">lower 32-bits of these 8 MSRs at addresses 107CC through 107D3 are treated as 32 bit performance counter </span>
<span id="tv_3837" class="t s4_3837">registers. </span>
<span id="tw_3837" class="t s4_3837">In Dual-Core Intel Xeon processor 7100 series, the uncore performance counters can be accessed using RDPMC </span>
<span id="tx_3837" class="t s4_3837">instruction with the index starting from 18 through 25. The EDX register returns zero when reading these 8 PMCs. </span>
<span id="ty_3837" class="t s4_3837">In Intel Xeon processor 7400 series, RDPMC with ECX between 2 and 9 can be used to access the eight uncore </span>
<span id="tz_3837" class="t s4_3837">performance counter/control registers. </span>
<span id="t10_3837" class="t s6_3837">Figure 20-59. </span><span id="t11_3837" class="t s6_3837">Block Diagram of the Intel® Xeon® Processor 7100 Series </span>
<span id="t12_3837" class="t s4_3837">SDI interface </span>
<span id="t13_3837" class="t s4_3837">Processor core </span>
<span id="t14_3837" class="t s4_3837">SDI interface </span>
<span id="t15_3837" class="t s4_3837">Processor core </span>
<span id="t16_3837" class="t s4_3837">L3 </span>
<span id="t17_3837" class="t s4_3837">GBSQ, GSNPQ, </span>
<span id="t18_3837" class="t s4_3837">GINTQ, ... </span>
<span id="t19_3837" class="t s4_3837">FSB </span>
<span id="t1a_3837" class="t s4_3837">SDI </span>
<span id="t1b_3837" class="t v0_3837 s7_3837">Logica</span><span id="t1c_3837" class="t v0_3837 s8_3837">l </span>
<span id="t1d_3837" class="t s9_3837">processor </span>
<span id="t1e_3837" class="t v0_3837 s7_3837">Logica</span><span id="t1f_3837" class="t v0_3837 s8_3837">l </span>
<span id="t1g_3837" class="t s9_3837">processor </span>
<span id="t1h_3837" class="t v0_3837 s7_3837">Logica</span><span id="t1i_3837" class="t v0_3837 s8_3837">l </span>
<span id="t1j_3837" class="t s9_3837">processor </span>
<span id="t1k_3837" class="t v0_3837 s7_3837">Logica</span><span id="t1l_3837" class="t v0_3837 s8_3837">l </span>
<span id="t1m_3837" class="t s9_3837">processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
