EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# NES_Cart_Edge-nes
#
DEF NES_Cart_Edge-nes U 0 40 Y Y 1 F N
F0 "U" 50 3700 50 H V C CNN
F1 "NES_Cart_Edge-nes" 500 -150 50 H V C CNN
F2 "" -50 -100 50 H I C CNN
F3 "" -50 -100 50 H I C CNN
DRAW
S 0 3650 1050 0 0 1 0 f
X GND 01 -100 50 100 R 50 50 1 1 P
X CPU_A11 02 -100 150 100 R 50 50 1 1 I
X CPU_A10 03 -100 250 100 R 50 50 1 1 I
X CPU_A9 04 -100 350 100 R 50 50 1 1 I
X CPU_A8 05 -100 450 100 R 50 50 1 1 I
X CPU_A7 06 -100 550 100 R 50 50 1 1 I
X CPU_A6 07 -100 650 100 R 50 50 1 1 I
X CPU_A5 08 -100 750 100 R 50 50 1 1 I
X CPU_A4 09 -100 850 100 R 50 50 1 1 I
X CPU_A3 10 -100 950 100 R 50 50 1 1 I
X CPU_A2 11 -100 1050 100 R 50 50 1 1 I
X CPU_A1 12 -100 1150 100 R 50 50 1 1 I
X CPU_A0 13 -100 1250 100 R 50 50 1 1 I
X CPU_R/W 14 -100 1350 100 R 50 50 1 1 I
X /IRQ 15 -100 1450 100 R 50 50 1 1 O
X EXP_0 16 -100 1550 100 R 50 50 1 1 P
X EXP_1 17 -100 1650 100 R 50 50 1 1 P
X EXP_2 18 -100 1750 100 R 50 50 1 1 P
X EXP_3 19 -100 1850 100 R 50 50 1 1 P
X EXP_4 20 -100 1950 100 R 50 50 1 1 P
X PPU_/RD 21 -100 2050 100 R 50 50 1 1 I
X CIRAM_A10 22 -100 2150 100 R 50 50 1 1 O
X PPU_A6 23 -100 2250 100 R 50 50 1 1 I
X PPU_A5 24 -100 2350 100 R 50 50 1 1 I
X PPU_A4 25 -100 2450 100 R 50 50 1 1 I
X PPU_A3 26 -100 2550 100 R 50 50 1 1 I
X PPU_A2 27 -100 2650 100 R 50 50 1 1 I
X PPU_A1 28 -100 2750 100 R 50 50 1 1 I
X PPU_A0 29 -100 2850 100 R 50 50 1 1 I
X PPU_D0 30 -100 2950 100 R 50 50 1 1 B
X PPU_D1 31 -100 3050 100 R 50 50 1 1 B
X PPU_D2 32 -100 3150 100 R 50 50 1 1 B
X PPU_D3 33 -100 3250 100 R 50 50 1 1 B
X CIC_toPak 34 -100 3350 100 R 50 50 1 1 I
X CIC_toMB 35 -100 3450 100 R 50 50 1 1 O
X +5V 36 -100 3550 100 R 50 50 1 1 P
X SYSTEM_CLK 37 1150 50 100 L 50 50 1 1 I
X M2 38 1150 150 100 L 50 50 1 1 I
X CPU_A12 39 1150 250 100 L 50 50 1 1 I
X CPU_A13 40 1150 350 100 L 50 50 1 1 I
X CPU_A14 41 1150 450 100 L 50 50 1 1 I
X CPU_D7 42 1150 550 100 L 50 50 1 1 B
X CPU_D6 43 1150 650 100 L 50 50 1 1 B
X CPU_D5 44 1150 750 100 L 50 50 1 1 B
X CPU_D4 45 1150 850 100 L 50 50 1 1 B
X CPU_D3 46 1150 950 100 L 50 50 1 1 B
X CPU_D2 47 1150 1050 100 L 50 50 1 1 B
X CPU_D1 48 1150 1150 100 L 50 50 1 1 B
X CPU_D0 49 1150 1250 100 L 50 50 1 1 B
X /ROMSEL 50 1150 1350 100 L 50 50 1 1 I
X EXP_9 51 1150 1450 100 L 50 50 1 1 P
X EXP_8 52 1150 1550 100 L 50 50 1 1 P
X EXP_7 53 1150 1650 100 L 50 50 1 1 P
X EXP_6 54 1150 1750 100 L 50 50 1 1 P
X EXP_5 55 1150 1850 100 L 50 50 1 1 P
X PPU_/WR 56 1150 1950 100 L 50 50 1 1 I
X CIRAM_/CE 57 1150 2050 100 L 50 50 1 1 O
X PPU_/A13 58 1150 2150 100 L 50 50 1 1 I
X PPU_A7 59 1150 2250 100 L 50 50 1 1 I
X PPU_A8 60 1150 2350 100 L 50 50 1 1 I
X PPU_A9 61 1150 2450 100 L 50 50 1 1 I
X PPU_A11 62 1150 2550 100 L 50 50 1 1 I
X PPU_A10 63 1150 2650 100 L 50 50 1 1 I
X PPU_A12 64 1150 2750 100 L 50 50 1 1 I
X PPU_A13 65 1150 2850 100 L 50 50 1 1 I
X PPU_D7 66 1150 2950 100 L 50 50 1 1 B
X PPU_D6 67 1150 3050 100 L 50 50 1 1 B
X PPU_D5 68 1150 3150 100 L 50 50 1 1 B
X PPU_D4 69 1150 3250 100 L 50 50 1 1 B
X CIC_+RST 70 1150 3350 100 L 50 50 1 1 I
X CIC_CLK 71 1150 3450 100 L 50 50 1 1 I
X GND 72 1150 3550 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
