Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:36 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 4.779ns (48.765%)  route 5.021ns (51.235%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.807 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.841    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[27]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 4.771ns (48.728%)  route 5.020ns (51.272%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.799 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.033     9.832    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[25]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 4.758ns (48.655%)  route 5.021ns (51.345%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     9.786 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.034     9.820    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[26]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 4.743ns (48.586%)  route 5.019ns (51.414%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.771 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.032     9.803    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[24]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 4.732ns (48.667%)  route 4.991ns (51.333%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334     9.730 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.034     9.764    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[23]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 4.731ns (48.667%)  route 4.990ns (51.333%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     9.729 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.762    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[21]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 4.711ns (48.556%)  route 4.991ns (51.444%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     9.709 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.034     9.743    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[22]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 4.684ns (48.423%)  route 4.989ns (51.577%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     9.682 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.032     9.714    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[20]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 4.040ns (41.798%)  route 5.626ns (58.202%))
  Logic Levels:           27  (CARRY8=3 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=16 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/Q
                         net (fo=26, routed)          0.330     0.486    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[254]
    SLICE_X42Y26         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     0.674 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_535/O
                         net (fo=1, routed)           0.171     0.845    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_535_n_0
    SLICE_X42Y27         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     1.072 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, routed)           0.100     1.172    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
    SLICE_X42Y28         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.136     1.308 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, routed)           0.095     1.403    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
    SLICE_X42Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     1.540 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, routed)           0.099     1.639    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     1.791 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, routed)           0.239     2.030    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
    SLICE_X41Y32         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     2.112 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, routed)           0.153     2.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
    SLICE_X41Y33         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     2.322 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, routed)           0.099     2.421    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
    SLICE_X41Y34         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     2.477 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, routed)           0.112     2.589    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
    SLICE_X41Y36         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     2.645 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, routed)           0.050     2.695    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
    SLICE_X41Y36         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.777 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, routed)           0.059     2.836    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
    SLICE_X41Y36         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     2.920 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, routed)           0.161     3.081    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
    SLICE_X40Y36         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     3.141 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, routed)           0.104     3.245    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
    SLICE_X39Y37         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.057     3.302 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, routed)           0.337     3.639    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
    SLICE_X38Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     3.719 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, routed)           0.249     3.968    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
    SLICE_X36Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     4.050 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, routed)         0.697     4.747    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
    SLICE_X34Y31         SRLC32E (Prop_F6LUT_SLICEM_A[1]_Q)
                                                      0.149     4.896 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_srl32__5/Q
                         net (fo=1, routed)           0.030     4.926    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_srl32__5_n_0
    SLICE_X34Y31         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.097     5.023 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__2/O
                         net (fo=1, routed)           0.000     5.023    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__2_n_0
    SLICE_X34Y31         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__6/O
                         net (fo=6, routed)           0.417     5.473    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__6_n_0
    SLICE_X33Y37         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.136     5.609 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_38_reg_10649[8]_i_1/O
                         net (fo=123, routed)         0.676     6.285    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_24[0]
    SLICE_X23Y27         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     6.377 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_88/O
                         net (fo=2, routed)           0.244     6.621    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_88_n_0
    SLICE_X23Y27         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.152     6.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_96/O
                         net (fo=1, routed)           0.013     6.786    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_96_n_0
    SLICE_X23Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.065 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_46/O[4]
                         net (fo=3, routed)           0.694     7.759    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp231_fu_7997_p2__0[12]
    SLICE_X20Y27         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     7.944 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_54__0/O
                         net (fo=1, routed)           0.032     7.976    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_54__0_n_0
    SLICE_X20Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     8.208 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_8__3/CO[7]
                         net (fo=1, routed)           0.030     8.238    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_8__3_n_0
    SLICE_X20Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     8.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_7__6/O[3]
                         net (fo=27, routed)          0.434     8.787    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/C[28]
    DSP48E2_X5Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[28]_C_DATA[28])
                                                      0.135     8.922 r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[28]
                         net (fo=2, routed)           0.000     8.922    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<28>
    DSP48E2_X5Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[28]_ALU_OUT[28])
                                                      0.786     9.708 r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<28>
    DSP48E2_X5Y10        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y10        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X5Y10        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[28])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 4.040ns (41.798%)  route 5.626ns (58.202%))
  Logic Levels:           27  (CARRY8=3 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=16 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[256]/Q
                         net (fo=26, routed)          0.330     0.486    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[254]
    SLICE_X42Y26         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     0.674 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_535/O
                         net (fo=1, routed)           0.171     0.845    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_535_n_0
    SLICE_X42Y27         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     1.072 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, routed)           0.100     1.172    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
    SLICE_X42Y28         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.136     1.308 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, routed)           0.095     1.403    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
    SLICE_X42Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     1.540 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, routed)           0.099     1.639    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     1.791 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, routed)           0.239     2.030    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
    SLICE_X41Y32         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     2.112 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, routed)           0.153     2.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
    SLICE_X41Y33         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     2.322 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, routed)           0.099     2.421    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
    SLICE_X41Y34         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     2.477 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, routed)           0.112     2.589    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
    SLICE_X41Y36         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     2.645 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, routed)           0.050     2.695    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
    SLICE_X41Y36         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.777 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, routed)           0.059     2.836    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
    SLICE_X41Y36         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     2.920 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, routed)           0.161     3.081    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
    SLICE_X40Y36         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     3.141 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, routed)           0.104     3.245    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
    SLICE_X39Y37         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.057     3.302 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, routed)           0.337     3.639    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
    SLICE_X38Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     3.719 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, routed)           0.249     3.968    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
    SLICE_X36Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     4.050 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, routed)         0.697     4.747    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
    SLICE_X34Y31         SRLC32E (Prop_F6LUT_SLICEM_A[1]_Q)
                                                      0.149     4.896 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_srl32__5/Q
                         net (fo=1, routed)           0.030     4.926    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_srl32__5_n_0
    SLICE_X34Y31         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.097     5.023 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__2/O
                         net (fo=1, routed)           0.000     5.023    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__2_n_0
    SLICE_X34Y31         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__6/O
                         net (fo=6, routed)           0.417     5.473    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][8]_mux__6_n_0
    SLICE_X33Y37         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.136     5.609 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_38_reg_10649[8]_i_1/O
                         net (fo=123, routed)         0.676     6.285    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_24[0]
    SLICE_X23Y27         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     6.377 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_88/O
                         net (fo=2, routed)           0.244     6.621    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_88_n_0
    SLICE_X23Y27         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.152     6.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_96/O
                         net (fo=1, routed)           0.013     6.786    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_96_n_0
    SLICE_X23Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.065 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_46/O[4]
                         net (fo=3, routed)           0.694     7.759    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp231_fu_7997_p2__0[12]
    SLICE_X20Y27         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     7.944 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_54__0/O
                         net (fo=1, routed)           0.032     7.976    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_54__0_n_0
    SLICE_X20Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     8.208 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_8__3/CO[7]
                         net (fo=1, routed)           0.030     8.238    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_8__3_n_0
    SLICE_X20Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     8.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_reg_reg_i_7__6/O[3]
                         net (fo=27, routed)          0.434     8.787    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/C[29]
    DSP48E2_X5Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[29]_C_DATA[29])
                                                      0.135     8.922 r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[29]
                         net (fo=2, routed)           0.000     8.922    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<29>
    DSP48E2_X5Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[29]_ALU_OUT[29])
                                                      0.786     9.708 r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<29>
    DSP48E2_X5Y10        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y10        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X5Y10        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[29])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  0.326    




