
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004128                       # Number of seconds simulated (Second)
simTicks                                   4128246000                       # Number of ticks simulated (Tick)
finalTick                                  4128246000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.16                       # Real time elapsed on the host (Second)
hostTickRate                                128351715                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                      8502261                       # Number of instructions simulated (Count)
simOps                                        9100636                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   264343                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     282947                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          8256493                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9680448                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      404                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        9672187                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2166                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               580215                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            480433                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 131                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             8114717                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.191932                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.275521                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5838721     71.95%     71.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    440237      5.43%     77.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    274571      3.38%     80.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    164634      2.03%     82.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    330600      4.07%     86.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    193824      2.39%     89.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    384810      4.74%     93.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    310034      3.82%     97.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    177286      2.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               8114717                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19987      1.33%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.08%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 370022     24.54%     25.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 822063     54.51%     80.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%     80.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     80.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                223026     14.79%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  56599      3.75%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 15058      1.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        51367      0.53%      0.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3698572     38.24%     38.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7631      0.08%     38.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2712      0.03%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     38.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       903319      9.34%     48.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1806734     18.68%     66.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     66.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       903351      9.34%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1626169     16.81%     93.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       672205      6.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9672187                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.171464                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1507964                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.155907                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 18910587                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6107679                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5273715                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 10058634                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4153486                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4120782                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5425592                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     5703192                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           9648328                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1614412                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     23859                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1372                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2284825                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         416523                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       670413                       # Number of stores executed (Count)
system.cpu.numRate                           1.168575                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1465                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          141776                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8502261                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9100636                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.971094                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.971094                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.029767                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.029767                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8921761                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5018666                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    8037644                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      488625                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     483795                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   8756556                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1428389                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        678431                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        65715                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        14990                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  538826                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            464260                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16042                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               294495                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7599                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  291688                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.990468                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17575                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6738                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1331                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5407                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          670                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          576442                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15957                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8025025                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.134161                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.477899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6143887     76.56%     76.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          339199      4.23%     80.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          273444      3.41%     84.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          120243      1.50%     85.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          272723      3.40%     89.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           43230      0.54%     89.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14198      0.18%     89.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           82187      1.02%     90.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          735914      9.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8025025                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8503292                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9101667                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1953805                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1313611                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     368351                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          4118874                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     6187935                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11001                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        50594      0.56%      0.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3474442     38.17%     38.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7061      0.08%     38.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.03%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     38.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       903247      9.92%     48.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1806585     19.85%     68.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     68.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       903269      9.92%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1313611     14.43%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       640194      7.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9101667                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        735914                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1661348                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1661348                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1661348                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1661348                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       221046                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          221046                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       221046                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         221046                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15212726993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15212726993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15212726993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15212726993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1882394                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1882394                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1882394                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1882394                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.117428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.117428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.117428                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.117428                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68821.543900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68821.543900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68821.543900                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68821.543900                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1419878                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          495                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        30776                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           11                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.135885                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           45                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        56529                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             56529                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       100924                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        100924                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       100924                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       100924                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       120122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       120122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       120122                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       120122                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8805133204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8805133204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8805133204                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8805133204                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063813                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063813                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063813                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063813                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73301.586753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73301.586753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73301.586753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73301.586753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 119104                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1026920                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1026920                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       215372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        215372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14875018000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14875018000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1242292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1242292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.173367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.173367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69066.628903                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69066.628903                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        97500                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        97500                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       117872                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       117872                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8670597000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8670597000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.094883                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.094883                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 73559.428872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 73559.428872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       449000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       449000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 74833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 74833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       443000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       443000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 73833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 73833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       634428                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         634428                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5543                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5543                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    333534085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    333534085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       639971                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       639971                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008661                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008661                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60172.124301                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60172.124301                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3424                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3424                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2119                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2119                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130492296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130492296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003311                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003311                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61582.017933                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61582.017933                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1014.921023                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1781576                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             120128                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              14.830647                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1014.921023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.991134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.991134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          932                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7650128                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7650128                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   499752                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6205547                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1099315                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                293547                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16556                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               268656                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   830                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9833785                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2807                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             765394                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9325004                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      538826                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             310594                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7326265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   34724                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  756                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4914                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    717574                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4691                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            8114717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.237257                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.702085                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6512298     80.25%     80.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52011      0.64%     80.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   146889      1.81%     82.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    61516      0.76%     83.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   160906      1.98%     85.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   164200      2.02%     87.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    33893      0.42%     87.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22360      0.28%     88.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   960644     11.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              8114717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.065261                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.129415                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         714955                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            714955                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        714955                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           714955                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2619                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2619                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2619                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2619                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    178335499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    178335499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    178335499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    178335499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       717574                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        717574                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       717574                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       717574                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003650                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003650                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003650                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003650                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68092.974036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68092.974036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68092.974036                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68092.974036                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          630                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1793                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1793                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          569                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          569                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2050                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2050                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2050                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2050                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    140173500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    140173500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    140173500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    140173500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68377.317073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68377.317073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68377.317073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68377.317073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1793                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       714955                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          714955                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2619                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2619                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    178335499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    178335499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       717574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       717574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68092.974036                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68092.974036                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2050                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2050                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    140173500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    140173500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68377.317073                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68377.317073                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.044129                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               717004                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2049                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             349.928746                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.044129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2872345                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2872345                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16556                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4965466                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   182153                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9682224                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1868                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1428389                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  678431                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   398                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    111105                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    30860                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8598                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9763                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18361                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9404842                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9394497                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7745102                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9381266                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.137831                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.825592                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      153183                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  114778                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   44                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  98                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38237                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9361                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  30683                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1313611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.658022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            71.269506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 956418     72.81%     72.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3103      0.24%     73.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               149390     11.37%     84.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21289      1.62%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  971      0.07%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  279      0.02%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  172      0.01%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  146      0.01%     86.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  161      0.01%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  382      0.03%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1436      0.11%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1560      0.12%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2638      0.20%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              20866      1.59%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              42136      3.21%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              48401      3.68%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11092      0.84%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10003      0.76%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5188      0.39%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3034      0.23%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4910      0.37%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2898      0.22%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                679      0.05%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                429      0.03%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                498      0.04%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                650      0.05%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1024      0.08%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1550      0.12%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2675      0.20%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1837      0.14%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            17796      1.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1313611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16556                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   593891                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5610459                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38424                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1266435                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                588952                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9775697                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8500                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 381967                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 105707                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34689                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             9308026                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    22923571                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9112857                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4808710                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               8642645                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   665381                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     369                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1411473                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         16960499                       # The number of ROB reads (Count)
system.cpu.rob.writes                        19446724                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8502261                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9100636                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    407                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  25680                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     26087                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   407                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 25680                       # number of overall hits (Count)
system.l2.overallHits::total                    26087                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1643                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                94307                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   95950                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1643                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               94307                       # number of overall misses (Count)
system.l2.overallMisses::total                  95950                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       132698500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8338418000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8471116500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      132698500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8338418000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8471116500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2050                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             119987                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                122037                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2050                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            119987                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               122037                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801463                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.785977                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.786237                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801463                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.785977                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.786237                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80765.976872                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 88417.805677                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    88286.779573                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80765.976872                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 88417.805677                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   88286.779573                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                54392                       # number of writebacks (Count)
system.l2.writebacks::total                     54392                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1643                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            94307                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               95950                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1643                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           94307                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              95950                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    116278500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7395348000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7511626500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    116278500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7395348000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7511626500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801463                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.785977                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.786237                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801463                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.785977                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.786237                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70772.063299                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 78417.805677                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78286.883794                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70772.063299                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 78417.805677                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78286.883794                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          92539                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          169                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            169                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2674000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2674000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18964.539007                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18964.539007                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             407                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                407                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1643                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1643                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    132698500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    132698500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2050                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2050                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801463                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801463                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80765.976872                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80765.976872                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1643                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1643                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    116278500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    116278500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801463                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801463                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70772.063299                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70772.063299                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1476                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1476                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120395500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120395500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2115                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2115                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.697872                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.697872                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81568.766938                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81568.766938                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1476                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1476                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105635500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105635500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.697872                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.697872                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71568.766938                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71568.766938                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          25041                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             25041                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        92831                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           92831                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8218022500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8218022500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       117872                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        117872                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.787558                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.787558                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88526.704441                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88526.704441                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        92831                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        92831                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7289712500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7289712500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.787558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.787558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78526.704441                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78526.704441                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1792                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1792                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1792                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1792                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        56529                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            56529                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        56529                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        56529                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3998.632472                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       242763                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      96635                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.512164                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      28.837462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        84.107330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3885.687681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.020534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.948654                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.976229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  212                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1777                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2041227                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2041227                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     54391.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     94284.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000147570750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3377                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3377                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              233273                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              51083                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       95949                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      54391                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     95949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    54391                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 95949                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                54391                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   35312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   28882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   26420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    5273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   4034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3377                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.405389                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.717427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     67.640384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          3342     98.96%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           28      0.83%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.12%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.06%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3377                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3377                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.100385                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.092109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.552077                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3242     96.00%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               26      0.77%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               53      1.57%     98.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               33      0.98%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               13      0.38%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.18%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3377                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6140736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3481024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1487492751.15872455                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              843221067.73675787                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4128099500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27458.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       105088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6034176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3479744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 25455847.350182134658                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1461680335.910214424133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 842911008.694733738899                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1642                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        94307                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        54391                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48652500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3505892250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  98877725250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29630.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37175.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1817906.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       105088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6035648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6140736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       105088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       105088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3481024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3481024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1642                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        94307                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           95949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        54391                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          54391                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       25455847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1462036904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1487492751                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     25455847                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      25455847                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    843221068                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        843221068                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    843221068                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      25455847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1462036904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2330713819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                95926                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               54371                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1755932250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             479630000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3554544750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18305.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37055.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               84624                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              49108                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16556                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   580.905533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   389.677201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   393.152887                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2641     15.95%     15.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2430     14.68%     30.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1329      8.03%     38.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1025      6.19%     44.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          944      5.70%     50.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          865      5.22%     55.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          930      5.62%     61.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          772      4.66%     66.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5620     33.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16556                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6139264                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3479744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1487.136183                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              842.911009                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.62                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        57883980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        30750885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      332288460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     135934020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 325759200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1476782220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    341640480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2701039245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   654.282532                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    868934250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    137800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3121511750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        60390120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        32079135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      352623180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     147882600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 325759200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1589317320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    246874080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2754925635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   667.335628                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    622165250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    137800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3368280750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               94473                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         54391                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             37515                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1476                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1476                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          94473                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       283945                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  283945                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9621760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9621760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              96090                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    96090    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                96090                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           428270000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          506215250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         187996                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        91906                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             119921                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       110921                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1793                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           100722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2115                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2115                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2050                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        117872                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5892                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       359360                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 365252                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       245888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11297024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                11542912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           92539                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3481088                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            214717                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003735                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.061002                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  213915     99.63%     99.63% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     802      0.37%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              214717                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4128246000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          179859500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3074498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         180051499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        243075                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       120897                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             801                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          801                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
