{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 02:12:32 2013 " "Info: Processing started: Mon Oct 21 02:12:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg register register_AC\[10\] 98.43 MHz 10.16 ns Internal " "Info: Clock \"clock\" has Internal fmax of 98.43 MHz between source memory \"altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"register_AC\[10\]\" (period= 10.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.912 ns + Longest memory register " "Info: + Longest memory to register delay is 9.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[12\] 2 MEM M4K_X26_Y23 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 6; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.275 ns) 4.919 ns Equal0~3 3 COMB LCCOMB_X41_Y24_N2 1 " "Info: 3: + IC(1.651 ns) + CELL(0.275 ns) = 4.919 ns; Loc. = LCCOMB_X41_Y24_N2; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.410 ns) 5.786 ns Equal0~4 4 COMB LCCOMB_X41_Y24_N12 4 " "Info: 4: + IC(0.457 ns) + CELL(0.410 ns) = 5.786 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 4; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 6.196 ns Add1~3 5 COMB LCCOMB_X41_Y24_N14 16 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 6.196 ns; Loc. = LCCOMB_X41_Y24_N14; Fanout = 16; COMB Node = 'Add1~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal0~4 Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.149 ns) 7.097 ns Add1~26 6 COMB LCCOMB_X40_Y24_N26 2 " "Info: 6: + IC(0.752 ns) + CELL(0.149 ns) = 7.097 ns; Loc. = LCCOMB_X40_Y24_N26; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { Add1~3 Add1~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.393 ns) 7.923 ns Add1~29 7 COMB LCCOMB_X41_Y24_N24 2 " "Info: 7: + IC(0.433 ns) + CELL(0.393 ns) = 7.923 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Add1~26 Add1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.994 ns Add1~34 8 COMB LCCOMB_X41_Y24_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.994 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.065 ns Add1~39 9 COMB LCCOMB_X41_Y24_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.065 ns; Loc. = LCCOMB_X41_Y24_N28; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~34 Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.211 ns Add1~44 10 COMB LCCOMB_X41_Y24_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 8.211 ns; Loc. = LCCOMB_X41_Y24_N30; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~39 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.282 ns Add1~49 11 COMB LCCOMB_X41_Y23_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.282 ns; Loc. = LCCOMB_X41_Y23_N0; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.353 ns Add1~54 12 COMB LCCOMB_X41_Y23_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.353 ns; Loc. = LCCOMB_X41_Y23_N2; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.424 ns Add1~59 13 COMB LCCOMB_X41_Y23_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.424 ns; Loc. = LCCOMB_X41_Y23_N4; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~54 Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.834 ns Add1~63 14 COMB LCCOMB_X41_Y23_N6 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 8.834 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; COMB Node = 'Add1~63'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~59 Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.271 ns) 9.828 ns Selector13~2 15 COMB LCCOMB_X42_Y24_N6 1 " "Info: 15: + IC(0.723 ns) + CELL(0.271 ns) = 9.828 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 1; COMB Node = 'Selector13~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Add1~63 Selector13~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.912 ns register_AC\[10\] 16 REG LCFF_X42_Y24_N7 5 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.912 ns; Loc. = LCFF_X42_Y24_N7; Fanout = 5; REG Node = 'register_AC\[10\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector13~2 register_AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.636 ns ( 56.86 % ) " "Info: Total cell delay = 5.636 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.276 ns ( 43.14 % ) " "Info: Total interconnect delay = 4.276 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.912 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] Equal0~3 Equal0~4 Add1~3 Add1~26 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~59 Add1~63 Selector13~2 register_AC[10] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.912 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] {} Equal0~3 {} Equal0~4 {} Add1~3 {} Add1~26 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~63 {} Selector13~2 {} register_AC[10] {} } { 0.000ns 0.000ns 1.651ns 0.457ns 0.260ns 0.752ns 0.433ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.723ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.410ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.666 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns register_AC\[10\] 3 REG LCFF_X42_Y24_N7 5 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X42_Y24_N7; Fanout = 5; REG Node = 'register_AC\[10\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock~clkctrl register_AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl register_AC[10] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.741 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.661 ns) 2.741 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y23 16 " "Info: 3: + IC(0.963 ns) + CELL(0.661 ns) = 2.741 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.56 % ) " "Info: Total cell delay = 1.660 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.081 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.963ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl register_AC[10] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.963ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.912 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] Equal0~3 Equal0~4 Add1~3 Add1~26 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~59 Add1~63 Selector13~2 register_AC[10] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.912 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[12] {} Equal0~3 {} Equal0~4 {} Add1~3 {} Add1~26 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~63 {} Selector13~2 {} register_AC[10] {} } { 0.000ns 0.000ns 1.651ns 0.457ns 0.260ns 0.752ns 0.433ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.723ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.410ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl register_AC[10] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.963ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_AC\[3\] reset clock 3.688 ns register " "Info: tsu for register \"register_AC\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 3.688 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.395 ns + Longest pin register " "Info: + Longest pin to register delay is 6.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.376 ns) 3.672 ns register_AC\[0\]~1 2 COMB LCCOMB_X27_Y23_N30 16 " "Info: 2: + IC(2.297 ns) + CELL(0.376 ns) = 3.672 ns; Loc. = LCCOMB_X27_Y23_N30; Fanout = 16; COMB Node = 'register_AC\[0\]~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { reset register_AC[0]~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.660 ns) 6.395 ns register_AC\[3\] 3 REG LCFF_X42_Y23_N9 5 " "Info: 3: + IC(2.063 ns) + CELL(0.660 ns) = 6.395 ns; Loc. = LCFF_X42_Y23_N9; Fanout = 5; REG Node = 'register_AC\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { register_AC[0]~1 register_AC[3] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 31.82 % ) " "Info: Total cell delay = 2.035 ns ( 31.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.360 ns ( 68.18 % ) " "Info: Total interconnect delay = 4.360 ns ( 68.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { reset register_AC[0]~1 register_AC[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { reset {} reset~combout {} register_AC[0]~1 {} register_AC[3] {} } { 0.000ns 0.000ns 2.297ns 2.063ns } { 0.000ns 0.999ns 0.376ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns register_AC\[3\] 3 REG LCFF_X42_Y23_N9 5 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X42_Y23_N9; Fanout = 5; REG Node = 'register_AC\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl register_AC[3] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl register_AC[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { reset register_AC[0]~1 register_AC[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { reset {} reset~combout {} register_AC[0]~1 {} register_AC[3] {} } { 0.000ns 0.000ns 2.297ns 2.063ns } { 0.000ns 0.999ns 0.376ns 0.660ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl register_AC[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock memory_data_register_out\[4\] altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 11.836 ns memory " "Info: tco from clock \"clock\" to destination pin \"memory_data_register_out\[4\]\" through memory \"altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg\" is 11.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.741 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.661 ns) 2.741 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y23 16 " "Info: 3: + IC(0.963 ns) + CELL(0.661 ns) = 2.741 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.56 % ) " "Info: Total cell delay = 1.660 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.081 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.963ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.886 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y23 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 6; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "C:/Users/Paul/Desktop/scomp/db/altsyncram_6mk3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.271 ns) + CELL(2.622 ns) 8.886 ns memory_data_register_out\[4\] 3 PIN PIN_L21 0 " "Info: 3: + IC(3.271 ns) + CELL(2.622 ns) = 8.886 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'memory_data_register_out\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] memory_data_register_out[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.615 ns ( 63.19 % ) " "Info: Total cell delay = 5.615 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.271 ns ( 36.81 % ) " "Info: Total interconnect delay = 3.271 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.886 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] memory_data_register_out[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.886 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] {} memory_data_register_out[4] {} } { 0.000ns 0.000ns 3.271ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.963ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.886 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] memory_data_register_out[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.886 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[4] {} memory_data_register_out[4] {} } { 0.000ns 0.000ns 3.271ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory_write reset clock -0.795 ns register " "Info: th for register \"memory_write\" (data pin = \"reset\", clock pin = \"clock\") is -0.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.657 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns memory_write 3 REG LCFF_X33_Y23_N1 2 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X33_Y23_N1; Fanout = 2; REG Node = 'memory_write'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clock~clkctrl memory_write } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock clock~clkctrl memory_write } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clock {} clock~combout {} clock~clkctrl {} memory_write {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.660 ns) 3.718 ns memory_write 2 REG LCFF_X33_Y23_N1 2 " "Info: 2: + IC(2.059 ns) + CELL(0.660 ns) = 3.718 ns; Loc. = LCFF_X33_Y23_N1; Fanout = 2; REG Node = 'memory_write'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { reset memory_write } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Paul/Desktop/scomp/scomp.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 44.62 % ) " "Info: Total cell delay = 1.659 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 55.38 % ) " "Info: Total interconnect delay = 2.059 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { reset memory_write } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { reset {} reset~combout {} memory_write {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock clock~clkctrl memory_write } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clock {} clock~combout {} clock~clkctrl {} memory_write {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { reset memory_write } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { reset {} reset~combout {} memory_write {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 02:12:34 2013 " "Info: Processing ended: Mon Oct 21 02:12:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
