SpyGlass run started at 02:13:40 AM on Feb 22 2021 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vP-2019.06
Synopsys TestMAX(TM)
Last compiled on Jun  2 2019

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vP-2019.06) from path: /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Version of Policy 'power_est': SpyGlass_vP-2019.06
Loading Shared library libBasePowerEst-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/policies/power_est/libBasePowerEst-Linux4.spyso 
##build_id : P-2019.06
##system   : Linux dics03.ee.yuntech.edu.tw 3.10.0-1160.15.2.el7.x86_64 #1 SMP Wed Feb 3 15:06:38 UTC 2021 x86_64
##cwd      : /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -lib WORK ./spyglass-1/WORK \
             -rules='PESTR08,PESTR09,PESTR10,PESTR11,PESTR12,PESTR32,PRARITH01,PRCOUNT01' \
             -policy='power_est' \
             -batch \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -wdir './spyglass-1/power/power_guidance' \
             -mixed \
             -projectwdir './spyglass-1' \
             -templatedir '/usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --goal_info 'power/power_guidance@' \
             --template_info 'power/power_guidance' \
             -report_incr_messages \
             -enable_save_restore \
             -enable_save_restore_builtin 'true' \
             -64bit  \
             ../src/NFC.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal power/power_guidance -64bit
##spyglass_run.csh begins :
;	cd /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
;	setenv SPYGLASS_LD_PRELOAD /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/dw_support
;	/usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal power/power_guidance -64bit
##spyglass_run.csh ends
##files    : ../src/NFC.v 


INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 5 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 245) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 34 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 245) .... done (Time = 0.00s, Memory = 24.0K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est29 (Rule 51 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est39 (Rule 52 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est40 (Rule 53 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est42 (Rule 54 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est57 (Rule 55 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est58 (Rule 56 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est59 (Rule 57 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est62 (Rule 58 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est61 (Rule 59 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est63 (Rule 60 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_power_est65 (Rule 61 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est67 (Rule 62 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est68 (Rule 63 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 64 of total 245) .... done (Time = 0.01s, Memory = 16.0K)
Checking Rule PECHECK37 (Rule 65 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 66 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK20 (Rule 67 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK30 (Rule 68 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK24 (Rule 69 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK28 (Rule 70 of total 245) .... done (Time = 0.01s, Memory = 56.0K)
Checking Rule PECHECK29 (Rule 71 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK31 (Rule 72 of total 245) .... done (Time = 0.00s, Memory = -40.0K)
Checking Rule PECHECK53 (Rule 73 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK32 (Rule 74 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK34 (Rule 75 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK47 (Rule 76 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PEMVDD01 (Rule 77 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK54 (Rule 78 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 79 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 80 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 2 sec, 3.06 sec, 1648048 KB, 3710332 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 2 sec, 3.06 sec, 1648048 KB, 3710332 KB
 Analyzing source file "../src/NFC.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 2 sec, 3.07 sec, 1713624 KB, 3775884 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.00 sec, 65576 KB, 65552 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 2 sec, 3.07 sec, 1713624 KB, 3775884 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Elaborating Top Verilog Design Unit 'NFC' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 2 sec, 3.07 sec, 1779304 KB, 3841436 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.00 sec, 65680 KB, 65552 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 2 sec, 3.07 sec, 1779304 KB, 3841436 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 2 sec, 3.07 sec, 1779304 KB, 3841436 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 0 KB, 0 KB
Checking Rule ElabSummary (Rule 81 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 82 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/power/power_guidance/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 83 of total 245) Detected 1 top level design units: 
     NFC
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 84 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 85 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 86 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 87 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 88 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 89 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 90 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset02 (Rule 91 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset03 (Rule 92 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 93 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 94 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 95 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est03 (Rule 96 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est11 (Rule 97 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est22 (Rule 98 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est23 (Rule 99 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_power_est27 (Rule 100 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est28 (Rule 101 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est30 (Rule 102 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est50 (Rule 103 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est33 (Rule 104 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est37 (Rule 105 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est44 (Rule 106 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est45 (Rule 107 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est52 (Rule 108 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est55 (Rule 109 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK05 (Rule 110 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK07 (Rule 111 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK09 (Rule 112 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK22 (Rule 113 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK_DVFSIP (Rule 114 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK38 (Rule 115 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK44 (Rule 116 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK45 (Rule 117 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 118 of total 245)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 1
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 13 65 4
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 5
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 19 259 17
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 10 0 0

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 1
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 0
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 65
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 0
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 119 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 120 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 121 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 122 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 123 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit NFC
    Checking Rule PESTR32 (Rule 124 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule PESTR32 (Rule 125 of total 245) .... done (Time = 0.06s, Memory = 24.0K)
Checking Rule CPF_power_est02 (Rule 126 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_power_est02 (Rule 127 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_power_est03 (Rule 128 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_power_est04 (Rule 129 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_power_est05 (Rule 130 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est35 (Rule 131 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est36 (Rule 132 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 133 of total 245) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_waive25 (Rule 134 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 135 of total 245) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive35 (Rule 136 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 3 sec, 3.71 sec, 1780344 KB, 3841436 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 1 sec, 0.64 sec, 1040 KB, 0 KB
 Reading waiver file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/spg_autogenerated_amg_waivers.sgdc" ...
 Synthesizing module: NFC (elaborated name: NFC) ... (Module 1 of total 1)  SYNTH_5273          -            -            SynthesisError                 failed 
     (Memory Used = -135032.0K(incr), 1714944.0K(tot), Cpu Time = 0.00s(incr))
 Synthesis completed.
 1 module(s) not compiled. (Please see ErrorAnalyzeBBox and InfoAnalyzeBBBox message(s)) 
(You can also see './spyglass-1/power/power_guidance/spyglass_reports/SpyGlass/unsynth_modules.rpt' report for details)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 3 sec, 3.95 sec, 1715464 KB, 3906988 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 0 sec, 0.24 sec, -64880 KB, 65552 KB
Checking Rule InferBlackBox (Rule 137 of total 245) .... done (Time = 0.01s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 0, 0
Checking Rule checkCMD_mthresh (Rule 138 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 3 sec, 3.96 sec, 1715448 KB, 3906988 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 0.00 sec, -16 KB, 0 KB

INFO [234]    Saving design database in directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__esynth3_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 3 sec, 3.96 sec, 1764616 KB, 3906988 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 0.01 sec, 49168 KB, 0 KB
     (Memory Used = 49168.0K(incr), 1764616.0K(tot), Cpu Time = 0.01s(incr))
Started editing NOM for PE (cell replacement)
Performing semantic checks on SGDC contents for editing PE_NOM
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 56.0K)
Checking Rule SGDC_testmode03 (Rule 84 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
..... editing PE_NOM completed. (Time = 0.00s, Memory = 56.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 3 sec, 3.97 sec, 1764632 KB, 3906988 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 0.00 sec, 16 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 3 sec, 3.97 sec, 1817888 KB, 3921352 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 0.01 sec, 53256 KB, 14364 KB
     (Memory Used = 53256.0K(incr), 1817888.0K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 139 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 84 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 140 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 3 sec, 4.18 sec, 1715848 KB, 3919300 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.21 sec, -102040 KB, -2052 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 3 sec, 4.18 sec, 1650176 KB, 3919300 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.00 sec, -65672 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 3 sec, 4.18 sec, 1582880 KB, 3919300 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -67296 KB, 0 KB
Checking Rule AnalyzeBBox (Rule 141 of total 245) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 82 of total 245) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.00s)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 3921356 KB for entire run at 'Saving NOM completed' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 3921356 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 1068580 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 3 sec, 4.29 sec, 1582688 KB, 3919296 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, 0.11 sec, -192 KB, -4 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-allow_clock_on_output_port                        no                   no
	-check_clock_group_violations                      no                   no
	-debug_proc                                        no                   no
	-force_genclk_for_txv                              no                   no
	-library_gen_clock_naming                          yes                  yes
	-netlist_clock_polarity                            yes                  yes
	-pe_accurate_activity_calc                         0                    0
	-pe_activity_priority                              sim                  sim
	-pe_advanced_internal_power_calc                   yes                  yes
	-pe_aig_size                                       200                  200
	-pe_allow_multiple_sglibs                          0                    0
	-pe_allow_non_lrm_spef                             0                    0
	-pe_allowed_flop_data_pins                         1                    1
	-pe_always_labelize_paths                          1                    1
	-pe_assume_all_port_clock_relation                 1                    1
	-pe_auto_infer_slew                                1                    1
	-pe_buffer_slew                                    -1                   -1
	-pe_calc_internal_only_for_memory                  0                    0
	-pe_calc_lk                                        yes                  yes
	-pe_calc_sc                                        yes                  yes
	-pe_calc_sw                                        yes                  yes
	-pe_calibration_data_dir                           UNDEFINED            UNDEFINED
	-pe_combo_glitchy_threshold                        10                   10
	-pe_compress_reports                               0                    0
	-pe_consolidate_goal                               UNDEFINED            UNDEFINED
	-pe_crdb_filename                                  UNDEFINED            UNDEFINED
	-pe_debug_level                                    0                    0
	-pe_detail_pr_debug                                no                   no
	-pe_detailed_cg                                    0                    0
	-pe_detect_any_operator                            0                    0
	-pe_detect_data_gating                             0                    0
	-pe_disable_goal_consolidation                     1                    1
	-pe_disable_monitor                                no                   no
	-pe_dmi_inst_inst                                  1                    1
	-pe_dmi_net_inst                                   0                    0
	-pe_emulator_db_optimize                           both                 both
	-pe_emulator_run                                   none                 none
	-pe_enable_advance_cgemetric                       0                    0
	-pe_enable_area_based_vt                           1                    1
	-pe_enable_bus_merging_in_platform                 1                    1
	-pe_enable_check                                   all                  all
	-pe_enable_clock_browser                           1                    1
	-pe_enable_counter_autofix                         0                    0
	-pe_enable_fsdb_trace                              no                   no
	-pe_enable_hpdb_info                               1                    1
	-pe_enable_memory_trace                            no                   no
	-pe_enable_monitor_on_all_nets                     0                    0
	-pe_enable_monitor_on_clock_nets                   0                    0
	-pe_enable_monitor_on_dw_nets                      0                    0
	-pe_enable_monitor_on_enable_nets                  0                    0
	-pe_enable_monitor_on_memory_enable_nets           0                    0
	-pe_enable_monitor_on_mux_select                   0                    0
	-pe_enable_mvdd_mapping                            no                   no
	-pe_enable_name_based_sizing                       0                    0
	-pe_enable_new_power_calc                          0                    0
	-pe_enable_nom_modification                        0                    0
	-pe_enable_old_vt_flow                             0                    0
	-pe_enable_pr_debug                                no                   no
	-pe_enable_swap_on_netlist                         0                    0
	-pe_estimate_macro_power                           1                    1
	-pe_flag_flopbased_gating                          0                    0
	-pe_fsdb_dumpOff_consider                          0                    0
	-pe_fsdb_fast_read                                 1                    1
	-pe_fsdb_filename                                  UNDEFINED            UNDEFINED
	-pe_fsdb_session_window                            1                    1
	-pe_fsdb_thread_count                              0                    0
	-pe_gated_clock_level                              2                    2
	-pe_generate_correlation_csv                       no                   no
	-pe_glitch_threshold                               0                    0
	-pe_glitch_threshold_debug                         10                   10
	-pe_hierarchy_separator                            UNDEFINED            UNDEFINED
	-pe_high_accuracy                                  no                   no
	-pe_ignore_SGDC_rules                              UNDEFINED            UNDEFINED
	-pe_ignore_clock_xor                               0                    0
	-pe_ignore_latch_in_inferred_clock                 1                    1
	-pe_ignore_multiflops                              1                    1
	-pe_ignore_sim_information                         0                    0
	-pe_ignore_test_pin_for_af                         no                   no
	-pe_include_hanging_nets_for_annotation            1                    1
	-pe_infer_gatingcell_as_cgc                        1                    1
	-pe_inferred_clock_threshold                       100                  100
	-pe_limit_extrapolation_range                      0                    0
	-pe_logic_depth                                    15                   15
	-pe_min_counter_width                              2                    2
	-pe_min_data_gating_width                          16                   16
	-pe_min_percent_for_match_pattern                  0.9                  0.9
	-pe_min_percent_for_max_cap                        0.9                  0.9
	-pe_monitors_in_est                                0                    0
	-pe_mvdd_percent_volt_tolerance                    10                   10
	-pe_mvdd_use_all_voltages                          yes                  yes
	-pe_num_clock_cycles_avg_act                       -1                   -1
	-pe_num_clock_cycles_avg_power                     -1                   -1
	-pe_num_flops_on_undriven_clk                      32                   32
	-pe_num_fsdb_load_session                          1                    1
	-pe_num_nets_spef_info                             50                   50
	-pe_num_unset_nets                                 1000                 1000
	-pe_old_calibration                                0                    0
	-pe_percentage_glitch                              2                    2
	-pe_percentage_unset_nets                          10                   10
	-pe_pin_cap_included                               0                    0
	-pe_pin_capacitance_mode                           worst                worst
	-pe_pin_capacitance_type                           rise_fall_capacitance_range,rise_fall_capacitance,capacitance rise_fall_capacitance_range,rise_fall_capacitance,capacitance
	-pe_platform_debug                                 0                    0
	-pe_prop_fastest_clock                             0                    0
	-pe_propagate_actual_freq                          1                    1
	-pe_queue_for_lic                                  px                   px
	-pe_remove_rme_report_references                   1                    1
	-pe_report_all_const_flop                          1                    1
	-pe_report_arithmetic_operators                    0                    0
	-pe_report_avg_cge_for_zero_clocks                 no                   no
	-pe_report_on_user_def_clks                        0                    0
	-pe_report_slew_values                             1                    1
	-pe_reset_negative_extrapolation_value             0                    0
	-pe_revert_to_old_upf                              1                    1
	-pe_run_profiling                                  0                    0
	-pe_saif_persist_om                                yes                  yes
	-pe_set_cell_allocation                            1                    1
	-pe_show_nonrtl_nets_auto_activity                 no                   no
	-pe_sim_annot_case_sensitivity                     auto                 auto
	-pe_sim_annot_effort_level                         0                    0
	-pe_sim_data_dir                                   UNDEFINED            UNDEFINED
	-pe_sim_enable_multithread                         0                    0
	-pe_sim_enable_save_restore                        2                    2
	-pe_sim_endtime                                    -1                   -1
	-pe_sim_force_save                                 0                    0
	-pe_sim_gen_as_mod                                 0                    0
	-pe_sim_rtl_design_nl                              0                    0
	-pe_sim_starttime                                  -1                   -1
	-pe_sim_topname                                    UNDEFINED            UNDEFINED
	-pe_skip_enable_port                               0                    0
	-pe_slew                                           0.1                  0.1
	-pe_spef_annotation_threshold                      80                   80
	-pe_stop_rtl_modification                          1                    1
	-pe_tao_sglib                                      UNDEFINED            UNDEFINED
	-pe_timing_opt                                     both                 both
	-pe_unannotation_adv_report                        0                    0
	-pe_undriven_net_zero_act                          yes                  yes
	-pe_use_area_categorization                        0                    0
	-pe_use_calibration_data                           UNDEFINED            UNDEFINED
	-pe_vcd_filename                                   UNDEFINED            UNDEFINED
	-pe_wireload_source                                user_lib             user_lib
	-pe_wlmode                                         default              default
	-pe_xfactor                                        0.5                  0.5
	-pe_zebu_perf_debug                                0                    0
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-pt                                                yes                  yes
	-sec_atime                                         -1                   -1
	-sgsyn_clock_gating                                1                    0
	-sgsyn_clock_gating_threshold                      0                    -1
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  no                   no
	-truncate_through                                  yes                  yes
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 PEPROFILER02                   power_est       No             - SETUP          -               
 PECHECK55                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK56                      power_est       No             - RTLTOPDU       -               
 PECHECK25                      power_est       No             - RTLALLDULIST   -               
 PEPWR18                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE08                        power_est       No             - FLATDU2_PRD_WL   -               
 PECDMISGDC                     power_est       No             - FLATDU2_PRD_WL   -               
 PECWL                          power_est       No             - FLATDU2_PRD_WL   -               
 PESAE07                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE06                        power_est       No             - FLATDU2_PRD_WL   -               
 poweraudit                     power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR06                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR06                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR13                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR13                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR33                        power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK27                      power_est       No             - FLATDU2_PRD_WL   -               
 PESTR05                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR03                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPROFILER01                   power_est       No             - SETUP          -               
 PECHECK58                      power_est       No             - SETUP          -               
 sgdc2sdc                       power_est       No             - RTLALLDULIST   -               
 PECHECK03                      power_est       No             - FLATDU2_PRD_WL   -               
 PESAE04                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE03                        power_est       No             - FLATDU2_PRD_WL   -               
 PECLKTREE                      power_est       No             - FLATDU2_PRD_WL   -               
 PESETUP01                      power_est       No             - FLATDU2_PRD_WL   -               
 PEPTAB02                       power_est       No             - RTLALLDULIST   -               
 PEMEMCOND                      power_est       No             - SETUP          -               
 PEPTAB01                       power_est       No             - FLATDU2_PRD_WL   -               
 PEPESD01                       power_est       No             - FLATDU2_PRD_WL   -               
 PRFIFOS01                      power_est       No             - FLATDU2_PRD_WL   -               
 PESAE02                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR02                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR14                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR05                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR27                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR03                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR26                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR30                        power_est       No             - FLATDU2_PRD_WL   -               
 PESLEWEXTRACT                  power_est       No             - FLATDU2_PRD_WL   -               
 PESTR31                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR25                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR29                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR28                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR24                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR23                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR22                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR21                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR20                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR25                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR29                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR28                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR24                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR23                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR22                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR21                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR20                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR01                        power_est       No             - FLATDU2_PRD_WL   -               
 PEATD01                        power_est       No             - FLATDU2_PRD_WL   -               
 PECSA01                        power_est       No             - FLATDU2_PRD_WL   -               
 PEVTDIST                       power_est       No             - FLATDU2_PRD_WL   -               
 PECELLDIST                     power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK02                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK12                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK10                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK01                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK13                      power_est       No             - FLATDU2_PRD_WL   -               
 SGDC_power_est34               power_est       No             - RTLALLDULIST   -               
 PE_UPF_SETUP02                 power_est       No             - VSTOPDU        -               
 SGDC_power_est49               power_est       No             - RTLTOPDU       -               
 SGDC_power_est26               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est25               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est24               power_est       No             - FLATDU2_PRD_WL   -               
 SGDC_power_est20               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est18               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est17               power_est       No             - SETUP          -               
 SGDC_power_est16               power_est       No             - SETUP          -               
 SGDC_power_est15               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est14               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est13               power_est       No             - SETUP          -               
 SGDC_power_est10               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est09               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est08               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est05               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est04               power_est       No             - RTLALLDULIST   -               
 PECHECK54                      power_est       Yes            0 SETUP          -               
 PRCHECK01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK48                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PEMVDD01                       power_est       Yes            0 SETUP          -               
 PECHECK51                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK52                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK57                      power_est       Yes            0 VSTOPDU        -               
 PECHECK45                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK44                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK47                      power_est       Yes            0 SETUP          -               
 PECHECK46                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK43                      power_est       Yes            0 VSTOPDU        -               
 PECHECK38                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK34                      power_est       Yes            0 SETUP          -               
 PECHECK33                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK32                      power_est       Yes            0 SETUP          -               
 PECHECK53                      power_est       Yes            0 SETUP          -               
 PECHECK31                      power_est       Yes            0 SETUP          -               
 PECHECK29                      power_est       Yes            0 SETUP          -               
 PECHECK28                      power_est       Yes            0 SETUP          -               
 PECHECK24                      power_est       Yes            0 SETUP          -               
 PESTR32              (Verilog) power_est       Yes            5 ELABDU         -               
 PESTR32              (VHDL   ) power_est       Yes            0 ELABDU         -               
 PECHECK_DVFSIP                 power_est       Yes            0 RTLALLDULIST   -               
 PECHECK22                      power_est       Yes            0 RTLALLDULIST   -               
 PESTR12                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR11                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR10                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR09                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR08                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK21                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECON01                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PERES02                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PERES01                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK26                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK50                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK30                      power_est       Yes            0 SETUP          -               
 PECHECK20                      power_est       Yes            0 SETUP          -               
 PECHECK23                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK16                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK18                      power_est       Yes            0 SETUP          -               
 PECHECK15                      power_est       Yes            0 VSTOPDU        -               
 PECHECK14                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK09                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK42                      power_est       Yes            0 VSTOPDU        -               
 PECHECK08                      power_est       Yes            0 VSTOPDU        -               
 PECHECK07                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK06                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK05                      power_est       Yes            0 RTLALLDULIST   -               
 PRARITH01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PRCOUNT01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PEVLESSINIT                    power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESVASETUP01                   power_est       Yes            0 VSDU           -               
 PECHECK41                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK39                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK11                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK13B                     power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK37                      power_est       Yes            0 SETUP          -               
 PECHECK40                      power_est       Yes            0 FLATDU2_WL     -               
 PESDCINIT                      power_est       Yes            0 VSDU           -               
 PESPEFINIT                     power_est       Yes            0 VSTOPDU        -               
 PECHECK49                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK04                      power_est       Yes            0 SETUP          -               
 SGDC_set_black_box_power02     power_est       Yes            0 SETUP          -               
 SGDC_set_black_box_power01     power_est       Yes            0 SETUP          -               
 SGDC_power_est68               power_est       Yes            0 SETUP          -               
 SGDC_power_est67               power_est       Yes            0 SETUP          -               
 SGDC_power_est66               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est65               power_est       Yes            0 SETUP          -               
 SGDC_power_est63               power_est       Yes            0 SETUP          -               
 SGDC_power_est61               power_est       Yes            0 SETUP          -               
 SGDC_power_est62               power_est       Yes            0 SETUP          -               
 SGDC_power_est59               power_est       Yes            0 SETUP          -               
 SGDC_power_est58               power_est       Yes            0 SETUP          -               
 SGDC_power_est57               power_est       Yes            0 SETUP          -               
 SGDC_power_est56               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est55               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est54               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est53               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est52               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est47               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est64               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est46               power_est       Yes            0 SETUP          -               
 SGDC_power_est45               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est44               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est43               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est42               power_est       Yes            0 SETUP          -               
 SGDC_power_est41               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est40               power_est       Yes            0 SETUP          -               
 SGDC_power_est39               power_est       Yes            0 SETUP          -               
 SGDC_power_est38               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est37               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est36               power_est       Yes            0 RTLTOPDU       -               
 SGDC_power_est35               power_est       Yes            0 RTLTOPDU       -               
 SGDC_power_est29               power_est       Yes            0 SETUP          -               
 SGDC_power_est33               power_est       Yes            0 RTLALLDULIST   -               
 UPF_power_est05                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est04                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est03                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est02                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est01                power_est       Yes            0 VSTOPDU        -               
 PE_UPF_SETUP                   power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est48               power_est       Yes            0 FLATDU2_PRD_WL   -               
 CPF_power_est02                power_est       Yes            0 RTLTOPDU       -               
 CPF_power_est01                power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est51               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est50               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est31               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est30               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est32               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est28               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est27               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est23               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est22               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est21               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est12               power_est       Yes            0 SETUP          -               
 SGDC_power_est11               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est03               power_est       Yes            0 RTLALLDULIST   -               
 checkCMD_mthresh               SpyGlass        Yes            1 SETUP          -               
 SYNTH_5273                     SpyGlass        Yes            1 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 ErrorAnalyzeBBox               SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      power/power_guidance
   Command-line read  :      0 error,      0 warning,      0 information message 
** Design Read        :      1 error,      0 warning,      3 information messages
      Found 1 top module:
         NFC   (file: ../src/NFC.v)

   Blackbox Resolution:      1 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy power_est   :      0 error,      5 warnings,     0 information message 
   -------------------------------------------------------------------------------------
   Total              :      2 errors,     5 warnings,     3 information messages

  Total Number of Generated Messages     :        10 (2 errors, 5 warnings, 3 Infos)
  Number of Reported Messages            :        10 (2 errors, 5 warnings, 3 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/power/power_guidance/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating pe_clock_gating_summary report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_clock_gating_summary.rpt' ....

Generating pe_design_stats report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_design_stats.rpt' ....

Generating pe_debug_info report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_debug_info.rpt' ....

Generating pe_adv_reduction report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_adv_reduction.rpt' ....

Generating pe_reduction report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_reduction.rpt' ....

Generating pe_wireload report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_wireload.rpt' ....

Generating pe_cycle_power report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_cycle_power.rpt' ....

Generating pe_summary report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_summary.rpt' ....

Generating pe_audit report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_audit.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/power/power_guidance/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/power_power_guidance/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      power/power_guidance
   Top Module         :      NFC
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/consolidated_reports/power_power_guidance/ 

   SpyGlass LogFile: 
    /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/power/power_guidance/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     pe_clock_gating_summary.rpt          pe_design_stats.rpt          pe_debug_info.rpt      
     pe_adv_reduction.rpt          pe_reduction.rpt          pe_wireload.rpt          pe_cycle_power.rpt      
     pe_summary.rpt          pe_audit.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    2 Errors,      5 Warnings,      3 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 0:0:4 (4 secs)
SpyGlass total cpu-time is 3 secs
SpyGlass run completed at 02:23:32 AM on Feb 22 2021
