fde207eb1511 ("clk: tegra: pll: Add code to handle if resets are supported by PLL")
d907f4b4a178 ("clk: tegra: pll: Add logic for handling SDM data")
7db864c9deb2 ("clk: tegra: pll: Simplify clk_enable_path")
