#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan  4 11:25:57 2022
# Process ID: 12956
# Current directory: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31880 D:\vivadowork\yingzong\--1-3\--1-3\lab_4\lab_4\lab_4.xpr
# Log file: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/vivado.log
# Journal file: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-45BG05BI, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivadowork/yingzong/--1-3/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivadowork/yingzong/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2021/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.391 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2021/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2021/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:159]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:102]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:103]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:107]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:112]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:120]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:121]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:125]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:126]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1235.391 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2021/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2021/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:159]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:102]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:103]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:107]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:112]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:120]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:121]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:125]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:126]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/vivadowork/yingzong/--1-3/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  D:/vivadowork/yingzong/--1-3/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe
export_ip_user_files -of_objects  [get_files D:/vivadowork/yingzong/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  D:/vivadowork/yingzong/CO-lab-material-CQU/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2021/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2021/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:159]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mulresult is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:102]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:103]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:107]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:112]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:120]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:121]
ERROR: [VRFC 10-2989] 'div_ready' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register signed_div is not permitted, left-hand side should be reg/integer/time/genvar [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:125]
ERROR: [VRFC 10-2989] 'stall_div' is not declared [D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/alu.v:126]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 11:46:43 2022...
