#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff6e7e04380 .scope module, "alu_tb" "alu_tb" 2 2;
 .timescale -9 -9;
P_0x7ff6e7e044f0 .param/l "op_len" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x7ff6e7e04530 .param/l "word_len" 0 2 3, +C4<00000000000000000000000000100000>;
v0x7ff6e7f088f0_0 .var "a", 31 0;
v0x7ff6e7f089a0_0 .var "b", 31 0;
v0x7ff6e7f08a50_0 .net "c", 31 0, v0x7ff6e7e04d20_0;  1 drivers
v0x7ff6e7f08b20_0 .var/i "i", 31 0;
v0x7ff6e7f08bb0_0 .var/i "j", 31 0;
v0x7ff6e7f08ca0_0 .var/i "k", 31 0;
v0x7ff6e7f08d50_0 .net "neg", 0 0, v0x7ff6e7f084a0_0;  1 drivers
v0x7ff6e7f08de0_0 .var "op", 7 0;
v0x7ff6e7f08e90_0 .net "ovf", 0 0, v0x7ff6e7f083f0_0;  1 drivers
v0x7ff6e7f08fc0_0 .net "zer", 0 0, v0x7ff6e7f08550_0;  1 drivers
S_0x7ff6e7e04910 .scope module, "A1" "alu" 2 19, 3 1 0, S_0x7ff6e7e04380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 8 "operation";
    .port_info 3 /OUTPUT 32 "ans";
    .port_info 4 /OUTPUT 1 "did_overflow";
    .port_info 5 /OUTPUT 1 "is_negative";
    .port_info 6 /OUTPUT 1 "is_zero";
P_0x7ff6e7e04a80 .param/l "op_len" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x7ff6e7e04ac0 .param/l "word_len" 0 3 3, +C4<00000000000000000000000000100000>;
v0x7ff6e7e04d20_0 .var "ans", 31 0;
v0x7ff6e7f083f0_0 .var "did_overflow", 0 0;
v0x7ff6e7f084a0_0 .var "is_negative", 0 0;
v0x7ff6e7f08550_0 .var "is_zero", 0 0;
v0x7ff6e7f085f0_0 .net "operation", 7 0, v0x7ff6e7f08de0_0;  1 drivers
v0x7ff6e7f086e0_0 .net "x", 31 0, v0x7ff6e7f088f0_0;  1 drivers
v0x7ff6e7f08790_0 .net "y", 31 0, v0x7ff6e7f089a0_0;  1 drivers
E_0x7ff6e7e04cd0 .event edge, v0x7ff6e7f085f0_0, v0x7ff6e7f086e0_0, v0x7ff6e7f08790_0, v0x7ff6e7e04d20_0;
S_0x7ff6e7e04620 .scope module, "control_unit_tb" "control_unit_tb" 4 1;
 .timescale -9 -9;
v0x7ff6e7f0c650_0 .net "clk", 0 0, v0x7ff6e7f09d80_0;  1 drivers
v0x7ff6e7f0c6f0_0 .net "mem_addr", 15 0, v0x7ff6e7f0a600_0;  1 drivers
v0x7ff6e7f0c790_0 .net "mem_data", 15 0, L_0x7ff6e7f0f2e0;  1 drivers
v0x7ff6e7f0c860_0 .net "mem_enable", 0 0, v0x7ff6e7f0a720_0;  1 drivers
v0x7ff6e7f0c930_0 .net "mem_write", 0 0, v0x7ff6e7f0a7f0_0;  1 drivers
v0x7ff6e7f0ca40_0 .net "mov_enable", 0 0, v0x7ff6e7f0a880_0;  1 drivers
RS_0x7ff6e78323f8 .resolv tri, v0x7ff6e7f0a910_0, L_0x7ff6e7f0f5a0;
v0x7ff6e7f0cad0_0 .net8 "operand", 15 0, RS_0x7ff6e78323f8;  2 drivers
v0x7ff6e7f0cb60_0 .net "reg_a", 15 0, L_0x7ff6e7f0f3e0;  1 drivers
v0x7ff6e7f0cc30_0 .net "reg_addr_from", 3 0, v0x7ff6e7f0a9b0_0;  1 drivers
v0x7ff6e7f0cd40_0 .net "reg_addr_to", 3 0, v0x7ff6e7f0aad0_0;  1 drivers
RS_0x7ff6e7832338 .resolv tri, v0x7ff6e7f094f0_0, L_0x7ff6e7f0f4f0;
v0x7ff6e7f0cdd0_0 .net8 "reg_ans", 15 0, RS_0x7ff6e7832338;  2 drivers
v0x7ff6e7f0cea0_0 .net "reg_b", 15 0, L_0x7ff6e7f0f450;  1 drivers
S_0x7ff6e7f09050 .scope module, "A1" "alu" 4 34, 3 1 0, S_0x7ff6e7e04620;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 16 "operation";
    .port_info 3 /OUTPUT 16 "ans";
    .port_info 4 /OUTPUT 1 "did_overflow";
    .port_info 5 /OUTPUT 1 "is_negative";
    .port_info 6 /OUTPUT 1 "is_zero";
P_0x7ff6e7f09210 .param/l "op_len" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x7ff6e7f09250 .param/l "word_len" 0 3 3, +C4<00000000000000000000000000010000>;
v0x7ff6e7f094f0_0 .var "ans", 15 0;
v0x7ff6e7f095a0_0 .var "did_overflow", 0 0;
v0x7ff6e7f09640_0 .var "is_negative", 0 0;
v0x7ff6e7f096d0_0 .var "is_zero", 0 0;
v0x7ff6e7f09760_0 .net8 "operation", 15 0, RS_0x7ff6e78323f8;  alias, 2 drivers
v0x7ff6e7f09800_0 .net "x", 15 0, L_0x7ff6e7f0f3e0;  alias, 1 drivers
v0x7ff6e7f098b0_0 .net "y", 15 0, L_0x7ff6e7f0f450;  alias, 1 drivers
E_0x7ff6e7f094a0 .event edge, v0x7ff6e7f09760_0, v0x7ff6e7f09800_0, v0x7ff6e7f098b0_0, v0x7ff6e7f094f0_0;
S_0x7ff6e7f09a10 .scope module, "C1" "clk_gen" 4 16, 5 2 0, S_0x7ff6e7e04620;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
P_0x7ff6e7f093b0 .param/l "period" 0 5 3, +C4<00000000000000000000000000000010>;
v0x7ff6e7f09cd0_0 .var *"_ivl_0", 0 0; Local signal
v0x7ff6e7f09d80_0 .var "clk", 0 0;
S_0x7ff6e7f09e20 .scope module, "CU1" "control_unit" 4 23, 6 1 0, S_0x7ff6e7e04620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "mem_addr";
    .port_info 2 /OUTPUT 1 "mem_enable";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /INPUT 16 "mem_data";
    .port_info 5 /OUTPUT 1 "mov_enable";
    .port_info 6 /OUTPUT 4 "reg_addr_from";
    .port_info 7 /OUTPUT 4 "reg_addr_to";
    .port_info 8 /OUTPUT 16 "operand";
P_0x7ff6e7f09fb0 .param/l "addr_len" 0 6 2, +C4<00000000000000000000000000010000>;
v0x7ff6e7f0a4b0_0 .net "clk", 0 0, v0x7ff6e7f09d80_0;  alias, 1 drivers
v0x7ff6e7f0a570 .array "hold", 0 4, 15 0;
v0x7ff6e7f0a600_0 .var "mem_addr", 15 0;
v0x7ff6e7f0a690_0 .net "mem_data", 15 0, L_0x7ff6e7f0f2e0;  alias, 1 drivers
v0x7ff6e7f0a720_0 .var "mem_enable", 0 0;
v0x7ff6e7f0a7f0_0 .var "mem_write", 0 0;
v0x7ff6e7f0a880_0 .var "mov_enable", 0 0;
v0x7ff6e7f0a910_0 .var "operand", 15 0;
v0x7ff6e7f0a9b0_0 .var "reg_addr_from", 3 0;
v0x7ff6e7f0aad0_0 .var "reg_addr_to", 3 0;
v0x7ff6e7f0ab80_0 .var/i "state", 31 0;
E_0x7ff6e7f0a200 .event posedge, v0x7ff6e7f09d80_0;
S_0x7ff6e7f0a230 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 24, 6 24 0, S_0x7ff6e7f09e20;
 .timescale 0 0;
v0x7ff6e7f0a3f0_0 .var/i "i", 31 0;
S_0x7ff6e7f0ad10 .scope module, "M1" "memory_module" 4 17, 4 59 0, S_0x7ff6e7e04620;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INOUT 16 "data";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "write";
v0x7ff6e7f0b150_0 .net *"_ivl_0", 15 0, L_0x7ff6e7f0f220;  1 drivers
o0x7ff6e7832a28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ff6e7f0b210_0 name=_ivl_2
v0x7ff6e7f0b2c0_0 .net "addr", 15 0, v0x7ff6e7f0a600_0;  alias, 1 drivers
v0x7ff6e7f0b390_0 .net "data", 15 0, L_0x7ff6e7f0f2e0;  alias, 1 drivers
v0x7ff6e7f0b440_0 .net "enable", 0 0, v0x7ff6e7f0a720_0;  alias, 1 drivers
v0x7ff6e7f0b510 .array "memory", 15 0, 15 0;
v0x7ff6e7f0b5a0_0 .net "write", 0 0, v0x7ff6e7f0a7f0_0;  alias, 1 drivers
L_0x7ff6e7f0f220 .array/port v0x7ff6e7f0b510, v0x7ff6e7f0a600_0;
L_0x7ff6e7f0f2e0 .functor MUXZ 16, o0x7ff6e7832a28, L_0x7ff6e7f0f220, v0x7ff6e7f0a720_0, C4<>;
S_0x7ff6e7f0aee0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 66, 4 66 0, S_0x7ff6e7f0ad10;
 .timescale -9 -9;
v0x7ff6e7f0b0a0_0 .var/i "i", 31 0;
S_0x7ff6e7f0b690 .scope module, "RB1" "reg_bank" 4 40, 7 1 0, S_0x7ff6e7e04620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "from_addr";
    .port_info 1 /INPUT 4 "to_addr";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "alu_x";
    .port_info 5 /OUTPUT 16 "alu_y";
    .port_info 6 /INPUT 16 "alu_ans";
    .port_info 7 /INPUT 16 "input_reg";
P_0x7ff6e7f0b890 .param/l "addr_len" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x7ff6e7f0b8d0 .param/l "word_len" 0 7 2, +C4<00000000000000000000000000010000>;
v0x7ff6e7f0c2e0_11 .array/port v0x7ff6e7f0c2e0, 11;
L_0x7ff6e7f0f3e0 .functor BUFZ 16, v0x7ff6e7f0c2e0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0c2e0_12 .array/port v0x7ff6e7f0c2e0, 12;
L_0x7ff6e7f0f450 .functor BUFZ 16, v0x7ff6e7f0c2e0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0c2e0_13 .array/port v0x7ff6e7f0c2e0, 13;
L_0x7ff6e7f0f4f0 .functor BUFZ 16, v0x7ff6e7f0c2e0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0c2e0_10 .array/port v0x7ff6e7f0c2e0, 10;
L_0x7ff6e7f0f5a0 .functor BUFZ 16, v0x7ff6e7f0c2e0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0bdf0_0 .net8 "alu_ans", 15 0, RS_0x7ff6e7832338;  alias, 2 drivers
v0x7ff6e7f0bec0_0 .net "alu_x", 15 0, L_0x7ff6e7f0f3e0;  alias, 1 drivers
v0x7ff6e7f0bf50_0 .net "alu_y", 15 0, L_0x7ff6e7f0f450;  alias, 1 drivers
v0x7ff6e7f0bfe0_0 .net "clk", 0 0, v0x7ff6e7f09d80_0;  alias, 1 drivers
v0x7ff6e7f0c0b0_0 .net "enable", 0 0, v0x7ff6e7f0a880_0;  alias, 1 drivers
v0x7ff6e7f0c180_0 .net "from_addr", 3 0, v0x7ff6e7f0a9b0_0;  alias, 1 drivers
v0x7ff6e7f0c210_0 .net8 "input_reg", 15 0, RS_0x7ff6e78323f8;  alias, 2 drivers
v0x7ff6e7f0c2e0 .array "register", 15 0, 15 0;
v0x7ff6e7f0c4c0_0 .net "to_addr", 3 0, v0x7ff6e7f0aad0_0;  alias, 1 drivers
E_0x7ff6e7f0bb10 .event edge, v0x7ff6e7f09d80_0;
S_0x7ff6e7f0bb60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 25, 7 25 0, S_0x7ff6e7f0b690;
 .timescale 0 0;
v0x7ff6e7f0bd30_0 .var/i "i", 31 0;
S_0x7ff6e7e047a0 .scope module, "reg_bank_tb" "reg_bank_tb" 8 2;
 .timescale -9 -9;
RS_0x7ff6e7832fc8 .resolv tri, v0x7ff6e7f0d3f0_0, L_0x7ff6e7f0f790;
v0x7ff6e7f0ec70_0 .net8 "alu_ans", 15 0, RS_0x7ff6e7832fc8;  2 drivers
v0x7ff6e7f0ed20_0 .net "alu_x", 15 0, L_0x7ff6e7f0f6b0;  1 drivers
v0x7ff6e7f0ee00_0 .net "alu_y", 15 0, L_0x7ff6e7f0f720;  1 drivers
v0x7ff6e7f0eed0_0 .net "clk", 0 0, v0x7ff6e7f0dc90_0;  1 drivers
v0x7ff6e7f0efa0_0 .var "enable", 0 0;
v0x7ff6e7f0f070_0 .var "from_addr", 3 0;
v0x7ff6e7f0f100_0 .var "input_reg", 15 0;
v0x7ff6e7f0f190_0 .var "to_addr", 3 0;
S_0x7ff6e7f0cf70 .scope module, "A1" "alu" 8 26, 3 1 0, S_0x7ff6e7e047a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 16 "operation";
    .port_info 3 /OUTPUT 16 "ans";
    .port_info 4 /OUTPUT 1 "did_overflow";
    .port_info 5 /OUTPUT 1 "is_negative";
    .port_info 6 /OUTPUT 1 "is_zero";
P_0x7ff6e7f0d130 .param/l "op_len" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x7ff6e7f0d170 .param/l "word_len" 0 3 3, +C4<00000000000000000000000000010000>;
v0x7ff6e7f0d3f0_0 .var "ans", 15 0;
v0x7ff6e7f0d4b0_0 .var "did_overflow", 0 0;
v0x7ff6e7f0d550_0 .var "is_negative", 0 0;
v0x7ff6e7f0d5e0_0 .var "is_zero", 0 0;
L_0x7ff6e7863008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff6e7f0d670_0 .net "operation", 15 0, L_0x7ff6e7863008;  1 drivers
v0x7ff6e7f0d710_0 .net "x", 15 0, L_0x7ff6e7f0f6b0;  alias, 1 drivers
v0x7ff6e7f0d7c0_0 .net "y", 15 0, L_0x7ff6e7f0f720;  alias, 1 drivers
E_0x7ff6e7f0d3a0 .event edge, v0x7ff6e7f0d670_0, v0x7ff6e7f0d710_0, v0x7ff6e7f0d7c0_0, v0x7ff6e7f0d3f0_0;
S_0x7ff6e7f0d920 .scope module, "C1" "clk_gen" 8 15, 5 2 0, S_0x7ff6e7e047a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
P_0x7ff6e7f0d2b0 .param/l "period" 0 5 3, +C4<00000000000000000000000000000010>;
v0x7ff6e7f0dbe0_0 .var *"_ivl_0", 0 0; Local signal
v0x7ff6e7f0dc90_0 .var "clk", 0 0;
S_0x7ff6e7f0dd30 .scope module, "RB1" "reg_bank" 8 16, 7 1 0, S_0x7ff6e7e047a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "from_addr";
    .port_info 1 /INPUT 4 "to_addr";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "alu_x";
    .port_info 5 /OUTPUT 16 "alu_y";
    .port_info 6 /INPUT 16 "alu_ans";
    .port_info 7 /INPUT 16 "input_reg";
P_0x7ff6e7f0dec0 .param/l "addr_len" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x7ff6e7f0df00 .param/l "word_len" 0 7 2, +C4<00000000000000000000000000010000>;
v0x7ff6e7f0e8c0_11 .array/port v0x7ff6e7f0e8c0, 11;
L_0x7ff6e7f0f6b0 .functor BUFZ 16, v0x7ff6e7f0e8c0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0e8c0_12 .array/port v0x7ff6e7f0e8c0, 12;
L_0x7ff6e7f0f720 .functor BUFZ 16, v0x7ff6e7f0e8c0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0e8c0_13 .array/port v0x7ff6e7f0e8c0, 13;
L_0x7ff6e7f0f790 .functor BUFZ 16, v0x7ff6e7f0e8c0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff6e7f0e430_0 .net8 "alu_ans", 15 0, RS_0x7ff6e7832fc8;  alias, 2 drivers
v0x7ff6e7f0e500_0 .net "alu_x", 15 0, L_0x7ff6e7f0f6b0;  alias, 1 drivers
v0x7ff6e7f0e590_0 .net "alu_y", 15 0, L_0x7ff6e7f0f720;  alias, 1 drivers
v0x7ff6e7f0e620_0 .net "clk", 0 0, v0x7ff6e7f0dc90_0;  alias, 1 drivers
v0x7ff6e7f0e6b0_0 .net "enable", 0 0, v0x7ff6e7f0efa0_0;  1 drivers
v0x7ff6e7f0e780_0 .net "from_addr", 3 0, v0x7ff6e7f0f070_0;  1 drivers
v0x7ff6e7f0e8c0_10 .array/port v0x7ff6e7f0e8c0, 10;
RS_0x7ff6e7833388 .resolv tri, v0x7ff6e7f0e8c0_10, v0x7ff6e7f0f100_0;
v0x7ff6e7f0e810_0 .net8 "input_reg", 15 0, RS_0x7ff6e7833388;  2 drivers
v0x7ff6e7f0e8c0 .array "register", 15 0, 15 0;
v0x7ff6e7f0eae0_0 .net "to_addr", 3 0, v0x7ff6e7f0f190_0;  1 drivers
E_0x7ff6e7f0e180 .event edge, v0x7ff6e7f0dc90_0;
S_0x7ff6e7f0e1b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 25, 7 25 0, S_0x7ff6e7f0dd30;
 .timescale 0 0;
v0x7ff6e7f0e370_0 .var/i "i", 31 0;
    .scope S_0x7ff6e7e04910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f083f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff6e7e04910;
T_1 ;
    %wait E_0x7ff6e7e04cd0;
    %load/vec4 v0x7ff6e7f085f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x7ff6e7f086e0_0;
    %load/vec4 v0x7ff6e7f08790_0;
    %xor;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %pad/u 33;
    %load/vec4 v0x7ff6e7f08790_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %store/vec4 v0x7ff6e7f083f0_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %pad/u 33;
    %load/vec4 v0x7ff6e7f08790_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %store/vec4 v0x7ff6e7f083f0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %load/vec4 v0x7ff6e7f08790_0;
    %and;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %load/vec4 v0x7ff6e7f08790_0;
    %or;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %load/vec4 v0x7ff6e7f08790_0;
    %xor;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x7ff6e7f086e0_0;
    %inv;
    %store/vec4 v0x7ff6e7e04d20_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff6e7e04d20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x7ff6e7f08550_0, 0, 1;
    %load/vec4 v0x7ff6e7e04d20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x7ff6e7f084a0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff6e7e04380;
T_2 ;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7ff6e7f08b20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7ff6e7f08b20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7ff6e7f08bb0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7ff6e7f08bb0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f08ca0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x7ff6e7f08ca0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7ff6e7f08b20_0;
    %store/vec4 v0x7ff6e7f088f0_0, 0, 32;
    %load/vec4 v0x7ff6e7f08bb0_0;
    %store/vec4 v0x7ff6e7f089a0_0, 0, 32;
    %load/vec4 v0x7ff6e7f08ca0_0;
    %pad/s 8;
    %store/vec4 v0x7ff6e7f08de0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0x7ff6e7f08ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f08ca0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x7ff6e7f08bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f08bb0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x7ff6e7f08b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f08b20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff6e7f09a10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f09d80_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x7ff6e7f09d80_0;
    %inv;
    %store/vec4 v0x7ff6e7f09cd0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff6e7f09cd0_0;
    %store/vec4 v0x7ff6e7f09d80_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7ff6e7f0ad10;
T_4 ;
    %fork t_1, S_0x7ff6e7f0aee0;
    %jmp t_0;
    .scope S_0x7ff6e7f0aee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f0b0a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7ff6e7f0b0a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 255, 0, 16;
    %ix/getv/s 4, v0x7ff6e7f0b0a0_0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %load/vec4 v0x7ff6e7f0b0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f0b0a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7ff6e7f0ad10;
t_0 %join;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 566, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 267, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 268, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %pushi/vec4 4107, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff6e7f0b510, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7ff6e7f09e20;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff6e7f0a600_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff6e7f0a720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f0a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f0a880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f0ab80_0, 0, 32;
    %fork t_3, S_0x7ff6e7f0a230;
    %jmp t_2;
    .scope S_0x7ff6e7f0a230;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f0a3f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7ff6e7f0a3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7ff6e7f0a3f0_0;
    %store/vec4a v0x7ff6e7f0a570, 4, 0;
    %load/vec4 v0x7ff6e7f0a3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f0a3f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x7ff6e7f09e20;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0x7ff6e7f09e20;
T_6 ;
    %wait E_0x7ff6e7f0a200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f0a880_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0ab80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ff6e7f0ab80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ff6e7f0a690_0;
    %assign/vec4 v0x7ff6e7f0a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff6e7f0ab80_0, 0;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.4 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ff6e7f0ab80_0, 0;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.5 ;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7ff6e7f0a9b0_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7ff6e7f0aad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff6e7f0a880_0, 0;
    %load/vec4 v0x7ff6e7f0a690_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7ff6e7f0a910_0, 0, 16;
    %load/vec4 v0x7ff6e7f0a600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff6e7f0a600_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %jmp T_6.17;
T_6.13 ;
    %jmp T_6.17;
T_6.14 ;
    %jmp T_6.17;
T_6.15 ;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff6e7f09050;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f095a0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7ff6e7f09050;
T_8 ;
    %wait E_0x7ff6e7f094a0;
    %load/vec4 v0x7ff6e7f09760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 16;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x7ff6e7f09800_0;
    %load/vec4 v0x7ff6e7f098b0_0;
    %xor;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %pad/u 17;
    %load/vec4 v0x7ff6e7f098b0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %store/vec4 v0x7ff6e7f095a0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %pad/u 17;
    %load/vec4 v0x7ff6e7f098b0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %store/vec4 v0x7ff6e7f095a0_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %load/vec4 v0x7ff6e7f098b0_0;
    %and;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %load/vec4 v0x7ff6e7f098b0_0;
    %or;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %load/vec4 v0x7ff6e7f098b0_0;
    %xor;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x7ff6e7f09800_0;
    %inv;
    %store/vec4 v0x7ff6e7f094f0_0, 0, 16;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff6e7f094f0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x7ff6e7f096d0_0, 0, 1;
    %load/vec4 v0x7ff6e7f094f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x7ff6e7f09640_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff6e7f0b690;
T_9 ;
    %fork t_5, S_0x7ff6e7f0bb60;
    %jmp t_4;
    .scope S_0x7ff6e7f0bb60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f0bd30_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7ff6e7f0bd30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 65535, 16;
    %ix/getv/s 4, v0x7ff6e7f0bd30_0;
    %store/vec4a v0x7ff6e7f0c2e0, 4, 0;
    %load/vec4 v0x7ff6e7f0bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f0bd30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x7ff6e7f0b690;
t_4 %join;
    %end;
    .thread T_9;
    .scope S_0x7ff6e7f0b690;
T_10 ;
    %wait E_0x7ff6e7f0bb10;
    %load/vec4 v0x7ff6e7f0c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ff6e7f0c180_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %load/vec4 v0x7ff6e7f0c180_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7ff6e7f0c2e0, 4;
    %load/vec4 v0x7ff6e7f0c4c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0c2e0, 4, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x7ff6e7f0c210_0;
    %load/vec4 v0x7ff6e7f0c4c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0c2e0, 4, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x7ff6e7f0bdf0_0;
    %load/vec4 v0x7ff6e7f0c4c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0c2e0, 4, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff6e7e04620;
T_11 ;
    %vpi_call 4 51 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 4 52 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %vpi_call 4 55 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ff6e7f0d920;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f0dc90_0, 0, 1;
T_12.0 ;
    %load/vec4 v0x7ff6e7f0dc90_0;
    %inv;
    %store/vec4 v0x7ff6e7f0dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff6e7f0dbe0_0;
    %store/vec4 v0x7ff6e7f0dc90_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7ff6e7f0dd30;
T_13 ;
    %fork t_7, S_0x7ff6e7f0e1b0;
    %jmp t_6;
    .scope S_0x7ff6e7f0e1b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff6e7f0e370_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7ff6e7f0e370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 65535, 16;
    %ix/getv/s 4, v0x7ff6e7f0e370_0;
    %store/vec4a v0x7ff6e7f0e8c0, 4, 0;
    %load/vec4 v0x7ff6e7f0e370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff6e7f0e370_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x7ff6e7f0dd30;
t_6 %join;
    %end;
    .thread T_13;
    .scope S_0x7ff6e7f0dd30;
T_14 ;
    %wait E_0x7ff6e7f0e180;
    %load/vec4 v0x7ff6e7f0e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7ff6e7f0e780_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %load/vec4 v0x7ff6e7f0e780_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7ff6e7f0e8c0, 4;
    %load/vec4 v0x7ff6e7f0eae0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0e8c0, 4, 0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x7ff6e7f0e810_0;
    %load/vec4 v0x7ff6e7f0eae0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0e8c0, 4, 0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x7ff6e7f0e430_0;
    %load/vec4 v0x7ff6e7f0eae0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ff6e7f0e8c0, 4, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff6e7f0cf70;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6e7f0d4b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7ff6e7f0cf70;
T_16 ;
    %wait E_0x7ff6e7f0d3a0;
    %load/vec4 v0x7ff6e7f0d670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 16;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %load/vec4 v0x7ff6e7f0d710_0;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %xor;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %pad/u 17;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %store/vec4 v0x7ff6e7f0d4b0_0, 0, 1;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %pad/u 17;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %store/vec4 v0x7ff6e7f0d4b0_0, 0, 1;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %and;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %or;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %load/vec4 v0x7ff6e7f0d7c0_0;
    %xor;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x7ff6e7f0d710_0;
    %inv;
    %store/vec4 v0x7ff6e7f0d3f0_0, 0, 16;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff6e7f0d3f0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %store/vec4 v0x7ff6e7f0d5e0_0, 0, 1;
    %load/vec4 v0x7ff6e7f0d3f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %store/vec4 v0x7ff6e7f0d550_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff6e7e047a0;
T_17 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7ff6e7f0f100_0, 0, 16;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7ff6e7f0f070_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7ff6e7f0f190_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff6e7f0efa0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7ff6e7f0f100_0, 0, 16;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ff6e7f0f190_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ff6e7f0f070_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ff6e7f0f190_0, 0, 4;
    %delay 2, 0;
    %delay 1000, 0;
    %vpi_call 8 54 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "control_unit_tb.v";
    "clk_gen.v";
    "control_unit.v";
    "reg_bank.v";
    "reg_bank_tb.v";
