{"critical_paths": [{"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_DFFLC", "loc": [9, 23], "port": "O"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_DFFLC", "loc": [9, 23], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_DFFLC", "loc": [9, 23], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_valid_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [9, 23], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_valid_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [9, 23], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_valid_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [9, 23], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_valid_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [9, 23], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_valid_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 22], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 22], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 22], "port": "O"}, "type": "logic"}, {"delay": 4.2480001449584961, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 22], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.HWDATA_SB_LUT4_O_20_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [8, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [8, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [8, 10], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [8, 10], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O[0]", "to": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [8, 20], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [8, 20], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [8, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [8, 20], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [8, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [8, 20], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [8, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [8, 20], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.RAM.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_3_LC", "loc": [9, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_3_LC", "loc": [9, 20], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_3_LC", "loc": [9, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_3_LC", "loc": [9, 20], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 21], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 21], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 21], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 20], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 20], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [10, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [10, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [10, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [10, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I0[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 18], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 18], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 18], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 18], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 17], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [9, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 14], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 14], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 14], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 14], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [8, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [8, 13], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [8, 13], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [8, 13], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [8, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [8, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [8, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [8, 12], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 11], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 10], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC", "loc": [7, 10], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[3]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC", "loc": [8, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC", "loc": [8, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC", "loc": [8, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC", "loc": [8, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[22]_SB_DFFE_Q_D_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[22]_SB_DFFE_Q_D_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[22]_SB_DFFE_Q_D_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[22]_SB_DFFE_Q_D_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [9, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[22]_SB_DFFE_Q_D_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 10], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 10], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 11], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [12, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [12, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [12, 12], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [12, 12], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[5]_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [12, 16], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [12, 16], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [12, 16], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [12, 16], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [11, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [11, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [11, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_2_LC", "loc": [11, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_2_LC", "loc": [10, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_2_LC", "loc": [10, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_2_LC", "loc": [10, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_2_LC", "loc": [10, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[31]_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 18], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 18], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 18], "port": "O"}, "type": "logic"}, {"delay": 2.9920001029968262, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 18], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.HWRITE_d_SB_DFF_Q_D[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[11]_SB_LUT4_I1_I2_SB_LUT4_O_LC", "loc": [9, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[11]_SB_LUT4_I1_I2_SB_LUT4_O_LC", "loc": [9, 25], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[11]_SB_LUT4_I1_I2_SB_LUT4_O_LC", "loc": [9, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[11]_SB_LUT4_I1_I2_SB_LUT4_O_LC", "loc": [9, 25], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [8, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [8, 24], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [8, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [8, 24], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I0_1_O_SB_LUT4_O_1_LC", "loc": [9, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I0_1_O_SB_LUT4_O_1_LC", "loc": [9, 24], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I0_1_O_SB_LUT4_O_1_LC", "loc": [9, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I0_1_O_SB_LUT4_O_1_LC", "loc": [9, 24], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00397__SB_LUT4_I0_1_O[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[10]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [10, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[10]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [10, 25], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[10]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [10, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[10]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [10, 25], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[10]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 24], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC", "loc": [10, 24], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 24], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [11, 24], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00342__SB_LUT4_I1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 25], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [10, 25], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 25], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 25], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [9, 25], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [8, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [8, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [8, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [8, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [7, 16], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [7, 16], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [7, 16], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [7, 16], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [7, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [7, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [7, 15], "port": "O"}, "type": "logic"}, {"delay": 2.3039999008178711, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [7, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [5, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [5, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [5, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [5, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[17]_SB_LUT4_I1_2_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "O"}, "type": "logic"}, {"delay": 2.8469998836517334, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [4, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [11, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [11, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [11, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [11, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]", "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [12, 14], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [12, 14], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [12, 14], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [12, 14], "port": "O"}, "net": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 15], "port": "O"}, "net": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [13, 16], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [13, 16], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [13, 16], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [13, 16], "port": "O"}, "net": "u_Hazard2_SoC.GPIO.GPIOA.HADDR_d_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_2_I1_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 17], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 17], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[19]_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 23], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 23], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 23], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 23], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00418__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_LC", "loc": [10, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_LC", "loc": [10, 27], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_LC", "loc": [10, 27], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_LC", "loc": [10, 27], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O[2]", "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_R_SB_LUT4_O_LC", "loc": [11, 26], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_R_SB_LUT4_O_LC", "loc": [11, 26], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_R_SB_LUT4_O_LC", "loc": [11, 26], "port": "O"}, "type": "logic"}, {"delay": 2.9649999141693115, "from": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_R_SB_LUT4_O_LC", "loc": [11, 26], "port": "O"}, "net": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_R", "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_D_SB_LUT4_O_LC", "loc": [11, 18], "port": "SR"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_D_SB_LUT4_O_LC", "loc": [11, 18], "port": "SR"}, "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFESR_Q_D_SB_LUT4_O_LC", "loc": [11, 18], "port": "SR"}, "type": "setup"}], "to": "posedge int_osc"}, {"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "blue_pwm_SB_DFFE_Q_DFFLC", "loc": [1, 30], "port": "O"}, "to": {"cell": "blue_pwm_SB_DFFE_Q_DFFLC", "loc": [1, 30], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "blue_pwm_SB_DFFE_Q_DFFLC", "loc": [1, 30], "port": "O"}, "net": "GPIO_OUT_C[2]", "to": {"cell": "RGB_DRIVER", "loc": [0, 30], "port": "RGB2PWM"}, "type": "routing"}], "to": "<async>"}], "fmax": {"int_osc": {"achieved": 6.7522854804992676, "constraint": 48.000766754150391}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 1}, "ICESTORM_LC": {"available": 5280, "used": 4357}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 0}, "ICESTORM_RAM": {"available": 30, "used": 24}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 5}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 0}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 1}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
