// Seed: 2183388522
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  reg id_3;
  reg id_4;
  always @(posedge id_1) begin
    id_1 = id_3;
    id_1 <= id_4;
  end
endmodule
