Luciano Ost , Aline Mello , José Palma , Fernando Moraes , Ney Calazans, MAIA: a framework for networks on chip generation and verification, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi , Davide Patti, A new selection policy for adaptive routing in network on chip, Proceedings of the 5th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications, p.94-99, February 15-17, 2006, Madrid, Spain
Jatin Upadhyay , Vara Varavithya , Prasant Moihapatra, A Traffic-Balanced Adaptive Wormhole Routing Scheme for Two-Dimensional Meshes, IEEE Transactions on Computers, v.46 n.2, p.190-197, February 1997
Chien-Min Wang , Yomin Hou , Lih-Hsing Hsu, Adaptive Path-Based Multicast on Wormhole-Routed Hypercubes, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.757-766, August 27-30, 2002
Yi-Fang Lin , Zhe-Hao Kang , Pangfeng Liu , Jan-Jan Wu, An optimal scheduling algorithm for an agent-based multicast strategy on irregular networks, Proceedings of the First international conference on Advances in Grid and Pervasive Computing, May 03-05, 2006, Taichung, Taiwan
Jingcao Hu , Radu Marculescu, DyAD: smart routing for networks-on-chip, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Poona Bahrebar , Dirk Stroobandt, The Hamiltonian-based odd-even turn model for maximally adaptive routing in 2D mesh networks-on-chip, Computers and Electrical Engineering, v.45 n.C, p.386-401, July 2015
Frank Olaf Sem-Jacobsen , Samuel Rodrigo , Tor Skeie, iFDOR: dynamic rerouting on-chip, Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, p.11-14, January 23-23, 2011, Heraklion, Greece
Myong Hyon Cho , Mieszko Lis , Keun Sup Shim , Michel Kinsy , Srinivas Devadas, Path-based, randomized, oblivious, minimal routing, Proceedings of the 2nd International Workshop on Network on Chip Architectures, December 12-12, 2009, New York, New York
Julien Delorme, An automatic design flow for mapping application onto a 2D mesh NoC architecture, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
Dong Xiang , Qi Wang , Yi Pan, Deadlock-Free Adaptive Routing in 2D Tori with a New Turn Model, Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing, p.58-69, June 09-11, 2008, Agia Napa, Cyprus
Ahmed H. Abdel-Gawad , Mithuna Thottethodi, TransCom: transforming stream communication for load balance and efficiency in networks-on-chip, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil
F. Gilabert , M. E. Gómez , P. López , J. Duato, On the influence of the selection function on the performance of fat-trees, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany
Maurizio Palesi , Shashi Kumar , Rickard Holsmark, A method for router table compression for application specific routing in mesh topology noc architectures, Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 17-20, 2006, Samos, Greece
Douglas H. Summerville , José G. Delgado-Frias , Stamatis Vassiliadis, A Flexible Bit-Pattern Associative Router for Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.7 n.5, p.477-485, May 1996
Wen-Chung Tsai , Kuo-Chih Chu , Yu-Hen Hu , Sao-Jie Chen, Non-minimal, turn-model based NoC routing, Microprocessors & Microsystems, v.37 n.8, p.899-914, November, 2013
Po-Jen Chuang , Yue-Tsuen Jiang, Balancing traffic in meshes by dynamic channel selection, Proceedings of the 2003 international conference on Parallel and distributed processing and applications, July 02-04, 2003, Aizu-Wakamatsu, Japan
Soojung Lee, Efficient Deadlock Detection in Parallel Computer Systems with Wormhole Routing, Proceedings of the 7th international conference on Computational Science, Part I: ICCS 2007, p.676-683, May 27-30, 2007, Beijing, China
Abbas Eslami Kiasari , Axel Jantsch , Zhonghai Lu, A framework for designing congestion-aware deterministic routing, Proceedings of the Third International Workshop on Network on Chip Architectures, December 04-04, 2010, Atlanta, Georgia
Poona Bahrebar , Dirk Stroobandt, Improving hamiltonian-based routing methods for on-chip networks: a turn model approach, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Jun Ho Bahn , Seung Eun Lee , Nader Bagherzadeh, Design of a router for network-on-chip, International Journal of High Performance Systems Architecture, v.1 n.2, p.98-105, October 2007
Charles M. Fiduccia , Paul J. Hedrick, Edge Congestion of Shortest Path Systems for All-to-All Communication, IEEE Transactions on Parallel and Distributed Systems, v.8 n.10, p.1043-1054, October 1997
Ming Li , Qing-An Zeng , Wen-Ben Jone, DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
Maurizio Palesi , Giuseppe Longo , Salvatore Signorino , Rickard Holsmark , Shashi Kumar , Vincenzo Catania, Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.97-106, April 07-10, 2008
Po-Jen Chuang , Juei-Tang Chen , Yue-Tsuen Jiang, Balancing Buffer Utilization in Meshes Using a 'Restricted Area' Concept, IEEE Transactions on Parallel and Distributed Systems, v.13 n.8, p.814-827, August 2002
Maurizio Palesi , Rickard Holsmark , Shashi Kumar , Vincenzo Catania, A methodology for design of application specific deadlock-free routing algorithms for NoC systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Brent N. Chun , Alan M. Mainwaring , Saul Schleimer , Daniel S. Wilkerson, System area network mapping, Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, p.116-126, June 23-25, 1997, Newport, Rhode Island, USA
Wooyoung Jang , Duo Ding , David Z. Pan, A voltage-frequency island aware energy optimization framework for networks-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Minghua Tang , Xiaola Lin, An Advanced NoP Selection Strategy for Odd-Even Routing Algorithm in Network-on-Chip, Proceedings of the 9th International Conference on Algorithms and Architectures for Parallel Processing, June 08-11, 2009, Taipei, Taiwan
P. Lotfi-Kamran , A. M. Rahmani , M. Daneshtalab , A. Afzali-Kusha , Z. Navabi, EDXY - A low cost congestion-aware routing algorithm for network-on-chips, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.256-264, July, 2010
Jili Yan, Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip, The Journal of Supercomputing, v.72 n.2, p.567-587, February  2016
Pejman Lotfi-Kamran , Masoud Daneshtalab , Caro Lucas , Zainalabedin Navabi, BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Freek Verbeek , Julien Schmaltz, Automatic verification for deadlock in Networks-on-Chips with adaptive routing and wormhole switching, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania
Hanmin Park , Kiyoung Choi, Position-based weighted round-robin arbitration for equality of service in many-core network-on-chips, Proceedings of the Fifth International Workshop on Network on Chip Architectures, December 01-01, 2012, Vancouver, British Columbia, Canada
Pangfeng Liu , Yi-Fang Lin , Jan-Jan Wu , Zhe-Hao Kang, An optimal scheduling algorithm for an agent-based multicast strategy on irregular networks, The Journal of Supercomputing, v.42 n.3, p.283-302, December  2007
Po-Jen Chuang , Yue-Tsuen Jiang, Dynamic channel selection: an efficient strategy for balancing traffic in meshes, International Journal of Computational Science and Engineering, v.2 n.1/2, p.3-22, June 2006
Pangfeng Liu , Jan-Jan Wu , Yi-Fang Lin , Shih-Hsien Yeh, A Simple Incremental Network Topology for Wormhole Switch-Based Networks, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.55, April 23-27, 2001
Dong Xiang , Yueli Zhang , Jia-Guang Sun, Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.12, p.1164-1178, December, 2008
Keun Sup Shim , Myong Hyon Cho , Michel Kinsy , Tina Wen , Mieszko Lis , G. Edward Suh , Srinivas Devadas, Static virtual channel allocation in oblivious routing, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.38-43, May 10-13, 2009
Rickard Holsmark , Maurizio Palesi , Shashi Kumar, Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.3-4, p.427-440, March, 2008
Ling Wang , Hui Song , Yingtao Jiang , Lihong Zhang, A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures, Computers and Electrical Engineering, v.35 n.6, p.846-855, November, 2009
Jie Wu, A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
Soojung Lee, A deadlock detection mechanism for true fully adaptive routing in regular wormhole networks, Computer Communications, v.30 n.8, p.1826-1840, June, 2007
Seung Eun Lee , Nader Bagherzadeh, Increasing the throughput of an adaptive router in network-on-chip (NoC), Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Nils Agne Nordbotten , Tor Skeie, A routing methodology for dynamic fault tolerance in meshes and tori, Proceedings of the 14th international conference on High performance computing, December 18-21, 2007, Goa, India
Zhijuan Chang , Jianxiong Tang , Yaohui Jin, An insertion loss balance aware routing scheme in photonic network on chip, Proceedings of the 7th international conference on Information, communications and signal processing, December 08-10, 2009, Macau, China
Mahnaz Rafie , Ahmad Khademzadeh , Midia Reshadi, Performance improvement of application-specific network on chip using machine learning algorithms, International Journal of High Performance Systems Architecture, v.5 n.2, p.71-83, May 2014
Ching-Chin Han , Kang G. Shin , Sang Kyun Yun, On Load Balancing in Multicomputer/Distributed Systems Equipped with Circuit or Cut-Through Switching Capability, IEEE Transactions on Computers, v.49 n.9, p.947-957, September 2000
Yomin Hou , Chien-Min Wang , Chiu-Yu Ku , Lih-Hsing Hsu, Optimal Processor Mapping for Linear-Complement Communication on Hypercubes, IEEE Transactions on Parallel and Distributed Systems, v.12 n.5, p.514-527, May 2001
Jingcao Hu , R. Marculescu, Application-specific buffer space allocation for networks-on-chip router design, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.354-361, November 07-11, 2004
Ausif Mahmood , Donald J. Lynch , Roger B. Shaffer, Optimally adaptive, minimum-distance, circuit-switched routing in hypercubes, ACM Transactions on Computer Systems (TOCS), v.15 n.2, p.166-193, May 1997
David Starobinski , Mark Karpovsky , Lev A. Zakrevski, Application of network calculus to general topologies using turn-prohibition, IEEE/ACM Transactions on Networking (TON), v.11 n.3, p.411-421, June 2003
Ingebjørg Theiss , Olav Lysne, Deadlock Avoidance for Wormhole Based Switches, Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.890-899, August 29-September 01, 2000
Jiazheng Zhou , Yeh-Ching Chung, Tree-turn routing: an efficient deadlock-free routing algorithm for irregular networks, The Journal of Supercomputing, v.59 n.2, p.882-900, February  2012
Xinyu Wang , Zhigang Yu , Huazhen Xu, A simple and efficient input selection function for networks-on-chip, Proceedings of the 13th international conference on Distributed Computing and Networking, p.525-539, January 03-06, 2012, Hong Kong, China
Minghua Tang , Xiaola Lin, Network-on-Chip routing algorithms by breaking cycles, Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing, May 21-23, 2010, Busan, Korea
Andres Mejia , Maurizio Palesi , José Flich , Shashi Kumar , Pedro López , Rickard Hoismark , José Duato, Region-based routing: a mechanism to support efficient routing algorithms in NoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.356-369, March 2009
Jeff Hoffman , David Arditti Ilitzky , Anthony Chun , Aliaksei Chapyzhenka, Architecture of the Scalable Communications Core, Proceedings of the First International Symposium on Networks-on-Chip, p.40-52, May 07-09, 2007
Ted Nesson , S. Lennart Johnsson, ROMM routing on mesh and torus networks, Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, p.275-287, June 24-26, 1995, Santa Barbara, California, United States
Melanie L. Fulgham , Lawrence Snyder, Triplex: a multi-class routing algorithm, Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, p.127-138, June 23-25, 1997, Newport, Rhode Island, USA
Jie Wu, A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model, IEEE Transactions on Computers, v.52 n.9, p.1154-1169, September 2003
Leonel Pablo Tedesco , Thiago Rosa , Fabien Clermidy , Ney Calazans , Fernando Gehm Moraes, Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip, Proceedings of the 23rd symposium on Integrated circuits and system design, September 06-09, 2010, São Paulo, Brazil
Daniel Grissom , Christopher Curtis , Philip Brisk, Interpreting Assays with Control Flow on Digital Microfluidic Biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-30, April 2014
Carsten Albrecht , Andreas C. Döring, A Compiler for Mapping a Rule-Based Event-Triggered Program to a Hardware Engine, Electronic Notes in Theoretical Computer Science (ENTCS), v.124 n.1, p.63-80, March 2005
Michel A. Kinsy , Myong Hyon Cho , Tina Wen , Edward Suh , Marten van Dijk , Srinivas Devadas, Application-aware deadlock-free oblivious routing, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009
Wen-Chung Tsai , Kuo-Chih Chu , Yu-Hen Hu , Sao-Jie Chen, A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems, Journal of Parallel and Distributed Computing, v.72 n.11, p.1433-1441, November, 2012
Loren Schwiebert , D. N. Jayasimha, A universal proof technique for deadlock-free routing in interconnection networks, Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, p.175-184, June 24-26, 1995, Santa Barbara, California, United States
Minghua Tang , Xiaola Lin, Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.452-462, September, 2010
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000
Frank Olaf Sem-Jacobsen , Samuel Rodrigo , Alessandro Strano , Tor Skeie , Davide Bertozzi , Francisco Gilabert, Enabling power efficiency through dynamic rerouting on-chip, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.4, June 2013
David Arditti Ilitzky , Jeffrey D. Hoffman , Anthony Chun , Brando Perez Esparza, Architecture of the Scalable Communications Core's Network on Chip, IEEE Micro, v.27 n.5, p.62-74, September 2007
Freek Verbeek , Julien Schmaltz, Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-28, January 2012
Aline Mello , Leonel Tedesco , Ney Calazans , Fernando Moraes, Virtual channels in networks on chip: implementation and evaluation on hermes NoC, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil
Hamid Sarbazi-Azad , Mohamed Ould-Khaoua , Lewis M. Mackenzie, Comparative Analysis of Adaptive Wormhole Routing in Tori and Hypercubes in the Presence of Hotspot Traffic, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.97, April 15-19, 2002
Loren Schwiebert , D.N. Jayasimha, A Necessary and Sufficient Condition for Deadlock-Free Wormhole Routing, Journal of Parallel and Distributed Computing, v.32 n.1, p.103-117, Jan. 10, 1996
Wenjian Qiao , Lionel M. Ni , Tomas Rokicki, Adaptive-Trail Routing and Performance Evaluation in Irregular Networks Using Cut-Through Switches, IEEE Transactions on Parallel and Distributed Systems, v.10 n.11, p.1138-1158, November 1999
Yoshio Turner , Yuval Tamir, Deadlock-free connection-based adaptive routing with dynamic virtual circuits, Journal of Parallel and Distributed Computing, v.67 n.1, p.13-32, January, 2007
Radu Marculescu , Umit Y. Ogras , Nicholas H. Zamora, Computation and communication refinement for multiprocessor SoC design: A system-level perspective, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.564-592, July 2006
Hashem Hashemi Najaf-abadi , Hamid Sarbazi-Azad, An empirical performance analysis of minimal and non-minimal routing in cube-based OTIS multicomputers, Journal of High Speed Networks, v.16 n.2, p.133-155, April 2007
Farshad Safaei , Majed Valadbeigi, An efficient routing methodology to tolerate static and dynamic faults in 2-D mesh networks-on-chip, Microprocessors & Microsystems, v.36 n.7, p.531-542, October, 2012
Zhigang Yu , Xinyu Wang , Kele Shen, Conditional forwarding: simple flow control to increase adaptivity for fully adaptive routing algorithms, The Journal of Supercomputing, v.72 n.2, p.639-653, February  2016
Olav Lysne , Timothy Mark Pinkston , Jose Duato, Part II: A Methodology for Developing Deadlock-Free Dynamic Network Reconfiguration Processes, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.428-443, May 2005
Ciprian Radu , Md. Shahriar Mahbub , Lucian Vinan, Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping, Microprocessors & Microsystems, v.37 n.1, p.65-78, February, 2013
Prasant Mohapatra, Wormhole routing techniques for directly connected multicomputer systems, ACM Computing Surveys (CSUR), v.30 n.3, p.374-410, Sept. 1998
Wen-Chung Tsai , Ying-Cherng Lan , Yu-Hen Hu , Sao-Jie Chen, Networks on chips: structure and design methodologies, Journal of Electrical and Computer Engineering, 2012, p.2-2, January 2012
Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004
Zhigang Yu , Dong Xiang , Xinyu Wang, Balancing virtual channel utilization for deadlock-free routing in torus networks, The Journal of Supercomputing, v.71 n.8, p.3094-3115, August    2015
Eric Fleury , Pierre Fraigniaud, A General Theory for Deadlock Avoidance in Wormhole-Routed Networks, IEEE Transactions on Parallel and Distributed Systems, v.9 n.7, p.626-638, July 1998
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006
