INFO: [VRFC 10-163] Analyzing VHDL file "E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
