
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007224  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407224  00407224  00017224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  0040722c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000308  204009d8  00407c04  000209d8  2**2
                  ALLOC
  4 .stack        00002000  20400ce0  00407f0c  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00409f0c  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a418  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003b79  00000000  00000000  0003ae77  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005f43  00000000  00000000  0003e9f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009d0  00000000  00000000  00044933  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a40  00000000  00000000  00045303  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021e9d  00000000  00000000  00045d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fbea  00000000  00000000  00067be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009068b  00000000  00000000  000777ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002234  00000000  00000000  00107e58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 e1 12 40 00 dd 12 40 00 dd 12 40 00     .,@ ..@...@...@.
  400010:	dd 12 40 00 dd 12 40 00 dd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40003c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40004c:	6d 18 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     m.@...@...@...@.
  40005c:	dd 12 40 00 dd 12 40 00 00 00 00 00 41 0e 40 00     ..@...@.....A.@.
  40006c:	55 0e 40 00 69 0e 40 00 dd 12 40 00 dd 12 40 00     U.@.i.@...@...@.
  40007c:	dd 12 40 00 7d 0e 40 00 91 0e 40 00 dd 12 40 00     ..@.}.@...@...@.
  40008c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40009c:	f5 17 40 00 1d 18 40 00 45 18 40 00 dd 12 40 00     ..@...@.E.@...@.
  4000ac:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000bc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000cc:	dd 12 40 00 00 00 00 00 dd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ec:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000fc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40010c:	dd 12 40 00 dd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ......@...@...@.
  40012c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40013c:	dd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	0040722c 	.word	0x0040722c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040722c 	.word	0x0040722c
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	0040722c 	.word	0x0040722c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009f4 	.word	0x204009f4

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009f4 	.word	0x204009f4

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009f4 	.word	0x204009f4

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009f4 	.word	0x204009f4

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00400fc5 	.word	0x00400fc5

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr

004003ba <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003ba:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003bc:	0189      	lsls	r1, r1, #6
  4003be:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003c0:	2402      	movs	r4, #2
  4003c2:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003c4:	f04f 31ff 	mov.w	r1, #4294967295
  4003c8:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003ca:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003cc:	605a      	str	r2, [r3, #4]
}
  4003ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003d2:	4770      	bx	lr

004003d4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003d4:	0189      	lsls	r1, r1, #6
  4003d6:	2305      	movs	r3, #5
  4003d8:	5043      	str	r3, [r0, r1]
  4003da:	4770      	bx	lr

004003dc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4003dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003e0:	61ca      	str	r2, [r1, #28]
  4003e2:	4770      	bx	lr

004003e4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003e8:	624a      	str	r2, [r1, #36]	; 0x24
  4003ea:	4770      	bx	lr

004003ec <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003f0:	6a08      	ldr	r0, [r1, #32]
}
  4003f2:	4770      	bx	lr

004003f4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003f4:	b4f0      	push	{r4, r5, r6, r7}
  4003f6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003f8:	2402      	movs	r4, #2
  4003fa:	9401      	str	r4, [sp, #4]
  4003fc:	2408      	movs	r4, #8
  4003fe:	9402      	str	r4, [sp, #8]
  400400:	2420      	movs	r4, #32
  400402:	9403      	str	r4, [sp, #12]
  400404:	2480      	movs	r4, #128	; 0x80
  400406:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400408:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40040a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40040c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40040e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400412:	d814      	bhi.n	40043e <tc_find_mck_divisor+0x4a>
  400414:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400416:	42a0      	cmp	r0, r4
  400418:	d217      	bcs.n	40044a <tc_find_mck_divisor+0x56>
  40041a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40041c:	af01      	add	r7, sp, #4
  40041e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400422:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400426:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400428:	4284      	cmp	r4, r0
  40042a:	d30a      	bcc.n	400442 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40042c:	4286      	cmp	r6, r0
  40042e:	d90d      	bls.n	40044c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400430:	3501      	adds	r5, #1
	for (ul_index = 0;
  400432:	2d05      	cmp	r5, #5
  400434:	d1f3      	bne.n	40041e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400436:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400438:	b006      	add	sp, #24
  40043a:	bcf0      	pop	{r4, r5, r6, r7}
  40043c:	4770      	bx	lr
			return 0;
  40043e:	2000      	movs	r0, #0
  400440:	e7fa      	b.n	400438 <tc_find_mck_divisor+0x44>
  400442:	2000      	movs	r0, #0
  400444:	e7f8      	b.n	400438 <tc_find_mck_divisor+0x44>
	return 1;
  400446:	2001      	movs	r0, #1
  400448:	e7f6      	b.n	400438 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40044a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40044c:	b12a      	cbz	r2, 40045a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40044e:	a906      	add	r1, sp, #24
  400450:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400454:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400458:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40045a:	2b00      	cmp	r3, #0
  40045c:	d0f3      	beq.n	400446 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40045e:	601d      	str	r5, [r3, #0]
	return 1;
  400460:	2001      	movs	r0, #1
  400462:	e7e9      	b.n	400438 <tc_find_mck_divisor+0x44>

00400464 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400464:	4b01      	ldr	r3, [pc, #4]	; (40046c <gfx_mono_set_framebuffer+0x8>)
  400466:	6018      	str	r0, [r3, #0]
  400468:	4770      	bx	lr
  40046a:	bf00      	nop
  40046c:	204009f8 	.word	0x204009f8

00400470 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400470:	4b02      	ldr	r3, [pc, #8]	; (40047c <gfx_mono_framebuffer_put_byte+0xc>)
  400472:	681b      	ldr	r3, [r3, #0]
  400474:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400478:	5442      	strb	r2, [r0, r1]
  40047a:	4770      	bx	lr
  40047c:	204009f8 	.word	0x204009f8

00400480 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <gfx_mono_framebuffer_get_byte+0xc>)
  400482:	681b      	ldr	r3, [r3, #0]
  400484:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400488:	5c40      	ldrb	r0, [r0, r1]
  40048a:	4770      	bx	lr
  40048c:	204009f8 	.word	0x204009f8

00400490 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400494:	1884      	adds	r4, r0, r2
  400496:	2c80      	cmp	r4, #128	; 0x80
  400498:	dd02      	ble.n	4004a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40049a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40049e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4004a0:	b322      	cbz	r2, 4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4004a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4004a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4004a8:	2601      	movs	r6, #1
  4004aa:	fa06 f101 	lsl.w	r1, r6, r1
  4004ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4004b0:	2b01      	cmp	r3, #1
  4004b2:	d01d      	beq.n	4004f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d035      	beq.n	400524 <gfx_mono_generic_draw_horizontal_line+0x94>
  4004b8:	2b02      	cmp	r3, #2
  4004ba:	d117      	bne.n	4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4004bc:	3801      	subs	r0, #1
  4004be:	b2c7      	uxtb	r7, r0
  4004c0:	19d4      	adds	r4, r2, r7
  4004c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4004c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4004c8:	f04f 0900 	mov.w	r9, #0
  4004cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004d0:	4621      	mov	r1, r4
  4004d2:	4628      	mov	r0, r5
  4004d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4004d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004da:	464b      	mov	r3, r9
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	4621      	mov	r1, r4
  4004e0:	4628      	mov	r0, r5
  4004e2:	47c0      	blx	r8
  4004e4:	3c01      	subs	r4, #1
  4004e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004e8:	42bc      	cmp	r4, r7
  4004ea:	d1f1      	bne.n	4004d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004f0:	3801      	subs	r0, #1
  4004f2:	b2c7      	uxtb	r7, r0
  4004f4:	19d4      	adds	r4, r2, r7
  4004f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004fc:	f04f 0900 	mov.w	r9, #0
  400500:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400504:	4621      	mov	r1, r4
  400506:	4628      	mov	r0, r5
  400508:	47d0      	blx	sl
			temp |= pixelmask;
  40050a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40050e:	464b      	mov	r3, r9
  400510:	b2d2      	uxtb	r2, r2
  400512:	4621      	mov	r1, r4
  400514:	4628      	mov	r0, r5
  400516:	47c0      	blx	r8
  400518:	3c01      	subs	r4, #1
  40051a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40051c:	42bc      	cmp	r4, r7
  40051e:	d1f1      	bne.n	400504 <gfx_mono_generic_draw_horizontal_line+0x74>
  400520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400524:	3801      	subs	r0, #1
  400526:	b2c7      	uxtb	r7, r0
  400528:	19d4      	adds	r4, r2, r7
  40052a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40052c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400530:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400532:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400536:	4621      	mov	r1, r4
  400538:	4628      	mov	r0, r5
  40053a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40053c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400540:	2300      	movs	r3, #0
  400542:	b2d2      	uxtb	r2, r2
  400544:	4621      	mov	r1, r4
  400546:	4628      	mov	r0, r5
  400548:	47c8      	blx	r9
  40054a:	3c01      	subs	r4, #1
  40054c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40054e:	42bc      	cmp	r4, r7
  400550:	d1f1      	bne.n	400536 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400556:	bf00      	nop
  400558:	00400791 	.word	0x00400791
  40055c:	0040068d 	.word	0x0040068d

00400560 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400564:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400568:	b18b      	cbz	r3, 40058e <gfx_mono_generic_draw_filled_rect+0x2e>
  40056a:	461c      	mov	r4, r3
  40056c:	4690      	mov	r8, r2
  40056e:	4606      	mov	r6, r0
  400570:	1e4d      	subs	r5, r1, #1
  400572:	b2ed      	uxtb	r5, r5
  400574:	442c      	add	r4, r5
  400576:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400578:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400594 <gfx_mono_generic_draw_filled_rect+0x34>
  40057c:	463b      	mov	r3, r7
  40057e:	4642      	mov	r2, r8
  400580:	4621      	mov	r1, r4
  400582:	4630      	mov	r0, r6
  400584:	47c8      	blx	r9
  400586:	3c01      	subs	r4, #1
  400588:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40058a:	42ac      	cmp	r4, r5
  40058c:	d1f6      	bne.n	40057c <gfx_mono_generic_draw_filled_rect+0x1c>
  40058e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400592:	bf00      	nop
  400594:	00400491 	.word	0x00400491

00400598 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40059c:	b083      	sub	sp, #12
  40059e:	4604      	mov	r4, r0
  4005a0:	4688      	mov	r8, r1
  4005a2:	4691      	mov	r9, r2
  4005a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005a6:	7a5b      	ldrb	r3, [r3, #9]
  4005a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005ac:	2100      	movs	r1, #0
  4005ae:	9100      	str	r1, [sp, #0]
  4005b0:	4649      	mov	r1, r9
  4005b2:	4640      	mov	r0, r8
  4005b4:	4d21      	ldr	r5, [pc, #132]	; (40063c <gfx_mono_draw_char+0xa4>)
  4005b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4005b8:	f89b 3000 	ldrb.w	r3, [fp]
  4005bc:	b113      	cbz	r3, 4005c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4005be:	b003      	add	sp, #12
  4005c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4005c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4005ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4005ce:	bf18      	it	ne
  4005d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4005d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4005d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4005da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4005dc:	fb17 f70a 	smulbb	r7, r7, sl
  4005e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4005e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4005e8:	fa13 f787 	uxtah	r7, r3, r7
  4005ec:	e01f      	b.n	40062e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4005ee:	0064      	lsls	r4, r4, #1
  4005f0:	b2e4      	uxtb	r4, r4
  4005f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005f4:	b2eb      	uxtb	r3, r5
  4005f6:	429e      	cmp	r6, r3
  4005f8:	d910      	bls.n	40061c <gfx_mono_draw_char+0x84>
  4005fa:	b2eb      	uxtb	r3, r5
  4005fc:	eb08 0003 	add.w	r0, r8, r3
  400600:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400602:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400606:	bf08      	it	eq
  400608:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40060c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400610:	d0ed      	beq.n	4005ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400612:	2201      	movs	r2, #1
  400614:	4649      	mov	r1, r9
  400616:	4b0a      	ldr	r3, [pc, #40]	; (400640 <gfx_mono_draw_char+0xa8>)
  400618:	4798      	blx	r3
  40061a:	e7e8      	b.n	4005ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40061c:	f109 0901 	add.w	r9, r9, #1
  400620:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400624:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400628:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40062c:	d0c7      	beq.n	4005be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40062e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400632:	2e00      	cmp	r6, #0
  400634:	d0f2      	beq.n	40061c <gfx_mono_draw_char+0x84>
  400636:	2500      	movs	r5, #0
  400638:	462c      	mov	r4, r5
  40063a:	e7de      	b.n	4005fa <gfx_mono_draw_char+0x62>
  40063c:	00400561 	.word	0x00400561
  400640:	0040072d 	.word	0x0040072d

00400644 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400648:	4604      	mov	r4, r0
  40064a:	4690      	mov	r8, r2
  40064c:	461d      	mov	r5, r3
  40064e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400650:	4f0d      	ldr	r7, [pc, #52]	; (400688 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400652:	460e      	mov	r6, r1
  400654:	e008      	b.n	400668 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400656:	7a6a      	ldrb	r2, [r5, #9]
  400658:	3201      	adds	r2, #1
  40065a:	4442      	add	r2, r8
  40065c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400660:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400662:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400666:	b16b      	cbz	r3, 400684 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400668:	7820      	ldrb	r0, [r4, #0]
  40066a:	280a      	cmp	r0, #10
  40066c:	d0f3      	beq.n	400656 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40066e:	280d      	cmp	r0, #13
  400670:	d0f7      	beq.n	400662 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400672:	462b      	mov	r3, r5
  400674:	4642      	mov	r2, r8
  400676:	4649      	mov	r1, r9
  400678:	47b8      	blx	r7
			x += font->width;
  40067a:	7a2b      	ldrb	r3, [r5, #8]
  40067c:	4499      	add	r9, r3
  40067e:	fa5f f989 	uxtb.w	r9, r9
  400682:	e7ee      	b.n	400662 <gfx_mono_draw_string+0x1e>
}
  400684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400688:	00400599 	.word	0x00400599

0040068c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40068c:	b570      	push	{r4, r5, r6, lr}
  40068e:	4604      	mov	r4, r0
  400690:	460d      	mov	r5, r1
  400692:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400694:	b91b      	cbnz	r3, 40069e <gfx_mono_ssd1306_put_byte+0x12>
  400696:	4b0d      	ldr	r3, [pc, #52]	; (4006cc <gfx_mono_ssd1306_put_byte+0x40>)
  400698:	4798      	blx	r3
  40069a:	42b0      	cmp	r0, r6
  40069c:	d015      	beq.n	4006ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40069e:	4632      	mov	r2, r6
  4006a0:	4629      	mov	r1, r5
  4006a2:	4620      	mov	r0, r4
  4006a4:	4b0a      	ldr	r3, [pc, #40]	; (4006d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4006a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4006b0:	4c08      	ldr	r4, [pc, #32]	; (4006d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4006b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4006b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4006b8:	f040 0010 	orr.w	r0, r0, #16
  4006bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4006be:	f005 000f 	and.w	r0, r5, #15
  4006c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4006c4:	4630      	mov	r0, r6
  4006c6:	4b04      	ldr	r3, [pc, #16]	; (4006d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4006c8:	4798      	blx	r3
  4006ca:	bd70      	pop	{r4, r5, r6, pc}
  4006cc:	00400481 	.word	0x00400481
  4006d0:	00400471 	.word	0x00400471
  4006d4:	0040079d 	.word	0x0040079d
  4006d8:	004009bd 	.word	0x004009bd

004006dc <gfx_mono_ssd1306_init>:
{
  4006dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4006e0:	480d      	ldr	r0, [pc, #52]	; (400718 <gfx_mono_ssd1306_init+0x3c>)
  4006e2:	4b0e      	ldr	r3, [pc, #56]	; (40071c <gfx_mono_ssd1306_init+0x40>)
  4006e4:	4798      	blx	r3
	ssd1306_init();
  4006e6:	4b0e      	ldr	r3, [pc, #56]	; (400720 <gfx_mono_ssd1306_init+0x44>)
  4006e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4006ea:	2040      	movs	r0, #64	; 0x40
  4006ec:	4b0d      	ldr	r3, [pc, #52]	; (400724 <gfx_mono_ssd1306_init+0x48>)
  4006ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006f2:	f04f 0801 	mov.w	r8, #1
  4006f6:	462f      	mov	r7, r5
  4006f8:	4e0b      	ldr	r6, [pc, #44]	; (400728 <gfx_mono_ssd1306_init+0x4c>)
{
  4006fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006fc:	4643      	mov	r3, r8
  4006fe:	463a      	mov	r2, r7
  400700:	b2e1      	uxtb	r1, r4
  400702:	4628      	mov	r0, r5
  400704:	47b0      	blx	r6
  400706:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400708:	2c80      	cmp	r4, #128	; 0x80
  40070a:	d1f7      	bne.n	4006fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40070c:	3501      	adds	r5, #1
  40070e:	b2ed      	uxtb	r5, r5
  400710:	2d04      	cmp	r5, #4
  400712:	d1f2      	bne.n	4006fa <gfx_mono_ssd1306_init+0x1e>
  400714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400718:	204009fc 	.word	0x204009fc
  40071c:	00400465 	.word	0x00400465
  400720:	004007dd 	.word	0x004007dd
  400724:	0040079d 	.word	0x0040079d
  400728:	0040068d 	.word	0x0040068d

0040072c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40072c:	09c3      	lsrs	r3, r0, #7
  40072e:	d12a      	bne.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400730:	291f      	cmp	r1, #31
  400732:	d828      	bhi.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400738:	4614      	mov	r4, r2
  40073a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40073c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40073e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400742:	2201      	movs	r2, #1
  400744:	fa02 f701 	lsl.w	r7, r2, r1
  400748:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40074c:	4601      	mov	r1, r0
  40074e:	4630      	mov	r0, r6
  400750:	4b0d      	ldr	r3, [pc, #52]	; (400788 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400752:	4798      	blx	r3
  400754:	4602      	mov	r2, r0
	switch (color) {
  400756:	2c01      	cmp	r4, #1
  400758:	d009      	beq.n	40076e <gfx_mono_ssd1306_draw_pixel+0x42>
  40075a:	b164      	cbz	r4, 400776 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40075c:	2c02      	cmp	r4, #2
  40075e:	d00e      	beq.n	40077e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400760:	2300      	movs	r3, #0
  400762:	4629      	mov	r1, r5
  400764:	4630      	mov	r0, r6
  400766:	4c09      	ldr	r4, [pc, #36]	; (40078c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400768:	47a0      	blx	r4
  40076a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40076e:	ea48 0200 	orr.w	r2, r8, r0
  400772:	b2d2      	uxtb	r2, r2
		break;
  400774:	e7f4      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400776:	ea20 0207 	bic.w	r2, r0, r7
  40077a:	b2d2      	uxtb	r2, r2
		break;
  40077c:	e7f0      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40077e:	ea88 0200 	eor.w	r2, r8, r0
  400782:	b2d2      	uxtb	r2, r2
		break;
  400784:	e7ec      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
  400786:	4770      	bx	lr
  400788:	00400481 	.word	0x00400481
  40078c:	0040068d 	.word	0x0040068d

00400790 <gfx_mono_ssd1306_get_byte>:
{
  400790:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400792:	4b01      	ldr	r3, [pc, #4]	; (400798 <gfx_mono_ssd1306_get_byte+0x8>)
  400794:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400796:	bd08      	pop	{r3, pc}
  400798:	00400481 	.word	0x00400481

0040079c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40079c:	b538      	push	{r3, r4, r5, lr}
  40079e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007a0:	2208      	movs	r2, #8
  4007a2:	4b09      	ldr	r3, [pc, #36]	; (4007c8 <ssd1306_write_command+0x2c>)
  4007a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4007a6:	4c09      	ldr	r4, [pc, #36]	; (4007cc <ssd1306_write_command+0x30>)
  4007a8:	2101      	movs	r1, #1
  4007aa:	4620      	mov	r0, r4
  4007ac:	4b08      	ldr	r3, [pc, #32]	; (4007d0 <ssd1306_write_command+0x34>)
  4007ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4007b0:	2301      	movs	r3, #1
  4007b2:	461a      	mov	r2, r3
  4007b4:	4629      	mov	r1, r5
  4007b6:	4620      	mov	r0, r4
  4007b8:	4c06      	ldr	r4, [pc, #24]	; (4007d4 <ssd1306_write_command+0x38>)
  4007ba:	47a0      	blx	r4
	delay_us(10);
  4007bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4007c0:	4b05      	ldr	r3, [pc, #20]	; (4007d8 <ssd1306_write_command+0x3c>)
  4007c2:	4798      	blx	r3
  4007c4:	bd38      	pop	{r3, r4, r5, pc}
  4007c6:	bf00      	nop
  4007c8:	400e1000 	.word	0x400e1000
  4007cc:	40008000 	.word	0x40008000
  4007d0:	0040029d 	.word	0x0040029d
  4007d4:	004002b3 	.word	0x004002b3
  4007d8:	20400001 	.word	0x20400001

004007dc <ssd1306_init>:
{
  4007dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007e0:	4d66      	ldr	r5, [pc, #408]	; (40097c <ssd1306_init+0x1a0>)
  4007e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4007e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007ec:	4b64      	ldr	r3, [pc, #400]	; (400980 <ssd1306_init+0x1a4>)
  4007ee:	2708      	movs	r7, #8
  4007f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400800:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400804:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400806:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40080a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40080c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40080e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400812:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400814:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400816:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40081a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40081c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40081e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400824:	f022 0208 	bic.w	r2, r2, #8
  400828:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40082a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40082c:	f022 0208 	bic.w	r2, r2, #8
  400830:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400832:	601f      	str	r7, [r3, #0]
  400834:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400836:	631f      	str	r7, [r3, #48]	; 0x30
  400838:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40083a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4009b8 <ssd1306_init+0x1dc>
  40083e:	2300      	movs	r3, #0
  400840:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400844:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400848:	4640      	mov	r0, r8
  40084a:	4c4e      	ldr	r4, [pc, #312]	; (400984 <ssd1306_init+0x1a8>)
  40084c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40084e:	2300      	movs	r3, #0
  400850:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400854:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40085c:	2300      	movs	r3, #0
  40085e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400866:	4640      	mov	r0, r8
  400868:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40086a:	2300      	movs	r3, #0
  40086c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400870:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400874:	4640      	mov	r0, r8
  400876:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400878:	2300      	movs	r3, #0
  40087a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40087e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400882:	4640      	mov	r0, r8
  400884:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400886:	2300      	movs	r3, #0
  400888:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40088c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400890:	4640      	mov	r0, r8
  400892:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400894:	4c3c      	ldr	r4, [pc, #240]	; (400988 <ssd1306_init+0x1ac>)
  400896:	f04f 0902 	mov.w	r9, #2
  40089a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40089e:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008a2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4008a6:	6863      	ldr	r3, [r4, #4]
  4008a8:	f043 0301 	orr.w	r3, r3, #1
  4008ac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4008ae:	463a      	mov	r2, r7
  4008b0:	2101      	movs	r1, #1
  4008b2:	4620      	mov	r0, r4
  4008b4:	4b35      	ldr	r3, [pc, #212]	; (40098c <ssd1306_init+0x1b0>)
  4008b6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4008b8:	2200      	movs	r2, #0
  4008ba:	2101      	movs	r1, #1
  4008bc:	4620      	mov	r0, r4
  4008be:	4b34      	ldr	r3, [pc, #208]	; (400990 <ssd1306_init+0x1b4>)
  4008c0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4008c2:	2200      	movs	r2, #0
  4008c4:	2101      	movs	r1, #1
  4008c6:	4620      	mov	r0, r4
  4008c8:	4b32      	ldr	r3, [pc, #200]	; (400994 <ssd1306_init+0x1b8>)
  4008ca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4008cc:	6863      	ldr	r3, [r4, #4]
  4008ce:	f023 0302 	bic.w	r3, r3, #2
  4008d2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4008d4:	2200      	movs	r2, #0
  4008d6:	2101      	movs	r1, #1
  4008d8:	4620      	mov	r0, r4
  4008da:	4b2f      	ldr	r3, [pc, #188]	; (400998 <ssd1306_init+0x1bc>)
  4008dc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4008de:	6863      	ldr	r3, [r4, #4]
  4008e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4008e4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4008e6:	6863      	ldr	r3, [r4, #4]
  4008e8:	f043 0310 	orr.w	r3, r3, #16
  4008ec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  4008ee:	492b      	ldr	r1, [pc, #172]	; (40099c <ssd1306_init+0x1c0>)
  4008f0:	482b      	ldr	r0, [pc, #172]	; (4009a0 <ssd1306_init+0x1c4>)
  4008f2:	4b2c      	ldr	r3, [pc, #176]	; (4009a4 <ssd1306_init+0x1c8>)
  4008f4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008f6:	b2c2      	uxtb	r2, r0
  4008f8:	2101      	movs	r1, #1
  4008fa:	4620      	mov	r0, r4
  4008fc:	4b2a      	ldr	r3, [pc, #168]	; (4009a8 <ssd1306_init+0x1cc>)
  4008fe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400900:	4620      	mov	r0, r4
  400902:	4b2a      	ldr	r3, [pc, #168]	; (4009ac <ssd1306_init+0x1d0>)
  400904:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400906:	2301      	movs	r3, #1
  400908:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40090a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40090c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400910:	4c27      	ldr	r4, [pc, #156]	; (4009b0 <ssd1306_init+0x1d4>)
  400912:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400914:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400916:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40091a:	47a0      	blx	r4
  40091c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40091e:	20a8      	movs	r0, #168	; 0xa8
  400920:	4c24      	ldr	r4, [pc, #144]	; (4009b4 <ssd1306_init+0x1d8>)
  400922:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400924:	201f      	movs	r0, #31
  400926:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400928:	20d3      	movs	r0, #211	; 0xd3
  40092a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40092c:	2000      	movs	r0, #0
  40092e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400930:	2040      	movs	r0, #64	; 0x40
  400932:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400934:	20a1      	movs	r0, #161	; 0xa1
  400936:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400938:	20c8      	movs	r0, #200	; 0xc8
  40093a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40093c:	20da      	movs	r0, #218	; 0xda
  40093e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400940:	4648      	mov	r0, r9
  400942:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400944:	2081      	movs	r0, #129	; 0x81
  400946:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400948:	208f      	movs	r0, #143	; 0x8f
  40094a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40094c:	20a4      	movs	r0, #164	; 0xa4
  40094e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400950:	20a6      	movs	r0, #166	; 0xa6
  400952:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400954:	20d5      	movs	r0, #213	; 0xd5
  400956:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400958:	4640      	mov	r0, r8
  40095a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40095c:	208d      	movs	r0, #141	; 0x8d
  40095e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400960:	2014      	movs	r0, #20
  400962:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400964:	20db      	movs	r0, #219	; 0xdb
  400966:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400968:	2040      	movs	r0, #64	; 0x40
  40096a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40096c:	20d9      	movs	r0, #217	; 0xd9
  40096e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400970:	20f1      	movs	r0, #241	; 0xf1
  400972:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400974:	20af      	movs	r0, #175	; 0xaf
  400976:	47a0      	blx	r4
  400978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40097c:	400e1200 	.word	0x400e1200
  400980:	400e1000 	.word	0x400e1000
  400984:	00400ca5 	.word	0x00400ca5
  400988:	40008000 	.word	0x40008000
  40098c:	00400323 	.word	0x00400323
  400990:	004002e7 	.word	0x004002e7
  400994:	00400305 	.word	0x00400305
  400998:	00400369 	.word	0x00400369
  40099c:	08f0d180 	.word	0x08f0d180
  4009a0:	000f4240 	.word	0x000f4240
  4009a4:	0040037d 	.word	0x0040037d
  4009a8:	00400393 	.word	0x00400393
  4009ac:	00400271 	.word	0x00400271
  4009b0:	20400001 	.word	0x20400001
  4009b4:	0040079d 	.word	0x0040079d
  4009b8:	400e1400 	.word	0x400e1400

004009bc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4009bc:	b538      	push	{r3, r4, r5, lr}
  4009be:	4605      	mov	r5, r0
  4009c0:	2208      	movs	r2, #8
  4009c2:	4b09      	ldr	r3, [pc, #36]	; (4009e8 <ssd1306_write_data+0x2c>)
  4009c4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4009c6:	4c09      	ldr	r4, [pc, #36]	; (4009ec <ssd1306_write_data+0x30>)
  4009c8:	2101      	movs	r1, #1
  4009ca:	4620      	mov	r0, r4
  4009cc:	4b08      	ldr	r3, [pc, #32]	; (4009f0 <ssd1306_write_data+0x34>)
  4009ce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4009d0:	2301      	movs	r3, #1
  4009d2:	461a      	mov	r2, r3
  4009d4:	4629      	mov	r1, r5
  4009d6:	4620      	mov	r0, r4
  4009d8:	4c06      	ldr	r4, [pc, #24]	; (4009f4 <ssd1306_write_data+0x38>)
  4009da:	47a0      	blx	r4
	delay_us(10);
  4009dc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009e0:	4b05      	ldr	r3, [pc, #20]	; (4009f8 <ssd1306_write_data+0x3c>)
  4009e2:	4798      	blx	r3
  4009e4:	bd38      	pop	{r3, r4, r5, pc}
  4009e6:	bf00      	nop
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	40008000 	.word	0x40008000
  4009f0:	0040029d 	.word	0x0040029d
  4009f4:	004002b3 	.word	0x004002b3
  4009f8:	20400001 	.word	0x20400001

004009fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009fe:	4810      	ldr	r0, [pc, #64]	; (400a40 <sysclk_init+0x44>)
  400a00:	4b10      	ldr	r3, [pc, #64]	; (400a44 <sysclk_init+0x48>)
  400a02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a04:	213e      	movs	r1, #62	; 0x3e
  400a06:	2000      	movs	r0, #0
  400a08:	4b0f      	ldr	r3, [pc, #60]	; (400a48 <sysclk_init+0x4c>)
  400a0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a0c:	4c0f      	ldr	r4, [pc, #60]	; (400a4c <sysclk_init+0x50>)
  400a0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a10:	2800      	cmp	r0, #0
  400a12:	d0fc      	beq.n	400a0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <sysclk_init+0x54>)
  400a16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a18:	4a0e      	ldr	r2, [pc, #56]	; (400a54 <sysclk_init+0x58>)
  400a1a:	4b0f      	ldr	r3, [pc, #60]	; (400a58 <sysclk_init+0x5c>)
  400a1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a1e:	4c0f      	ldr	r4, [pc, #60]	; (400a5c <sysclk_init+0x60>)
  400a20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a22:	2800      	cmp	r0, #0
  400a24:	d0fc      	beq.n	400a20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a26:	2002      	movs	r0, #2
  400a28:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <sysclk_init+0x64>)
  400a2a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a2c:	2000      	movs	r0, #0
  400a2e:	4b0d      	ldr	r3, [pc, #52]	; (400a64 <sysclk_init+0x68>)
  400a30:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a32:	4b0d      	ldr	r3, [pc, #52]	; (400a68 <sysclk_init+0x6c>)
  400a34:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <sysclk_init+0x44>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <sysclk_init+0x48>)
  400a3a:	4798      	blx	r3
  400a3c:	bd10      	pop	{r4, pc}
  400a3e:	bf00      	nop
  400a40:	11e1a300 	.word	0x11e1a300
  400a44:	004014b5 	.word	0x004014b5
  400a48:	00400f41 	.word	0x00400f41
  400a4c:	00400f95 	.word	0x00400f95
  400a50:	00400fa5 	.word	0x00400fa5
  400a54:	20183f01 	.word	0x20183f01
  400a58:	400e0600 	.word	0x400e0600
  400a5c:	00400fb5 	.word	0x00400fb5
  400a60:	00400ea5 	.word	0x00400ea5
  400a64:	00400edd 	.word	0x00400edd
  400a68:	004013a9 	.word	0x004013a9

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a72:	4b48      	ldr	r3, [pc, #288]	; (400b94 <board_init+0x128>)
  400a74:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a7e:	4b46      	ldr	r3, [pc, #280]	; (400b98 <board_init+0x12c>)
  400a80:	2200      	movs	r2, #0
  400a82:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a86:	695a      	ldr	r2, [r3, #20]
  400a88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a8c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a92:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a96:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a9a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a9e:	f007 0007 	and.w	r0, r7, #7
  400aa2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400aa4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400aa8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400aac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400ab0:	f3bf 8f4f 	dsb	sy
  400ab4:	f04f 34ff 	mov.w	r4, #4294967295
  400ab8:	fa04 fc00 	lsl.w	ip, r4, r0
  400abc:	fa06 f000 	lsl.w	r0, r6, r0
  400ac0:	fa04 f40e 	lsl.w	r4, r4, lr
  400ac4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400ac8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400aca:	463a      	mov	r2, r7
  400acc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400ace:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400ad2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400ad6:	3a01      	subs	r2, #1
  400ad8:	4423      	add	r3, r4
  400ada:	f1b2 3fff 	cmp.w	r2, #4294967295
  400ade:	d1f6      	bne.n	400ace <board_init+0x62>
        } while(sets--);
  400ae0:	3e01      	subs	r6, #1
  400ae2:	4460      	add	r0, ip
  400ae4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ae8:	d1ef      	bne.n	400aca <board_init+0x5e>
  400aea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aee:	4b2a      	ldr	r3, [pc, #168]	; (400b98 <board_init+0x12c>)
  400af0:	695a      	ldr	r2, [r3, #20]
  400af2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400af6:	615a      	str	r2, [r3, #20]
  400af8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400afc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b00:	4a26      	ldr	r2, [pc, #152]	; (400b9c <board_init+0x130>)
  400b02:	4927      	ldr	r1, [pc, #156]	; (400ba0 <board_init+0x134>)
  400b04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b18:	f022 0201 	bic.w	r2, r2, #1
  400b1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b24:	f022 0201 	bic.w	r2, r2, #1
  400b28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b30:	f3bf 8f6f 	isb	sy
  400b34:	200a      	movs	r0, #10
  400b36:	4c1b      	ldr	r4, [pc, #108]	; (400ba4 <board_init+0x138>)
  400b38:	47a0      	blx	r4
  400b3a:	200b      	movs	r0, #11
  400b3c:	47a0      	blx	r4
  400b3e:	200c      	movs	r0, #12
  400b40:	47a0      	blx	r4
  400b42:	2010      	movs	r0, #16
  400b44:	47a0      	blx	r4
  400b46:	2011      	movs	r0, #17
  400b48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b4a:	4b17      	ldr	r3, [pc, #92]	; (400ba8 <board_init+0x13c>)
  400b4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b92:	bf00      	nop
  400b94:	400e1850 	.word	0x400e1850
  400b98:	e000ed00 	.word	0xe000ed00
  400b9c:	400e0c00 	.word	0x400e0c00
  400ba0:	5a00080c 	.word	0x5a00080c
  400ba4:	00400fc5 	.word	0x00400fc5
  400ba8:	400e1200 	.word	0x400e1200

00400bac <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400bac:	6301      	str	r1, [r0, #48]	; 0x30
  400bae:	4770      	bx	lr

00400bb0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400bb0:	6341      	str	r1, [r0, #52]	; 0x34
  400bb2:	4770      	bx	lr

00400bb4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bb4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bb6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bba:	d03a      	beq.n	400c32 <pio_set_peripheral+0x7e>
  400bbc:	d813      	bhi.n	400be6 <pio_set_peripheral+0x32>
  400bbe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bc2:	d025      	beq.n	400c10 <pio_set_peripheral+0x5c>
  400bc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bc8:	d10a      	bne.n	400be0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bcc:	4313      	orrs	r3, r2
  400bce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bd0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bd4:	400b      	ands	r3, r1
  400bd6:	ea23 0302 	bic.w	r3, r3, r2
  400bda:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bdc:	6042      	str	r2, [r0, #4]
  400bde:	4770      	bx	lr
	switch (ul_type) {
  400be0:	2900      	cmp	r1, #0
  400be2:	d1fb      	bne.n	400bdc <pio_set_peripheral+0x28>
  400be4:	4770      	bx	lr
  400be6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bea:	d021      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400bec:	d809      	bhi.n	400c02 <pio_set_peripheral+0x4e>
  400bee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bf2:	d1f3      	bne.n	400bdc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bf4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bf6:	4313      	orrs	r3, r2
  400bf8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bfa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bfc:	4313      	orrs	r3, r2
  400bfe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c00:	e7ec      	b.n	400bdc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c06:	d013      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400c08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c0c:	d010      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400c0e:	e7e5      	b.n	400bdc <pio_set_peripheral+0x28>
{
  400c10:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c12:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c14:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c16:	43d3      	mvns	r3, r2
  400c18:	4021      	ands	r1, r4
  400c1a:	461c      	mov	r4, r3
  400c1c:	4019      	ands	r1, r3
  400c1e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c22:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c24:	400b      	ands	r3, r1
  400c26:	4023      	ands	r3, r4
  400c28:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c2a:	6042      	str	r2, [r0, #4]
}
  400c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c30:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c32:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c34:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c36:	400b      	ands	r3, r1
  400c38:	ea23 0302 	bic.w	r3, r3, r2
  400c3c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c3e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c40:	4313      	orrs	r3, r2
  400c42:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c44:	e7ca      	b.n	400bdc <pio_set_peripheral+0x28>

00400c46 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c46:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c48:	f012 0f01 	tst.w	r2, #1
  400c4c:	d10d      	bne.n	400c6a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c50:	f012 0f0a 	tst.w	r2, #10
  400c54:	d00b      	beq.n	400c6e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c56:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c58:	f012 0f02 	tst.w	r2, #2
  400c5c:	d109      	bne.n	400c72 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c5e:	f012 0f08 	tst.w	r2, #8
  400c62:	d008      	beq.n	400c76 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c64:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c68:	e005      	b.n	400c76 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c6a:	6641      	str	r1, [r0, #100]	; 0x64
  400c6c:	e7f0      	b.n	400c50 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c6e:	6241      	str	r1, [r0, #36]	; 0x24
  400c70:	e7f2      	b.n	400c58 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c72:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c76:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c78:	6001      	str	r1, [r0, #0]
  400c7a:	4770      	bx	lr

00400c7c <pio_set_output>:
{
  400c7c:	b410      	push	{r4}
  400c7e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c80:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c82:	b94c      	cbnz	r4, 400c98 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c84:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c86:	b14b      	cbz	r3, 400c9c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c88:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c8a:	b94a      	cbnz	r2, 400ca0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c8c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c8e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c90:	6001      	str	r1, [r0, #0]
}
  400c92:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c96:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c98:	6641      	str	r1, [r0, #100]	; 0x64
  400c9a:	e7f4      	b.n	400c86 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c9c:	6541      	str	r1, [r0, #84]	; 0x54
  400c9e:	e7f4      	b.n	400c8a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ca0:	6301      	str	r1, [r0, #48]	; 0x30
  400ca2:	e7f4      	b.n	400c8e <pio_set_output+0x12>

00400ca4 <pio_configure>:
{
  400ca4:	b570      	push	{r4, r5, r6, lr}
  400ca6:	b082      	sub	sp, #8
  400ca8:	4605      	mov	r5, r0
  400caa:	4616      	mov	r6, r2
  400cac:	461c      	mov	r4, r3
	switch (ul_type) {
  400cae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cb2:	d014      	beq.n	400cde <pio_configure+0x3a>
  400cb4:	d90a      	bls.n	400ccc <pio_configure+0x28>
  400cb6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cba:	d024      	beq.n	400d06 <pio_configure+0x62>
  400cbc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cc0:	d021      	beq.n	400d06 <pio_configure+0x62>
  400cc2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cc6:	d017      	beq.n	400cf8 <pio_configure+0x54>
		return 0;
  400cc8:	2000      	movs	r0, #0
  400cca:	e01a      	b.n	400d02 <pio_configure+0x5e>
	switch (ul_type) {
  400ccc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cd0:	d005      	beq.n	400cde <pio_configure+0x3a>
  400cd2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cd6:	d002      	beq.n	400cde <pio_configure+0x3a>
  400cd8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cdc:	d1f4      	bne.n	400cc8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cde:	4632      	mov	r2, r6
  400ce0:	4628      	mov	r0, r5
  400ce2:	4b11      	ldr	r3, [pc, #68]	; (400d28 <pio_configure+0x84>)
  400ce4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ce6:	f014 0f01 	tst.w	r4, #1
  400cea:	d102      	bne.n	400cf2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400cec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cee:	2001      	movs	r0, #1
  400cf0:	e007      	b.n	400d02 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cf2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	e004      	b.n	400d02 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400cf8:	461a      	mov	r2, r3
  400cfa:	4631      	mov	r1, r6
  400cfc:	4b0b      	ldr	r3, [pc, #44]	; (400d2c <pio_configure+0x88>)
  400cfe:	4798      	blx	r3
	return 1;
  400d00:	2001      	movs	r0, #1
}
  400d02:	b002      	add	sp, #8
  400d04:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d06:	f004 0301 	and.w	r3, r4, #1
  400d0a:	9300      	str	r3, [sp, #0]
  400d0c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d14:	bf14      	ite	ne
  400d16:	2200      	movne	r2, #0
  400d18:	2201      	moveq	r2, #1
  400d1a:	4631      	mov	r1, r6
  400d1c:	4628      	mov	r0, r5
  400d1e:	4c04      	ldr	r4, [pc, #16]	; (400d30 <pio_configure+0x8c>)
  400d20:	47a0      	blx	r4
	return 1;
  400d22:	2001      	movs	r0, #1
		break;
  400d24:	e7ed      	b.n	400d02 <pio_configure+0x5e>
  400d26:	bf00      	nop
  400d28:	00400bb5 	.word	0x00400bb5
  400d2c:	00400c47 	.word	0x00400c47
  400d30:	00400c7d 	.word	0x00400c7d

00400d34 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400d36:	420b      	tst	r3, r1
}
  400d38:	bf14      	ite	ne
  400d3a:	2001      	movne	r0, #1
  400d3c:	2000      	moveq	r0, #0
  400d3e:	4770      	bx	lr

00400d40 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d40:	f012 0f10 	tst.w	r2, #16
  400d44:	d012      	beq.n	400d6c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d46:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d4a:	f012 0f20 	tst.w	r2, #32
  400d4e:	d007      	beq.n	400d60 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d50:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d54:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d58:	d005      	beq.n	400d66 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d5a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d5e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d60:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d64:	e7f6      	b.n	400d54 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d66:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d6a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d6c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d70:	4770      	bx	lr

00400d72 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d72:	6401      	str	r1, [r0, #64]	; 0x40
  400d74:	4770      	bx	lr

00400d76 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d76:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d78:	4770      	bx	lr

00400d7a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d7c:	4770      	bx	lr
	...

00400d80 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d84:	4604      	mov	r4, r0
  400d86:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d88:	4b0e      	ldr	r3, [pc, #56]	; (400dc4 <pio_handler_process+0x44>)
  400d8a:	4798      	blx	r3
  400d8c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d8e:	4620      	mov	r0, r4
  400d90:	4b0d      	ldr	r3, [pc, #52]	; (400dc8 <pio_handler_process+0x48>)
  400d92:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d94:	4005      	ands	r5, r0
  400d96:	d013      	beq.n	400dc0 <pio_handler_process+0x40>
  400d98:	4c0c      	ldr	r4, [pc, #48]	; (400dcc <pio_handler_process+0x4c>)
  400d9a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d9e:	e003      	b.n	400da8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400da0:	42b4      	cmp	r4, r6
  400da2:	d00d      	beq.n	400dc0 <pio_handler_process+0x40>
  400da4:	3410      	adds	r4, #16
		while (status != 0) {
  400da6:	b15d      	cbz	r5, 400dc0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400da8:	6820      	ldr	r0, [r4, #0]
  400daa:	4540      	cmp	r0, r8
  400dac:	d1f8      	bne.n	400da0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dae:	6861      	ldr	r1, [r4, #4]
  400db0:	4229      	tst	r1, r5
  400db2:	d0f5      	beq.n	400da0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400db4:	68e3      	ldr	r3, [r4, #12]
  400db6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400db8:	6863      	ldr	r3, [r4, #4]
  400dba:	ea25 0503 	bic.w	r5, r5, r3
  400dbe:	e7ef      	b.n	400da0 <pio_handler_process+0x20>
  400dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dc4:	00400d77 	.word	0x00400d77
  400dc8:	00400d7b 	.word	0x00400d7b
  400dcc:	20400bfc 	.word	0x20400bfc

00400dd0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dd2:	4c18      	ldr	r4, [pc, #96]	; (400e34 <pio_handler_set+0x64>)
  400dd4:	6826      	ldr	r6, [r4, #0]
  400dd6:	2e06      	cmp	r6, #6
  400dd8:	d82a      	bhi.n	400e30 <pio_handler_set+0x60>
  400dda:	f04f 0c00 	mov.w	ip, #0
  400dde:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400de0:	4f15      	ldr	r7, [pc, #84]	; (400e38 <pio_handler_set+0x68>)
  400de2:	e004      	b.n	400dee <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400de4:	3401      	adds	r4, #1
  400de6:	b2e4      	uxtb	r4, r4
  400de8:	46a4      	mov	ip, r4
  400dea:	42a6      	cmp	r6, r4
  400dec:	d309      	bcc.n	400e02 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400dee:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400df0:	0125      	lsls	r5, r4, #4
  400df2:	597d      	ldr	r5, [r7, r5]
  400df4:	428d      	cmp	r5, r1
  400df6:	d1f5      	bne.n	400de4 <pio_handler_set+0x14>
  400df8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400dfc:	686d      	ldr	r5, [r5, #4]
  400dfe:	4295      	cmp	r5, r2
  400e00:	d1f0      	bne.n	400de4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e02:	4d0d      	ldr	r5, [pc, #52]	; (400e38 <pio_handler_set+0x68>)
  400e04:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e08:	eb05 040e 	add.w	r4, r5, lr
  400e0c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e10:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e12:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e14:	9906      	ldr	r1, [sp, #24]
  400e16:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e18:	3601      	adds	r6, #1
  400e1a:	4566      	cmp	r6, ip
  400e1c:	d005      	beq.n	400e2a <pio_handler_set+0x5a>
  400e1e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e20:	461a      	mov	r2, r3
  400e22:	4b06      	ldr	r3, [pc, #24]	; (400e3c <pio_handler_set+0x6c>)
  400e24:	4798      	blx	r3

	return 0;
  400e26:	2000      	movs	r0, #0
  400e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e2a:	4902      	ldr	r1, [pc, #8]	; (400e34 <pio_handler_set+0x64>)
  400e2c:	600e      	str	r6, [r1, #0]
  400e2e:	e7f6      	b.n	400e1e <pio_handler_set+0x4e>
		return 1;
  400e30:	2001      	movs	r0, #1
}
  400e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e34:	20400c6c 	.word	0x20400c6c
  400e38:	20400bfc 	.word	0x20400bfc
  400e3c:	00400d41 	.word	0x00400d41

00400e40 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e40:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e42:	210a      	movs	r1, #10
  400e44:	4801      	ldr	r0, [pc, #4]	; (400e4c <PIOA_Handler+0xc>)
  400e46:	4b02      	ldr	r3, [pc, #8]	; (400e50 <PIOA_Handler+0x10>)
  400e48:	4798      	blx	r3
  400e4a:	bd08      	pop	{r3, pc}
  400e4c:	400e0e00 	.word	0x400e0e00
  400e50:	00400d81 	.word	0x00400d81

00400e54 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e54:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e56:	210b      	movs	r1, #11
  400e58:	4801      	ldr	r0, [pc, #4]	; (400e60 <PIOB_Handler+0xc>)
  400e5a:	4b02      	ldr	r3, [pc, #8]	; (400e64 <PIOB_Handler+0x10>)
  400e5c:	4798      	blx	r3
  400e5e:	bd08      	pop	{r3, pc}
  400e60:	400e1000 	.word	0x400e1000
  400e64:	00400d81 	.word	0x00400d81

00400e68 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e68:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e6a:	210c      	movs	r1, #12
  400e6c:	4801      	ldr	r0, [pc, #4]	; (400e74 <PIOC_Handler+0xc>)
  400e6e:	4b02      	ldr	r3, [pc, #8]	; (400e78 <PIOC_Handler+0x10>)
  400e70:	4798      	blx	r3
  400e72:	bd08      	pop	{r3, pc}
  400e74:	400e1200 	.word	0x400e1200
  400e78:	00400d81 	.word	0x00400d81

00400e7c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e7c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e7e:	2110      	movs	r1, #16
  400e80:	4801      	ldr	r0, [pc, #4]	; (400e88 <PIOD_Handler+0xc>)
  400e82:	4b02      	ldr	r3, [pc, #8]	; (400e8c <PIOD_Handler+0x10>)
  400e84:	4798      	blx	r3
  400e86:	bd08      	pop	{r3, pc}
  400e88:	400e1400 	.word	0x400e1400
  400e8c:	00400d81 	.word	0x00400d81

00400e90 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e90:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e92:	2111      	movs	r1, #17
  400e94:	4801      	ldr	r0, [pc, #4]	; (400e9c <PIOE_Handler+0xc>)
  400e96:	4b02      	ldr	r3, [pc, #8]	; (400ea0 <PIOE_Handler+0x10>)
  400e98:	4798      	blx	r3
  400e9a:	bd08      	pop	{r3, pc}
  400e9c:	400e1600 	.word	0x400e1600
  400ea0:	00400d81 	.word	0x00400d81

00400ea4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ea4:	2803      	cmp	r0, #3
  400ea6:	d011      	beq.n	400ecc <pmc_mck_set_division+0x28>
  400ea8:	2804      	cmp	r0, #4
  400eaa:	d012      	beq.n	400ed2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400eac:	2802      	cmp	r0, #2
  400eae:	bf0c      	ite	eq
  400eb0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400eb4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400eb6:	4a08      	ldr	r2, [pc, #32]	; (400ed8 <pmc_mck_set_division+0x34>)
  400eb8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ebe:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400ec0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ec2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ec4:	f013 0f08 	tst.w	r3, #8
  400ec8:	d0fb      	beq.n	400ec2 <pmc_mck_set_division+0x1e>
}
  400eca:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ecc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400ed0:	e7f1      	b.n	400eb6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400ed2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400ed6:	e7ee      	b.n	400eb6 <pmc_mck_set_division+0x12>
  400ed8:	400e0600 	.word	0x400e0600

00400edc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400edc:	4a17      	ldr	r2, [pc, #92]	; (400f3c <pmc_switch_mck_to_pllack+0x60>)
  400ede:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ee4:	4318      	orrs	r0, r3
  400ee6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ee8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eea:	f013 0f08 	tst.w	r3, #8
  400eee:	d10a      	bne.n	400f06 <pmc_switch_mck_to_pllack+0x2a>
  400ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ef4:	4911      	ldr	r1, [pc, #68]	; (400f3c <pmc_switch_mck_to_pllack+0x60>)
  400ef6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ef8:	f012 0f08 	tst.w	r2, #8
  400efc:	d103      	bne.n	400f06 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400efe:	3b01      	subs	r3, #1
  400f00:	d1f9      	bne.n	400ef6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f02:	2001      	movs	r0, #1
  400f04:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f06:	4a0d      	ldr	r2, [pc, #52]	; (400f3c <pmc_switch_mck_to_pllack+0x60>)
  400f08:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f0a:	f023 0303 	bic.w	r3, r3, #3
  400f0e:	f043 0302 	orr.w	r3, r3, #2
  400f12:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f14:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f16:	f013 0f08 	tst.w	r3, #8
  400f1a:	d10a      	bne.n	400f32 <pmc_switch_mck_to_pllack+0x56>
  400f1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f20:	4906      	ldr	r1, [pc, #24]	; (400f3c <pmc_switch_mck_to_pllack+0x60>)
  400f22:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f24:	f012 0f08 	tst.w	r2, #8
  400f28:	d105      	bne.n	400f36 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f2a:	3b01      	subs	r3, #1
  400f2c:	d1f9      	bne.n	400f22 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f2e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f30:	4770      	bx	lr
	return 0;
  400f32:	2000      	movs	r0, #0
  400f34:	4770      	bx	lr
  400f36:	2000      	movs	r0, #0
  400f38:	4770      	bx	lr
  400f3a:	bf00      	nop
  400f3c:	400e0600 	.word	0x400e0600

00400f40 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f40:	b9a0      	cbnz	r0, 400f6c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f42:	480e      	ldr	r0, [pc, #56]	; (400f7c <pmc_switch_mainck_to_xtal+0x3c>)
  400f44:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f46:	0209      	lsls	r1, r1, #8
  400f48:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f4a:	4a0d      	ldr	r2, [pc, #52]	; (400f80 <pmc_switch_mainck_to_xtal+0x40>)
  400f4c:	401a      	ands	r2, r3
  400f4e:	4b0d      	ldr	r3, [pc, #52]	; (400f84 <pmc_switch_mainck_to_xtal+0x44>)
  400f50:	4313      	orrs	r3, r2
  400f52:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f54:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f56:	4602      	mov	r2, r0
  400f58:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f5a:	f013 0f01 	tst.w	r3, #1
  400f5e:	d0fb      	beq.n	400f58 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f60:	4a06      	ldr	r2, [pc, #24]	; (400f7c <pmc_switch_mainck_to_xtal+0x3c>)
  400f62:	6a11      	ldr	r1, [r2, #32]
  400f64:	4b08      	ldr	r3, [pc, #32]	; (400f88 <pmc_switch_mainck_to_xtal+0x48>)
  400f66:	430b      	orrs	r3, r1
  400f68:	6213      	str	r3, [r2, #32]
  400f6a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f6c:	4903      	ldr	r1, [pc, #12]	; (400f7c <pmc_switch_mainck_to_xtal+0x3c>)
  400f6e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f70:	4a06      	ldr	r2, [pc, #24]	; (400f8c <pmc_switch_mainck_to_xtal+0x4c>)
  400f72:	401a      	ands	r2, r3
  400f74:	4b06      	ldr	r3, [pc, #24]	; (400f90 <pmc_switch_mainck_to_xtal+0x50>)
  400f76:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f78:	620b      	str	r3, [r1, #32]
  400f7a:	4770      	bx	lr
  400f7c:	400e0600 	.word	0x400e0600
  400f80:	ffc8fffc 	.word	0xffc8fffc
  400f84:	00370001 	.word	0x00370001
  400f88:	01370000 	.word	0x01370000
  400f8c:	fec8fffc 	.word	0xfec8fffc
  400f90:	01370002 	.word	0x01370002

00400f94 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f94:	4b02      	ldr	r3, [pc, #8]	; (400fa0 <pmc_osc_is_ready_mainck+0xc>)
  400f96:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f98:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	400e0600 	.word	0x400e0600

00400fa4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fa4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fa8:	4b01      	ldr	r3, [pc, #4]	; (400fb0 <pmc_disable_pllack+0xc>)
  400faa:	629a      	str	r2, [r3, #40]	; 0x28
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop
  400fb0:	400e0600 	.word	0x400e0600

00400fb4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fb4:	4b02      	ldr	r3, [pc, #8]	; (400fc0 <pmc_is_locked_pllack+0xc>)
  400fb6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fb8:	f000 0002 	and.w	r0, r0, #2
  400fbc:	4770      	bx	lr
  400fbe:	bf00      	nop
  400fc0:	400e0600 	.word	0x400e0600

00400fc4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fc4:	283f      	cmp	r0, #63	; 0x3f
  400fc6:	d81e      	bhi.n	401006 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fc8:	281f      	cmp	r0, #31
  400fca:	d80c      	bhi.n	400fe6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fcc:	4b11      	ldr	r3, [pc, #68]	; (401014 <pmc_enable_periph_clk+0x50>)
  400fce:	699a      	ldr	r2, [r3, #24]
  400fd0:	2301      	movs	r3, #1
  400fd2:	4083      	lsls	r3, r0
  400fd4:	4393      	bics	r3, r2
  400fd6:	d018      	beq.n	40100a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fd8:	2301      	movs	r3, #1
  400fda:	fa03 f000 	lsl.w	r0, r3, r0
  400fde:	4b0d      	ldr	r3, [pc, #52]	; (401014 <pmc_enable_periph_clk+0x50>)
  400fe0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fe2:	2000      	movs	r0, #0
  400fe4:	4770      	bx	lr
		ul_id -= 32;
  400fe6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fe8:	4b0a      	ldr	r3, [pc, #40]	; (401014 <pmc_enable_periph_clk+0x50>)
  400fea:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fee:	2301      	movs	r3, #1
  400ff0:	4083      	lsls	r3, r0
  400ff2:	4393      	bics	r3, r2
  400ff4:	d00b      	beq.n	40100e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ff6:	2301      	movs	r3, #1
  400ff8:	fa03 f000 	lsl.w	r0, r3, r0
  400ffc:	4b05      	ldr	r3, [pc, #20]	; (401014 <pmc_enable_periph_clk+0x50>)
  400ffe:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401002:	2000      	movs	r0, #0
  401004:	4770      	bx	lr
		return 1;
  401006:	2001      	movs	r0, #1
  401008:	4770      	bx	lr
	return 0;
  40100a:	2000      	movs	r0, #0
  40100c:	4770      	bx	lr
  40100e:	2000      	movs	r0, #0
}
  401010:	4770      	bx	lr
  401012:	bf00      	nop
  401014:	400e0600 	.word	0x400e0600

00401018 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401018:	4770      	bx	lr
	...

0040101c <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40101c:	4a10      	ldr	r2, [pc, #64]	; (401060 <pmc_enable_waitmode+0x44>)
  40101e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401020:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401024:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401028:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40102a:	6a11      	ldr	r1, [r2, #32]
  40102c:	4b0d      	ldr	r3, [pc, #52]	; (401064 <pmc_enable_waitmode+0x48>)
  40102e:	430b      	orrs	r3, r1
  401030:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401032:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401034:	f013 0f08 	tst.w	r3, #8
  401038:	d0fb      	beq.n	401032 <pmc_enable_waitmode+0x16>
  40103a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40103e:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401040:	3b01      	subs	r3, #1
  401042:	d1fc      	bne.n	40103e <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401044:	4a06      	ldr	r2, [pc, #24]	; (401060 <pmc_enable_waitmode+0x44>)
  401046:	6a13      	ldr	r3, [r2, #32]
  401048:	f013 0f08 	tst.w	r3, #8
  40104c:	d0fb      	beq.n	401046 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40104e:	4a04      	ldr	r2, [pc, #16]	; (401060 <pmc_enable_waitmode+0x44>)
  401050:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401052:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401056:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40105a:	6713      	str	r3, [r2, #112]	; 0x70
  40105c:	4770      	bx	lr
  40105e:	bf00      	nop
  401060:	400e0600 	.word	0x400e0600
  401064:	00370004 	.word	0x00370004

00401068 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40106c:	1e43      	subs	r3, r0, #1
  40106e:	2b04      	cmp	r3, #4
  401070:	f200 8107 	bhi.w	401282 <pmc_sleep+0x21a>
  401074:	e8df f013 	tbh	[pc, r3, lsl #1]
  401078:	00050005 	.word	0x00050005
  40107c:	00150015 	.word	0x00150015
  401080:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401082:	4a81      	ldr	r2, [pc, #516]	; (401288 <pmc_sleep+0x220>)
  401084:	6913      	ldr	r3, [r2, #16]
  401086:	f023 0304 	bic.w	r3, r3, #4
  40108a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40108c:	2201      	movs	r2, #1
  40108e:	4b7f      	ldr	r3, [pc, #508]	; (40128c <pmc_sleep+0x224>)
  401090:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401092:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401096:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401098:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40109c:	bf30      	wfi
  40109e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010a2:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4010a4:	2803      	cmp	r0, #3
  4010a6:	bf0c      	ite	eq
  4010a8:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4010aa:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4010ae:	4b78      	ldr	r3, [pc, #480]	; (401290 <pmc_sleep+0x228>)
  4010b0:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4010b4:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4010b8:	2200      	movs	r2, #0
  4010ba:	4b74      	ldr	r3, [pc, #464]	; (40128c <pmc_sleep+0x224>)
  4010bc:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4010be:	2201      	movs	r2, #1
  4010c0:	4b74      	ldr	r3, [pc, #464]	; (401294 <pmc_sleep+0x22c>)
  4010c2:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4010c4:	4b74      	ldr	r3, [pc, #464]	; (401298 <pmc_sleep+0x230>)
  4010c6:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4010c8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4010ca:	4a74      	ldr	r2, [pc, #464]	; (40129c <pmc_sleep+0x234>)
  4010cc:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4010d0:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4010d2:	4a73      	ldr	r2, [pc, #460]	; (4012a0 <pmc_sleep+0x238>)
  4010d4:	433a      	orrs	r2, r7
  4010d6:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4010d8:	f005 0903 	and.w	r9, r5, #3
  4010dc:	f1b9 0f01 	cmp.w	r9, #1
  4010e0:	f240 8089 	bls.w	4011f6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010e4:	f025 0103 	bic.w	r1, r5, #3
  4010e8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010ec:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010ee:	461a      	mov	r2, r3
  4010f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010f2:	f013 0f08 	tst.w	r3, #8
  4010f6:	d0fb      	beq.n	4010f0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010f8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010fc:	d008      	beq.n	401110 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010fe:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401102:	4b65      	ldr	r3, [pc, #404]	; (401298 <pmc_sleep+0x230>)
  401104:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401106:	461a      	mov	r2, r3
  401108:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110a:	f013 0f08 	tst.w	r3, #8
  40110e:	d0fb      	beq.n	401108 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401110:	4b64      	ldr	r3, [pc, #400]	; (4012a4 <pmc_sleep+0x23c>)
  401112:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401114:	4a60      	ldr	r2, [pc, #384]	; (401298 <pmc_sleep+0x230>)
  401116:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401118:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40111c:	d0fb      	beq.n	401116 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40111e:	4a5e      	ldr	r2, [pc, #376]	; (401298 <pmc_sleep+0x230>)
  401120:	6a11      	ldr	r1, [r2, #32]
  401122:	4b61      	ldr	r3, [pc, #388]	; (4012a8 <pmc_sleep+0x240>)
  401124:	400b      	ands	r3, r1
  401126:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40112a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40112c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40112e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401132:	d0fb      	beq.n	40112c <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401134:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401138:	4a58      	ldr	r2, [pc, #352]	; (40129c <pmc_sleep+0x234>)
  40113a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40113c:	2c04      	cmp	r4, #4
  40113e:	d05c      	beq.n	4011fa <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401140:	4c52      	ldr	r4, [pc, #328]	; (40128c <pmc_sleep+0x224>)
  401142:	2301      	movs	r3, #1
  401144:	7023      	strb	r3, [r4, #0]
  401146:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40114a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40114c:	4b57      	ldr	r3, [pc, #348]	; (4012ac <pmc_sleep+0x244>)
  40114e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401150:	b672      	cpsid	i
  401152:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401156:	2300      	movs	r3, #0
  401158:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40115a:	f017 0f02 	tst.w	r7, #2
  40115e:	d055      	beq.n	40120c <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401160:	4a4d      	ldr	r2, [pc, #308]	; (401298 <pmc_sleep+0x230>)
  401162:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401164:	4952      	ldr	r1, [pc, #328]	; (4012b0 <pmc_sleep+0x248>)
  401166:	4019      	ands	r1, r3
  401168:	4b52      	ldr	r3, [pc, #328]	; (4012b4 <pmc_sleep+0x24c>)
  40116a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40116c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40116e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401170:	4b51      	ldr	r3, [pc, #324]	; (4012b8 <pmc_sleep+0x250>)
  401172:	400b      	ands	r3, r1
  401174:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401178:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40117a:	4b50      	ldr	r3, [pc, #320]	; (4012bc <pmc_sleep+0x254>)
  40117c:	4033      	ands	r3, r6
  40117e:	2b00      	cmp	r3, #0
  401180:	d06e      	beq.n	401260 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401182:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401186:	4b44      	ldr	r3, [pc, #272]	; (401298 <pmc_sleep+0x230>)
  401188:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40118a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40118c:	f1b9 0f02 	cmp.w	r9, #2
  401190:	d104      	bne.n	40119c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401192:	4a41      	ldr	r2, [pc, #260]	; (401298 <pmc_sleep+0x230>)
  401194:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401196:	f013 0f02 	tst.w	r3, #2
  40119a:	d0fb      	beq.n	401194 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40119c:	4a3e      	ldr	r2, [pc, #248]	; (401298 <pmc_sleep+0x230>)
  40119e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011a4:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4011a8:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011aa:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ae:	f013 0f08 	tst.w	r3, #8
  4011b2:	d0fb      	beq.n	4011ac <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4011b4:	4b39      	ldr	r3, [pc, #228]	; (40129c <pmc_sleep+0x234>)
  4011b6:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4011ba:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4011be:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011c0:	461a      	mov	r2, r3
  4011c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c4:	f013 0f08 	tst.w	r3, #8
  4011c8:	d0fb      	beq.n	4011c2 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4011ca:	4a33      	ldr	r2, [pc, #204]	; (401298 <pmc_sleep+0x230>)
  4011cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ce:	420b      	tst	r3, r1
  4011d0:	d0fc      	beq.n	4011cc <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011d2:	2200      	movs	r2, #0
  4011d4:	4b2f      	ldr	r3, [pc, #188]	; (401294 <pmc_sleep+0x22c>)
  4011d6:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011d8:	4b39      	ldr	r3, [pc, #228]	; (4012c0 <pmc_sleep+0x258>)
  4011da:	681b      	ldr	r3, [r3, #0]
  4011dc:	b11b      	cbz	r3, 4011e6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4011de:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011e0:	2200      	movs	r2, #0
  4011e2:	4b37      	ldr	r3, [pc, #220]	; (4012c0 <pmc_sleep+0x258>)
  4011e4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011e6:	2201      	movs	r2, #1
  4011e8:	4b28      	ldr	r3, [pc, #160]	; (40128c <pmc_sleep+0x224>)
  4011ea:	701a      	strb	r2, [r3, #0]
  4011ec:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011f0:	b662      	cpsie	i
  4011f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011f6:	4629      	mov	r1, r5
  4011f8:	e77e      	b.n	4010f8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011fa:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011fe:	6a11      	ldr	r1, [r2, #32]
  401200:	4b30      	ldr	r3, [pc, #192]	; (4012c4 <pmc_sleep+0x25c>)
  401202:	400b      	ands	r3, r1
  401204:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401208:	6213      	str	r3, [r2, #32]
  40120a:	e799      	b.n	401140 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40120c:	f017 0f01 	tst.w	r7, #1
  401210:	d0b3      	beq.n	40117a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401212:	4b21      	ldr	r3, [pc, #132]	; (401298 <pmc_sleep+0x230>)
  401214:	6a1b      	ldr	r3, [r3, #32]
  401216:	f013 0f01 	tst.w	r3, #1
  40121a:	d10b      	bne.n	401234 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40121c:	491e      	ldr	r1, [pc, #120]	; (401298 <pmc_sleep+0x230>)
  40121e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401220:	4a29      	ldr	r2, [pc, #164]	; (4012c8 <pmc_sleep+0x260>)
  401222:	401a      	ands	r2, r3
  401224:	4b29      	ldr	r3, [pc, #164]	; (4012cc <pmc_sleep+0x264>)
  401226:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401228:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40122a:	460a      	mov	r2, r1
  40122c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122e:	f013 0f01 	tst.w	r3, #1
  401232:	d0fb      	beq.n	40122c <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401234:	4b18      	ldr	r3, [pc, #96]	; (401298 <pmc_sleep+0x230>)
  401236:	6a1b      	ldr	r3, [r3, #32]
  401238:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40123c:	d108      	bne.n	401250 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40123e:	4a16      	ldr	r2, [pc, #88]	; (401298 <pmc_sleep+0x230>)
  401240:	6a11      	ldr	r1, [r2, #32]
  401242:	4b23      	ldr	r3, [pc, #140]	; (4012d0 <pmc_sleep+0x268>)
  401244:	430b      	orrs	r3, r1
  401246:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401248:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40124a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40124e:	d0fb      	beq.n	401248 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401250:	4a11      	ldr	r2, [pc, #68]	; (401298 <pmc_sleep+0x230>)
  401252:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401254:	4b18      	ldr	r3, [pc, #96]	; (4012b8 <pmc_sleep+0x250>)
  401256:	400b      	ands	r3, r1
  401258:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40125c:	6213      	str	r3, [r2, #32]
  40125e:	e78c      	b.n	40117a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401260:	2100      	movs	r1, #0
  401262:	e793      	b.n	40118c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401264:	4a08      	ldr	r2, [pc, #32]	; (401288 <pmc_sleep+0x220>)
  401266:	6913      	ldr	r3, [r2, #16]
  401268:	f043 0304 	orr.w	r3, r3, #4
  40126c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40126e:	4a19      	ldr	r2, [pc, #100]	; (4012d4 <pmc_sleep+0x26c>)
  401270:	4b19      	ldr	r3, [pc, #100]	; (4012d8 <pmc_sleep+0x270>)
  401272:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401274:	2201      	movs	r2, #1
  401276:	4b05      	ldr	r3, [pc, #20]	; (40128c <pmc_sleep+0x224>)
  401278:	701a      	strb	r2, [r3, #0]
  40127a:	f3bf 8f5f 	dmb	sy
  40127e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401280:	bf30      	wfi
  401282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401286:	bf00      	nop
  401288:	e000ed00 	.word	0xe000ed00
  40128c:	20400018 	.word	0x20400018
  401290:	00401019 	.word	0x00401019
  401294:	20400c70 	.word	0x20400c70
  401298:	400e0600 	.word	0x400e0600
  40129c:	400e0c00 	.word	0x400e0c00
  4012a0:	00370008 	.word	0x00370008
  4012a4:	00400fa5 	.word	0x00400fa5
  4012a8:	fec8ffff 	.word	0xfec8ffff
  4012ac:	0040101d 	.word	0x0040101d
  4012b0:	fec8fffc 	.word	0xfec8fffc
  4012b4:	01370002 	.word	0x01370002
  4012b8:	ffc8ff87 	.word	0xffc8ff87
  4012bc:	07ff0000 	.word	0x07ff0000
  4012c0:	20400c74 	.word	0x20400c74
  4012c4:	ffc8fffe 	.word	0xffc8fffe
  4012c8:	ffc8fffc 	.word	0xffc8fffc
  4012cc:	00370001 	.word	0x00370001
  4012d0:	01370000 	.word	0x01370000
  4012d4:	a5000004 	.word	0xa5000004
  4012d8:	400e1810 	.word	0x400e1810

004012dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012dc:	e7fe      	b.n	4012dc <Dummy_Handler>
	...

004012e0 <Reset_Handler>:
{
  4012e0:	b500      	push	{lr}
  4012e2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012e4:	4b25      	ldr	r3, [pc, #148]	; (40137c <Reset_Handler+0x9c>)
  4012e6:	4a26      	ldr	r2, [pc, #152]	; (401380 <Reset_Handler+0xa0>)
  4012e8:	429a      	cmp	r2, r3
  4012ea:	d010      	beq.n	40130e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012ec:	4b25      	ldr	r3, [pc, #148]	; (401384 <Reset_Handler+0xa4>)
  4012ee:	4a23      	ldr	r2, [pc, #140]	; (40137c <Reset_Handler+0x9c>)
  4012f0:	429a      	cmp	r2, r3
  4012f2:	d20c      	bcs.n	40130e <Reset_Handler+0x2e>
  4012f4:	3b01      	subs	r3, #1
  4012f6:	1a9b      	subs	r3, r3, r2
  4012f8:	f023 0303 	bic.w	r3, r3, #3
  4012fc:	3304      	adds	r3, #4
  4012fe:	4413      	add	r3, r2
  401300:	491f      	ldr	r1, [pc, #124]	; (401380 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401302:	f851 0b04 	ldr.w	r0, [r1], #4
  401306:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40130a:	429a      	cmp	r2, r3
  40130c:	d1f9      	bne.n	401302 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40130e:	4b1e      	ldr	r3, [pc, #120]	; (401388 <Reset_Handler+0xa8>)
  401310:	4a1e      	ldr	r2, [pc, #120]	; (40138c <Reset_Handler+0xac>)
  401312:	429a      	cmp	r2, r3
  401314:	d20a      	bcs.n	40132c <Reset_Handler+0x4c>
  401316:	3b01      	subs	r3, #1
  401318:	1a9b      	subs	r3, r3, r2
  40131a:	f023 0303 	bic.w	r3, r3, #3
  40131e:	3304      	adds	r3, #4
  401320:	4413      	add	r3, r2
                *pDest++ = 0;
  401322:	2100      	movs	r1, #0
  401324:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401328:	4293      	cmp	r3, r2
  40132a:	d1fb      	bne.n	401324 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40132c:	4a18      	ldr	r2, [pc, #96]	; (401390 <Reset_Handler+0xb0>)
  40132e:	4b19      	ldr	r3, [pc, #100]	; (401394 <Reset_Handler+0xb4>)
  401330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401334:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401336:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40133a:	fab3 f383 	clz	r3, r3
  40133e:	095b      	lsrs	r3, r3, #5
  401340:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401342:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401344:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401348:	2200      	movs	r2, #0
  40134a:	4b13      	ldr	r3, [pc, #76]	; (401398 <Reset_Handler+0xb8>)
  40134c:	701a      	strb	r2, [r3, #0]
	return flags;
  40134e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401350:	4a12      	ldr	r2, [pc, #72]	; (40139c <Reset_Handler+0xbc>)
  401352:	6813      	ldr	r3, [r2, #0]
  401354:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401358:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40135a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40135e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401362:	b129      	cbz	r1, 401370 <Reset_Handler+0x90>
		cpu_irq_enable();
  401364:	2201      	movs	r2, #1
  401366:	4b0c      	ldr	r3, [pc, #48]	; (401398 <Reset_Handler+0xb8>)
  401368:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40136a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40136e:	b662      	cpsie	i
        __libc_init_array();
  401370:	4b0b      	ldr	r3, [pc, #44]	; (4013a0 <Reset_Handler+0xc0>)
  401372:	4798      	blx	r3
        main();
  401374:	4b0b      	ldr	r3, [pc, #44]	; (4013a4 <Reset_Handler+0xc4>)
  401376:	4798      	blx	r3
  401378:	e7fe      	b.n	401378 <Reset_Handler+0x98>
  40137a:	bf00      	nop
  40137c:	20400000 	.word	0x20400000
  401380:	0040722c 	.word	0x0040722c
  401384:	204009d8 	.word	0x204009d8
  401388:	20400ce0 	.word	0x20400ce0
  40138c:	204009d8 	.word	0x204009d8
  401390:	e000ed00 	.word	0xe000ed00
  401394:	00400000 	.word	0x00400000
  401398:	20400018 	.word	0x20400018
  40139c:	e000ed88 	.word	0xe000ed88
  4013a0:	00401ae1 	.word	0x00401ae1
  4013a4:	004018f9 	.word	0x004018f9

004013a8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013a8:	4b3b      	ldr	r3, [pc, #236]	; (401498 <SystemCoreClockUpdate+0xf0>)
  4013aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013ac:	f003 0303 	and.w	r3, r3, #3
  4013b0:	2b01      	cmp	r3, #1
  4013b2:	d01d      	beq.n	4013f0 <SystemCoreClockUpdate+0x48>
  4013b4:	b183      	cbz	r3, 4013d8 <SystemCoreClockUpdate+0x30>
  4013b6:	2b02      	cmp	r3, #2
  4013b8:	d036      	beq.n	401428 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013ba:	4b37      	ldr	r3, [pc, #220]	; (401498 <SystemCoreClockUpdate+0xf0>)
  4013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013c2:	2b70      	cmp	r3, #112	; 0x70
  4013c4:	d05f      	beq.n	401486 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013c6:	4b34      	ldr	r3, [pc, #208]	; (401498 <SystemCoreClockUpdate+0xf0>)
  4013c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013ca:	4934      	ldr	r1, [pc, #208]	; (40149c <SystemCoreClockUpdate+0xf4>)
  4013cc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013d0:	680b      	ldr	r3, [r1, #0]
  4013d2:	40d3      	lsrs	r3, r2
  4013d4:	600b      	str	r3, [r1, #0]
  4013d6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013d8:	4b31      	ldr	r3, [pc, #196]	; (4014a0 <SystemCoreClockUpdate+0xf8>)
  4013da:	695b      	ldr	r3, [r3, #20]
  4013dc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013e0:	bf14      	ite	ne
  4013e2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013e6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013ea:	4b2c      	ldr	r3, [pc, #176]	; (40149c <SystemCoreClockUpdate+0xf4>)
  4013ec:	601a      	str	r2, [r3, #0]
  4013ee:	e7e4      	b.n	4013ba <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013f0:	4b29      	ldr	r3, [pc, #164]	; (401498 <SystemCoreClockUpdate+0xf0>)
  4013f2:	6a1b      	ldr	r3, [r3, #32]
  4013f4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013f8:	d003      	beq.n	401402 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013fa:	4a2a      	ldr	r2, [pc, #168]	; (4014a4 <SystemCoreClockUpdate+0xfc>)
  4013fc:	4b27      	ldr	r3, [pc, #156]	; (40149c <SystemCoreClockUpdate+0xf4>)
  4013fe:	601a      	str	r2, [r3, #0]
  401400:	e7db      	b.n	4013ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401402:	4a29      	ldr	r2, [pc, #164]	; (4014a8 <SystemCoreClockUpdate+0x100>)
  401404:	4b25      	ldr	r3, [pc, #148]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401406:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401408:	4b23      	ldr	r3, [pc, #140]	; (401498 <SystemCoreClockUpdate+0xf0>)
  40140a:	6a1b      	ldr	r3, [r3, #32]
  40140c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401410:	2b10      	cmp	r3, #16
  401412:	d005      	beq.n	401420 <SystemCoreClockUpdate+0x78>
  401414:	2b20      	cmp	r3, #32
  401416:	d1d0      	bne.n	4013ba <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401418:	4a22      	ldr	r2, [pc, #136]	; (4014a4 <SystemCoreClockUpdate+0xfc>)
  40141a:	4b20      	ldr	r3, [pc, #128]	; (40149c <SystemCoreClockUpdate+0xf4>)
  40141c:	601a      	str	r2, [r3, #0]
          break;
  40141e:	e7cc      	b.n	4013ba <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401420:	4a22      	ldr	r2, [pc, #136]	; (4014ac <SystemCoreClockUpdate+0x104>)
  401422:	4b1e      	ldr	r3, [pc, #120]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401424:	601a      	str	r2, [r3, #0]
          break;
  401426:	e7c8      	b.n	4013ba <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401428:	4b1b      	ldr	r3, [pc, #108]	; (401498 <SystemCoreClockUpdate+0xf0>)
  40142a:	6a1b      	ldr	r3, [r3, #32]
  40142c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401430:	d016      	beq.n	401460 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401432:	4a1c      	ldr	r2, [pc, #112]	; (4014a4 <SystemCoreClockUpdate+0xfc>)
  401434:	4b19      	ldr	r3, [pc, #100]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401436:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401438:	4b17      	ldr	r3, [pc, #92]	; (401498 <SystemCoreClockUpdate+0xf0>)
  40143a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40143c:	f003 0303 	and.w	r3, r3, #3
  401440:	2b02      	cmp	r3, #2
  401442:	d1ba      	bne.n	4013ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401444:	4a14      	ldr	r2, [pc, #80]	; (401498 <SystemCoreClockUpdate+0xf0>)
  401446:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401448:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40144a:	4814      	ldr	r0, [pc, #80]	; (40149c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40144c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401450:	6803      	ldr	r3, [r0, #0]
  401452:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401456:	b2d2      	uxtb	r2, r2
  401458:	fbb3 f3f2 	udiv	r3, r3, r2
  40145c:	6003      	str	r3, [r0, #0]
  40145e:	e7ac      	b.n	4013ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401460:	4a11      	ldr	r2, [pc, #68]	; (4014a8 <SystemCoreClockUpdate+0x100>)
  401462:	4b0e      	ldr	r3, [pc, #56]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401464:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401466:	4b0c      	ldr	r3, [pc, #48]	; (401498 <SystemCoreClockUpdate+0xf0>)
  401468:	6a1b      	ldr	r3, [r3, #32]
  40146a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40146e:	2b10      	cmp	r3, #16
  401470:	d005      	beq.n	40147e <SystemCoreClockUpdate+0xd6>
  401472:	2b20      	cmp	r3, #32
  401474:	d1e0      	bne.n	401438 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401476:	4a0b      	ldr	r2, [pc, #44]	; (4014a4 <SystemCoreClockUpdate+0xfc>)
  401478:	4b08      	ldr	r3, [pc, #32]	; (40149c <SystemCoreClockUpdate+0xf4>)
  40147a:	601a      	str	r2, [r3, #0]
          break;
  40147c:	e7dc      	b.n	401438 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40147e:	4a0b      	ldr	r2, [pc, #44]	; (4014ac <SystemCoreClockUpdate+0x104>)
  401480:	4b06      	ldr	r3, [pc, #24]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401482:	601a      	str	r2, [r3, #0]
          break;
  401484:	e7d8      	b.n	401438 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401486:	4a05      	ldr	r2, [pc, #20]	; (40149c <SystemCoreClockUpdate+0xf4>)
  401488:	6813      	ldr	r3, [r2, #0]
  40148a:	4909      	ldr	r1, [pc, #36]	; (4014b0 <SystemCoreClockUpdate+0x108>)
  40148c:	fba1 1303 	umull	r1, r3, r1, r3
  401490:	085b      	lsrs	r3, r3, #1
  401492:	6013      	str	r3, [r2, #0]
  401494:	4770      	bx	lr
  401496:	bf00      	nop
  401498:	400e0600 	.word	0x400e0600
  40149c:	2040001c 	.word	0x2040001c
  4014a0:	400e1810 	.word	0x400e1810
  4014a4:	00b71b00 	.word	0x00b71b00
  4014a8:	003d0900 	.word	0x003d0900
  4014ac:	007a1200 	.word	0x007a1200
  4014b0:	aaaaaaab 	.word	0xaaaaaaab

004014b4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014b4:	4b16      	ldr	r3, [pc, #88]	; (401510 <system_init_flash+0x5c>)
  4014b6:	4298      	cmp	r0, r3
  4014b8:	d913      	bls.n	4014e2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014ba:	4b16      	ldr	r3, [pc, #88]	; (401514 <system_init_flash+0x60>)
  4014bc:	4298      	cmp	r0, r3
  4014be:	d915      	bls.n	4014ec <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014c0:	4b15      	ldr	r3, [pc, #84]	; (401518 <system_init_flash+0x64>)
  4014c2:	4298      	cmp	r0, r3
  4014c4:	d916      	bls.n	4014f4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014c6:	4b15      	ldr	r3, [pc, #84]	; (40151c <system_init_flash+0x68>)
  4014c8:	4298      	cmp	r0, r3
  4014ca:	d917      	bls.n	4014fc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014cc:	4b14      	ldr	r3, [pc, #80]	; (401520 <system_init_flash+0x6c>)
  4014ce:	4298      	cmp	r0, r3
  4014d0:	d918      	bls.n	401504 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014d2:	4b14      	ldr	r3, [pc, #80]	; (401524 <system_init_flash+0x70>)
  4014d4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014d6:	bf94      	ite	ls
  4014d8:	4a13      	ldrls	r2, [pc, #76]	; (401528 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014da:	4a14      	ldrhi	r2, [pc, #80]	; (40152c <system_init_flash+0x78>)
  4014dc:	4b14      	ldr	r3, [pc, #80]	; (401530 <system_init_flash+0x7c>)
  4014de:	601a      	str	r2, [r3, #0]
  4014e0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014e6:	4b12      	ldr	r3, [pc, #72]	; (401530 <system_init_flash+0x7c>)
  4014e8:	601a      	str	r2, [r3, #0]
  4014ea:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ec:	4a11      	ldr	r2, [pc, #68]	; (401534 <system_init_flash+0x80>)
  4014ee:	4b10      	ldr	r3, [pc, #64]	; (401530 <system_init_flash+0x7c>)
  4014f0:	601a      	str	r2, [r3, #0]
  4014f2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014f4:	4a10      	ldr	r2, [pc, #64]	; (401538 <system_init_flash+0x84>)
  4014f6:	4b0e      	ldr	r3, [pc, #56]	; (401530 <system_init_flash+0x7c>)
  4014f8:	601a      	str	r2, [r3, #0]
  4014fa:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014fc:	4a0f      	ldr	r2, [pc, #60]	; (40153c <system_init_flash+0x88>)
  4014fe:	4b0c      	ldr	r3, [pc, #48]	; (401530 <system_init_flash+0x7c>)
  401500:	601a      	str	r2, [r3, #0]
  401502:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401504:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401508:	4b09      	ldr	r3, [pc, #36]	; (401530 <system_init_flash+0x7c>)
  40150a:	601a      	str	r2, [r3, #0]
  40150c:	4770      	bx	lr
  40150e:	bf00      	nop
  401510:	015ef3bf 	.word	0x015ef3bf
  401514:	02bde77f 	.word	0x02bde77f
  401518:	041cdb3f 	.word	0x041cdb3f
  40151c:	057bceff 	.word	0x057bceff
  401520:	06dac2bf 	.word	0x06dac2bf
  401524:	0839b67f 	.word	0x0839b67f
  401528:	04000500 	.word	0x04000500
  40152c:	04000600 	.word	0x04000600
  401530:	400e0c00 	.word	0x400e0c00
  401534:	04000100 	.word	0x04000100
  401538:	04000200 	.word	0x04000200
  40153c:	04000300 	.word	0x04000300

00401540 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401540:	4b0a      	ldr	r3, [pc, #40]	; (40156c <_sbrk+0x2c>)
  401542:	681b      	ldr	r3, [r3, #0]
  401544:	b153      	cbz	r3, 40155c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401546:	4b09      	ldr	r3, [pc, #36]	; (40156c <_sbrk+0x2c>)
  401548:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40154a:	181a      	adds	r2, r3, r0
  40154c:	4908      	ldr	r1, [pc, #32]	; (401570 <_sbrk+0x30>)
  40154e:	4291      	cmp	r1, r2
  401550:	db08      	blt.n	401564 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401552:	4610      	mov	r0, r2
  401554:	4a05      	ldr	r2, [pc, #20]	; (40156c <_sbrk+0x2c>)
  401556:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401558:	4618      	mov	r0, r3
  40155a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40155c:	4a05      	ldr	r2, [pc, #20]	; (401574 <_sbrk+0x34>)
  40155e:	4b03      	ldr	r3, [pc, #12]	; (40156c <_sbrk+0x2c>)
  401560:	601a      	str	r2, [r3, #0]
  401562:	e7f0      	b.n	401546 <_sbrk+0x6>
		return (caddr_t) -1;	
  401564:	f04f 30ff 	mov.w	r0, #4294967295
}
  401568:	4770      	bx	lr
  40156a:	bf00      	nop
  40156c:	20400c78 	.word	0x20400c78
  401570:	2045fffc 	.word	0x2045fffc
  401574:	20402ee0 	.word	0x20402ee0

00401578 <but_callback>:
int freq1 = 5;
int freq2 = 10;
int freq3 = 1;

void but_callback(void){
	but_flag = !but_flag;
  401578:	4a03      	ldr	r2, [pc, #12]	; (401588 <but_callback+0x10>)
  40157a:	7813      	ldrb	r3, [r2, #0]
  40157c:	fab3 f383 	clz	r3, r3
  401580:	095b      	lsrs	r3, r3, #5
  401582:	7013      	strb	r3, [r2, #0]
  401584:	4770      	bx	lr
  401586:	bf00      	nop
  401588:	20400c7f 	.word	0x20400c7f

0040158c <but1_callback>:
};
void but1_callback(void){
	but1_flag = !but1_flag;
  40158c:	4a03      	ldr	r2, [pc, #12]	; (40159c <but1_callback+0x10>)
  40158e:	7813      	ldrb	r3, [r2, #0]
  401590:	fab3 f383 	clz	r3, r3
  401594:	095b      	lsrs	r3, r3, #5
  401596:	7013      	strb	r3, [r2, #0]
  401598:	4770      	bx	lr
  40159a:	bf00      	nop
  40159c:	20400c7c 	.word	0x20400c7c

004015a0 <but2_callback>:
};
void but2_callback(void){
	but2_flag = !but2_flag;
  4015a0:	4a03      	ldr	r2, [pc, #12]	; (4015b0 <but2_callback+0x10>)
  4015a2:	7813      	ldrb	r3, [r2, #0]
  4015a4:	fab3 f383 	clz	r3, r3
  4015a8:	095b      	lsrs	r3, r3, #5
  4015aa:	7013      	strb	r3, [r2, #0]
  4015ac:	4770      	bx	lr
  4015ae:	bf00      	nop
  4015b0:	20400c7d 	.word	0x20400c7d

004015b4 <but3_callback>:
};
void but3_callback(void){
	but3_flag = !but3_flag;
  4015b4:	4a03      	ldr	r2, [pc, #12]	; (4015c4 <but3_callback+0x10>)
  4015b6:	7813      	ldrb	r3, [r2, #0]
  4015b8:	fab3 f383 	clz	r3, r3
  4015bc:	095b      	lsrs	r3, r3, #5
  4015be:	7013      	strb	r3, [r2, #0]
  4015c0:	4770      	bx	lr
  4015c2:	bf00      	nop
  4015c4:	20400c7e 	.word	0x20400c7e

004015c8 <pin_toggle>:
};

void pin_toggle(Pio *pio, uint32_t mask){
  4015c8:	b538      	push	{r3, r4, r5, lr}
  4015ca:	4604      	mov	r4, r0
  4015cc:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  4015ce:	4b06      	ldr	r3, [pc, #24]	; (4015e8 <pin_toggle+0x20>)
  4015d0:	4798      	blx	r3
  4015d2:	b920      	cbnz	r0, 4015de <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4015d4:	4629      	mov	r1, r5
  4015d6:	4620      	mov	r0, r4
  4015d8:	4b04      	ldr	r3, [pc, #16]	; (4015ec <pin_toggle+0x24>)
  4015da:	4798      	blx	r3
  4015dc:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  4015de:	4629      	mov	r1, r5
  4015e0:	4620      	mov	r0, r4
  4015e2:	4b03      	ldr	r3, [pc, #12]	; (4015f0 <pin_toggle+0x28>)
  4015e4:	4798      	blx	r3
  4015e6:	bd38      	pop	{r3, r4, r5, pc}
  4015e8:	00400d35 	.word	0x00400d35
  4015ec:	00400bad 	.word	0x00400bad
  4015f0:	00400bb1 	.word	0x00400bb1

004015f4 <init>:
}

void init(void){
  4015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015f6:	b083      	sub	sp, #12
	// Initialize the board clock
	sysclk_init();
  4015f8:	4b4a      	ldr	r3, [pc, #296]	; (401724 <init+0x130>)
  4015fa:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  4015fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401600:	4b49      	ldr	r3, [pc, #292]	; (401728 <init+0x134>)
  401602:	605a      	str	r2, [r3, #4]
	
	// Ativa o PIO na qual o LED foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(LED_PIO_ID);
  401604:	200c      	movs	r0, #12
  401606:	4d49      	ldr	r5, [pc, #292]	; (40172c <init+0x138>)
  401608:	47a8      	blx	r5
	pmc_enable_periph_clk(LED1_PIO_ID);
  40160a:	200a      	movs	r0, #10
  40160c:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  40160e:	200c      	movs	r0, #12
  401610:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  401612:	200b      	movs	r0, #11
  401614:	47a8      	blx	r5
	
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  401616:	4e46      	ldr	r6, [pc, #280]	; (401730 <init+0x13c>)
  401618:	2300      	movs	r3, #0
  40161a:	2201      	movs	r2, #1
  40161c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401620:	4630      	mov	r0, r6
  401622:	4c44      	ldr	r4, [pc, #272]	; (401734 <init+0x140>)
  401624:	47a0      	blx	r4
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  401626:	4f44      	ldr	r7, [pc, #272]	; (401738 <init+0x144>)
  401628:	2300      	movs	r3, #0
  40162a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40162e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401632:	4638      	mov	r0, r7
  401634:	47a0      	blx	r4
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  401636:	2300      	movs	r3, #0
  401638:	2204      	movs	r2, #4
  40163a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40163e:	483f      	ldr	r0, [pc, #252]	; (40173c <init+0x148>)
  401640:	47a0      	blx	r4
	pio_configure(LED_PIO , PIO_OUTPUT_0, LED_PIO_IDX_MASK, PIO_DEFAULT);
  401642:	2300      	movs	r3, #0
  401644:	f44f 7280 	mov.w	r2, #256	; 0x100
  401648:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40164c:	4638      	mov	r0, r7
  40164e:	47a0      	blx	r4
	
	
	// Inicializa PIO do botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  401650:	200a      	movs	r0, #10
  401652:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT1_PIO_ID);
  401654:	2010      	movs	r0, #16
  401656:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT2_PIO_ID);
  401658:	200c      	movs	r0, #12
  40165a:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT3_PIO_ID);
  40165c:	200a      	movs	r0, #10
  40165e:	47a8      	blx	r5
	
	pio_configure(BUT_PIO , PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  401660:	2301      	movs	r3, #1
  401662:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401666:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40166a:	4630      	mov	r0, r6
  40166c:	47a0      	blx	r4
	pio_configure(BUT1_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  40166e:	4d34      	ldr	r5, [pc, #208]	; (401740 <init+0x14c>)
  401670:	2301      	movs	r3, #1
  401672:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401676:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40167a:	4628      	mov	r0, r5
  40167c:	47a0      	blx	r4
	pio_configure(BUT2_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  40167e:	2301      	movs	r3, #1
  401680:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401684:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401688:	4638      	mov	r0, r7
  40168a:	47a0      	blx	r4
	pio_configure(BUT3_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  40168c:	2301      	movs	r3, #1
  40168e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401692:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401696:	4630      	mov	r0, r6
  401698:	47a0      	blx	r4
	
	
	pio_handler_set(BUT_PIO , BUT_PIO_ID, BUT_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but_callback);
  40169a:	4b2a      	ldr	r3, [pc, #168]	; (401744 <init+0x150>)
  40169c:	9300      	str	r3, [sp, #0]
  40169e:	2350      	movs	r3, #80	; 0x50
  4016a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4016a4:	210a      	movs	r1, #10
  4016a6:	4630      	mov	r0, r6
  4016a8:	4c27      	ldr	r4, [pc, #156]	; (401748 <init+0x154>)
  4016aa:	47a0      	blx	r4
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_RISE_EDGE, but1_callback);
  4016ac:	4b27      	ldr	r3, [pc, #156]	; (40174c <init+0x158>)
  4016ae:	9300      	str	r3, [sp, #0]
  4016b0:	2370      	movs	r3, #112	; 0x70
  4016b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016b6:	2110      	movs	r1, #16
  4016b8:	4628      	mov	r0, r5
  4016ba:	47a0      	blx	r4
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but2_callback);
  4016bc:	4b24      	ldr	r3, [pc, #144]	; (401750 <init+0x15c>)
  4016be:	9300      	str	r3, [sp, #0]
  4016c0:	2350      	movs	r3, #80	; 0x50
  4016c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016c6:	210c      	movs	r1, #12
  4016c8:	4638      	mov	r0, r7
  4016ca:	47a0      	blx	r4
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_PIO_IDX_MASK, PIO_IT_RISE_EDGE, but3_callback);
  4016cc:	4b21      	ldr	r3, [pc, #132]	; (401754 <init+0x160>)
  4016ce:	9300      	str	r3, [sp, #0]
  4016d0:	2370      	movs	r3, #112	; 0x70
  4016d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016d6:	210a      	movs	r1, #10
  4016d8:	4630      	mov	r0, r6
  4016da:	47a0      	blx	r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016dc:	4b1e      	ldr	r3, [pc, #120]	; (401758 <init+0x164>)
  4016de:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4016e2:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016e4:	2280      	movs	r2, #128	; 0x80
  4016e6:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016ea:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  4016ee:	6018      	str	r0, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016f0:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  4016f8:	6018      	str	r0, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016fa:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016fe:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401700:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_SetPriority(BUT2_PIO_ID, 4);
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 4);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  401704:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401708:	4628      	mov	r0, r5
  40170a:	4c14      	ldr	r4, [pc, #80]	; (40175c <init+0x168>)
  40170c:	47a0      	blx	r4
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  40170e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401712:	4638      	mov	r0, r7
  401714:	47a0      	blx	r4
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  401716:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40171a:	4630      	mov	r0, r6
  40171c:	47a0      	blx	r4
}
  40171e:	b003      	add	sp, #12
  401720:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401722:	bf00      	nop
  401724:	004009fd 	.word	0x004009fd
  401728:	400e1850 	.word	0x400e1850
  40172c:	00400fc5 	.word	0x00400fc5
  401730:	400e0e00 	.word	0x400e0e00
  401734:	00400ca5 	.word	0x00400ca5
  401738:	400e1200 	.word	0x400e1200
  40173c:	400e1000 	.word	0x400e1000
  401740:	400e1400 	.word	0x400e1400
  401744:	00401579 	.word	0x00401579
  401748:	00400dd1 	.word	0x00400dd1
  40174c:	0040158d 	.word	0x0040158d
  401750:	004015a1 	.word	0x004015a1
  401754:	004015b5 	.word	0x004015b5
  401758:	e000e100 	.word	0xe000e100
  40175c:	00400d73 	.word	0x00400d73

00401760 <TC_init>:
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401764:	b085      	sub	sp, #20
  401766:	4606      	mov	r6, r0
  401768:	460c      	mov	r4, r1
  40176a:	4617      	mov	r7, r2
  40176c:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  40176e:	4608      	mov	r0, r1
  401770:	4b18      	ldr	r3, [pc, #96]	; (4017d4 <TC_init+0x74>)
  401772:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401774:	4d18      	ldr	r5, [pc, #96]	; (4017d8 <TC_init+0x78>)
  401776:	9500      	str	r5, [sp, #0]
  401778:	ab02      	add	r3, sp, #8
  40177a:	aa03      	add	r2, sp, #12
  40177c:	4629      	mov	r1, r5
  40177e:	4640      	mov	r0, r8
  401780:	f8df 906c 	ldr.w	r9, [pc, #108]	; 4017f0 <TC_init+0x90>
  401784:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401786:	9a02      	ldr	r2, [sp, #8]
  401788:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40178c:	4639      	mov	r1, r7
  40178e:	4630      	mov	r0, r6
  401790:	4b12      	ldr	r3, [pc, #72]	; (4017dc <TC_init+0x7c>)
  401792:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401794:	9a03      	ldr	r2, [sp, #12]
  401796:	fbb5 f2f2 	udiv	r2, r5, r2
  40179a:	fbb2 f2f8 	udiv	r2, r2, r8
  40179e:	4639      	mov	r1, r7
  4017a0:	4630      	mov	r0, r6
  4017a2:	4b0f      	ldr	r3, [pc, #60]	; (4017e0 <TC_init+0x80>)
  4017a4:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017a6:	b263      	sxtb	r3, r4
  4017a8:	095b      	lsrs	r3, r3, #5
  4017aa:	f004 041f 	and.w	r4, r4, #31
  4017ae:	2201      	movs	r2, #1
  4017b0:	fa02 f404 	lsl.w	r4, r2, r4
  4017b4:	4a0b      	ldr	r2, [pc, #44]	; (4017e4 <TC_init+0x84>)
  4017b6:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4017ba:	2210      	movs	r2, #16
  4017bc:	4639      	mov	r1, r7
  4017be:	4630      	mov	r0, r6
  4017c0:	4b09      	ldr	r3, [pc, #36]	; (4017e8 <TC_init+0x88>)
  4017c2:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4017c4:	4639      	mov	r1, r7
  4017c6:	4630      	mov	r0, r6
  4017c8:	4b08      	ldr	r3, [pc, #32]	; (4017ec <TC_init+0x8c>)
  4017ca:	4798      	blx	r3
}
  4017cc:	b005      	add	sp, #20
  4017ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017d2:	bf00      	nop
  4017d4:	00400fc5 	.word	0x00400fc5
  4017d8:	11e1a300 	.word	0x11e1a300
  4017dc:	004003bb 	.word	0x004003bb
  4017e0:	004003dd 	.word	0x004003dd
  4017e4:	e000e100 	.word	0xe000e100
  4017e8:	004003e5 	.word	0x004003e5
  4017ec:	004003d5 	.word	0x004003d5
  4017f0:	004003f5 	.word	0x004003f5

004017f4 <TC0_Handler>:

void TC0_Handler(void){
  4017f4:	b500      	push	{lr}
  4017f6:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4017f8:	2100      	movs	r1, #0
  4017fa:	4805      	ldr	r0, [pc, #20]	; (401810 <TC0_Handler+0x1c>)
  4017fc:	4b05      	ldr	r3, [pc, #20]	; (401814 <TC0_Handler+0x20>)
  4017fe:	4798      	blx	r3
  401800:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401802:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_led1 = 1;
  401804:	2201      	movs	r2, #1
  401806:	4b04      	ldr	r3, [pc, #16]	; (401818 <TC0_Handler+0x24>)
  401808:	701a      	strb	r2, [r3, #0]
}
  40180a:	b003      	add	sp, #12
  40180c:	f85d fb04 	ldr.w	pc, [sp], #4
  401810:	4000c000 	.word	0x4000c000
  401814:	004003ed 	.word	0x004003ed
  401818:	20400c81 	.word	0x20400c81

0040181c <TC1_Handler>:

void TC1_Handler(void){
  40181c:	b500      	push	{lr}
  40181e:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401820:	2101      	movs	r1, #1
  401822:	4805      	ldr	r0, [pc, #20]	; (401838 <TC1_Handler+0x1c>)
  401824:	4b05      	ldr	r3, [pc, #20]	; (40183c <TC1_Handler+0x20>)
  401826:	4798      	blx	r3
  401828:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40182a:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_led2 = 1;
  40182c:	2201      	movs	r2, #1
  40182e:	4b04      	ldr	r3, [pc, #16]	; (401840 <TC1_Handler+0x24>)
  401830:	701a      	strb	r2, [r3, #0]
}
  401832:	b003      	add	sp, #12
  401834:	f85d fb04 	ldr.w	pc, [sp], #4
  401838:	4000c000 	.word	0x4000c000
  40183c:	004003ed 	.word	0x004003ed
  401840:	20400c82 	.word	0x20400c82

00401844 <TC2_Handler>:

void TC2_Handler(void){
  401844:	b500      	push	{lr}
  401846:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 2);
  401848:	2102      	movs	r1, #2
  40184a:	4805      	ldr	r0, [pc, #20]	; (401860 <TC2_Handler+0x1c>)
  40184c:	4b05      	ldr	r3, [pc, #20]	; (401864 <TC2_Handler+0x20>)
  40184e:	4798      	blx	r3
  401850:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401852:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_led3 = 1;
  401854:	2201      	movs	r2, #1
  401856:	4b04      	ldr	r3, [pc, #16]	; (401868 <TC2_Handler+0x24>)
  401858:	701a      	strb	r2, [r3, #0]
}
  40185a:	b003      	add	sp, #12
  40185c:	f85d fb04 	ldr.w	pc, [sp], #4
  401860:	4000c000 	.word	0x4000c000
  401864:	004003ed 	.word	0x004003ed
  401868:	20400c83 	.word	0x20400c83

0040186c <RTT_Handler>:

void RTT_Handler(void){
  40186c:	b510      	push	{r4, lr}
	uint32_t ul_status;

	/* Get RTT status */
	ul_status = rtt_get_status(RTT);
  40186e:	480b      	ldr	r0, [pc, #44]	; (40189c <RTT_Handler+0x30>)
  401870:	4b0b      	ldr	r3, [pc, #44]	; (4018a0 <RTT_Handler+0x34>)
  401872:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {  }

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401874:	f010 0f01 	tst.w	r0, #1
  401878:	d100      	bne.n	40187c <RTT_Handler+0x10>
  40187a:	bd10      	pop	{r4, pc}
		pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);
  40187c:	2101      	movs	r1, #1
  40187e:	4809      	ldr	r0, [pc, #36]	; (4018a4 <RTT_Handler+0x38>)
  401880:	4c09      	ldr	r4, [pc, #36]	; (4018a8 <RTT_Handler+0x3c>)
  401882:	47a0      	blx	r4
		pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);
  401884:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401888:	4808      	ldr	r0, [pc, #32]	; (4018ac <RTT_Handler+0x40>)
  40188a:	47a0      	blx	r4
		pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);    // BLINK Led
  40188c:	2104      	movs	r1, #4
  40188e:	4808      	ldr	r0, [pc, #32]	; (4018b0 <RTT_Handler+0x44>)
  401890:	47a0      	blx	r4
		f_rtt_alarme = true;                  // flag RTT alarme
  401892:	2201      	movs	r2, #1
  401894:	4b07      	ldr	r3, [pc, #28]	; (4018b4 <RTT_Handler+0x48>)
  401896:	701a      	strb	r2, [r3, #0]
	}
}
  401898:	e7ef      	b.n	40187a <RTT_Handler+0xe>
  40189a:	bf00      	nop
  40189c:	400e1830 	.word	0x400e1830
  4018a0:	00400229 	.word	0x00400229
  4018a4:	400e0e00 	.word	0x400e0e00
  4018a8:	004015c9 	.word	0x004015c9
  4018ac:	400e1200 	.word	0x400e1200
  4018b0:	400e1000 	.word	0x400e1000
  4018b4:	20400c80 	.word	0x20400c80

004018b8 <pisca_led1>:

void pisca_led1(){
  4018b8:	b508      	push	{r3, lr}
	pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);
  4018ba:	2101      	movs	r1, #1
  4018bc:	4801      	ldr	r0, [pc, #4]	; (4018c4 <pisca_led1+0xc>)
  4018be:	4b02      	ldr	r3, [pc, #8]	; (4018c8 <pisca_led1+0x10>)
  4018c0:	4798      	blx	r3
  4018c2:	bd08      	pop	{r3, pc}
  4018c4:	400e0e00 	.word	0x400e0e00
  4018c8:	004015c9 	.word	0x004015c9

004018cc <pisca_led2>:
}

void pisca_led2(){
  4018cc:	b508      	push	{r3, lr}
	pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);
  4018ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4018d2:	4802      	ldr	r0, [pc, #8]	; (4018dc <pisca_led2+0x10>)
  4018d4:	4b02      	ldr	r3, [pc, #8]	; (4018e0 <pisca_led2+0x14>)
  4018d6:	4798      	blx	r3
  4018d8:	bd08      	pop	{r3, pc}
  4018da:	bf00      	nop
  4018dc:	400e1200 	.word	0x400e1200
  4018e0:	004015c9 	.word	0x004015c9

004018e4 <pisca_led3>:
}

void pisca_led3(){
  4018e4:	b508      	push	{r3, lr}
	pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);
  4018e6:	2104      	movs	r1, #4
  4018e8:	4801      	ldr	r0, [pc, #4]	; (4018f0 <pisca_led3+0xc>)
  4018ea:	4b02      	ldr	r3, [pc, #8]	; (4018f4 <pisca_led3+0x10>)
  4018ec:	4798      	blx	r3
  4018ee:	bd08      	pop	{r3, pc}
  4018f0:	400e1000 	.word	0x400e1000
  4018f4:	004015c9 	.word	0x004015c9

004018f8 <main>:
}

int main (void){
  4018f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018fc:	b096      	sub	sp, #88	; 0x58
	
	board_init();
  4018fe:	4b52      	ldr	r3, [pc, #328]	; (401a48 <main+0x150>)
  401900:	4798      	blx	r3
	sysclk_init();
  401902:	4b52      	ldr	r3, [pc, #328]	; (401a4c <main+0x154>)
  401904:	4798      	blx	r3
	delay_init();
	init();
  401906:	4b52      	ldr	r3, [pc, #328]	; (401a50 <main+0x158>)
  401908:	4798      	blx	r3


	TC_init(TC0, ID_TC0, 0, freq1);
  40190a:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 401ad4 <main+0x1dc>
  40190e:	4d51      	ldr	r5, [pc, #324]	; (401a54 <main+0x15c>)
  401910:	f8d8 3000 	ldr.w	r3, [r8]
  401914:	2200      	movs	r2, #0
  401916:	2117      	movs	r1, #23
  401918:	4628      	mov	r0, r5
  40191a:	4c4f      	ldr	r4, [pc, #316]	; (401a58 <main+0x160>)
  40191c:	47a0      	blx	r4
	TC_init(TC0, ID_TC1, 1, freq2);
  40191e:	4e4f      	ldr	r6, [pc, #316]	; (401a5c <main+0x164>)
  401920:	6833      	ldr	r3, [r6, #0]
  401922:	2201      	movs	r2, #1
  401924:	2118      	movs	r1, #24
  401926:	4628      	mov	r0, r5
  401928:	47a0      	blx	r4
	TC_init(TC0, ID_TC2, 2, freq3);
  40192a:	4f4d      	ldr	r7, [pc, #308]	; (401a60 <main+0x168>)
  40192c:	683b      	ldr	r3, [r7, #0]
  40192e:	2202      	movs	r2, #2
  401930:	2119      	movs	r1, #25
  401932:	4628      	mov	r0, r5
  401934:	47a0      	blx	r4

  // Init OLED
	gfx_mono_ssd1306_init();
  401936:	4b4b      	ldr	r3, [pc, #300]	; (401a64 <main+0x16c>)
  401938:	4798      	blx	r3
  // Escreve na tela um circulo e um texto
	char string1[10]; 
	char string2[10]; 
	char string3[10];
	char stringtotal[30]; 
	itoa(freq1,string1,10);
  40193a:	220a      	movs	r2, #10
  40193c:	a913      	add	r1, sp, #76	; 0x4c
  40193e:	f8d8 0000 	ldr.w	r0, [r8]
  401942:	4c49      	ldr	r4, [pc, #292]	; (401a68 <main+0x170>)
  401944:	47a0      	blx	r4
	itoa(freq2,string2,10);
  401946:	ad10      	add	r5, sp, #64	; 0x40
  401948:	220a      	movs	r2, #10
  40194a:	4629      	mov	r1, r5
  40194c:	6830      	ldr	r0, [r6, #0]
  40194e:	47a0      	blx	r4
	itoa(freq3,string3,10); 
  401950:	ae0d      	add	r6, sp, #52	; 0x34
  401952:	220a      	movs	r2, #10
  401954:	4631      	mov	r1, r6
  401956:	6838      	ldr	r0, [r7, #0]
  401958:	47a0      	blx	r4
	snprintf(stringtotal, sizeof stringtotal, "%s%s%s%s%s", string1," ", string2," ", string3);
  40195a:	9603      	str	r6, [sp, #12]
  40195c:	4b43      	ldr	r3, [pc, #268]	; (401a6c <main+0x174>)
  40195e:	9302      	str	r3, [sp, #8]
  401960:	9501      	str	r5, [sp, #4]
  401962:	9300      	str	r3, [sp, #0]
  401964:	ab13      	add	r3, sp, #76	; 0x4c
  401966:	4a42      	ldr	r2, [pc, #264]	; (401a70 <main+0x178>)
  401968:	211e      	movs	r1, #30
  40196a:	a805      	add	r0, sp, #20
  40196c:	4c41      	ldr	r4, [pc, #260]	; (401a74 <main+0x17c>)
  40196e:	47a0      	blx	r4
// 	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
    gfx_mono_draw_string(stringtotal, 50,16, &sysfont);
  401970:	4b41      	ldr	r3, [pc, #260]	; (401a78 <main+0x180>)
  401972:	2210      	movs	r2, #16
  401974:	2132      	movs	r1, #50	; 0x32
  401976:	a805      	add	r0, sp, #20
  401978:	4c40      	ldr	r4, [pc, #256]	; (401a7c <main+0x184>)
  40197a:	47a0      	blx	r4


	pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  40197c:	2101      	movs	r1, #1
  40197e:	4840      	ldr	r0, [pc, #256]	; (401a80 <main+0x188>)
  401980:	4c40      	ldr	r4, [pc, #256]	; (401a84 <main+0x18c>)
  401982:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  401984:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401988:	483f      	ldr	r0, [pc, #252]	; (401a88 <main+0x190>)
  40198a:	4b40      	ldr	r3, [pc, #256]	; (401a8c <main+0x194>)
  40198c:	4798      	blx	r3
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  40198e:	2104      	movs	r1, #4
  401990:	483f      	ldr	r0, [pc, #252]	; (401a90 <main+0x198>)
  401992:	47a0      	blx	r4
  /* Insert application code here, after the board has been initialized. */
	while(1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
		
		if(but1_flag){
			if(flag_led1){
  401994:	f8df a140 	ldr.w	sl, [pc, #320]	; 401ad8 <main+0x1e0>
				pisca_led1();
				flag_led1 = 0;
  401998:	f04f 0900 	mov.w	r9, #0
				pisca_led3();
				flag_led3 = 0;
				}
		}
		
		if (f_rtt_alarme){
  40199c:	4e3d      	ldr	r6, [pc, #244]	; (401a94 <main+0x19c>)
	rtt_sel_source(RTT, false);
  40199e:	4c3e      	ldr	r4, [pc, #248]	; (401a98 <main+0x1a0>)
	ul_previous_time = rtt_read_timer_value(RTT);
  4019a0:	4d3e      	ldr	r5, [pc, #248]	; (401a9c <main+0x1a4>)
  4019a2:	e04d      	b.n	401a40 <main+0x148>
				pisca_led1();
  4019a4:	4b3e      	ldr	r3, [pc, #248]	; (401aa0 <main+0x1a8>)
  4019a6:	4798      	blx	r3
				flag_led1 = 0;
  4019a8:	f88a 9000 	strb.w	r9, [sl]
  4019ac:	e00f      	b.n	4019ce <main+0xd6>
				pisca_led2();
  4019ae:	4b3d      	ldr	r3, [pc, #244]	; (401aa4 <main+0x1ac>)
  4019b0:	4798      	blx	r3
				flag_led2 = 0;
  4019b2:	4b3d      	ldr	r3, [pc, #244]	; (401aa8 <main+0x1b0>)
  4019b4:	f883 9000 	strb.w	r9, [r3]
  4019b8:	e010      	b.n	4019dc <main+0xe4>
		if (f_rtt_alarme){
  4019ba:	7833      	ldrb	r3, [r6, #0]
  4019bc:	b9e3      	cbnz	r3, 4019f8 <main+0x100>
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4019be:	2002      	movs	r0, #2
  4019c0:	47c0      	blx	r8
		if(but1_flag){
  4019c2:	783b      	ldrb	r3, [r7, #0]
  4019c4:	b11b      	cbz	r3, 4019ce <main+0xd6>
			if(flag_led1){
  4019c6:	f89a 3000 	ldrb.w	r3, [sl]
  4019ca:	2b00      	cmp	r3, #0
  4019cc:	d1ea      	bne.n	4019a4 <main+0xac>
		if(but2_flag){
  4019ce:	4b37      	ldr	r3, [pc, #220]	; (401aac <main+0x1b4>)
  4019d0:	781b      	ldrb	r3, [r3, #0]
  4019d2:	b11b      	cbz	r3, 4019dc <main+0xe4>
			if(flag_led2){
  4019d4:	4b34      	ldr	r3, [pc, #208]	; (401aa8 <main+0x1b0>)
  4019d6:	781b      	ldrb	r3, [r3, #0]
  4019d8:	2b00      	cmp	r3, #0
  4019da:	d1e8      	bne.n	4019ae <main+0xb6>
		if(but3_flag){
  4019dc:	4b34      	ldr	r3, [pc, #208]	; (401ab0 <main+0x1b8>)
  4019de:	781b      	ldrb	r3, [r3, #0]
  4019e0:	2b00      	cmp	r3, #0
  4019e2:	d0ea      	beq.n	4019ba <main+0xc2>
			if(flag_led3){
  4019e4:	4b33      	ldr	r3, [pc, #204]	; (401ab4 <main+0x1bc>)
  4019e6:	781b      	ldrb	r3, [r3, #0]
  4019e8:	2b00      	cmp	r3, #0
  4019ea:	d0e6      	beq.n	4019ba <main+0xc2>
				pisca_led3();
  4019ec:	4b32      	ldr	r3, [pc, #200]	; (401ab8 <main+0x1c0>)
  4019ee:	4798      	blx	r3
				flag_led3 = 0;
  4019f0:	4b30      	ldr	r3, [pc, #192]	; (401ab4 <main+0x1bc>)
  4019f2:	f883 9000 	strb.w	r9, [r3]
  4019f6:	e7e0      	b.n	4019ba <main+0xc2>
	rtt_sel_source(RTT, false);
  4019f8:	4649      	mov	r1, r9
  4019fa:	4620      	mov	r0, r4
  4019fc:	4b2f      	ldr	r3, [pc, #188]	; (401abc <main+0x1c4>)
  4019fe:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401a00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401a04:	4620      	mov	r0, r4
  401a06:	4b2e      	ldr	r3, [pc, #184]	; (401ac0 <main+0x1c8>)
  401a08:	4798      	blx	r3
	ul_previous_time = rtt_read_timer_value(RTT);
  401a0a:	4620      	mov	r0, r4
  401a0c:	47a8      	blx	r5
  401a0e:	4607      	mov	r7, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  401a10:	4620      	mov	r0, r4
  401a12:	47a8      	blx	r5
  401a14:	4287      	cmp	r7, r0
  401a16:	d0fb      	beq.n	401a10 <main+0x118>
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401a18:	1d79      	adds	r1, r7, #5
  401a1a:	4620      	mov	r0, r4
  401a1c:	4b29      	ldr	r3, [pc, #164]	; (401ac4 <main+0x1cc>)
  401a1e:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401a20:	4b29      	ldr	r3, [pc, #164]	; (401ac8 <main+0x1d0>)
  401a22:	2208      	movs	r2, #8
  401a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401a28:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401a2c:	f883 9303 	strb.w	r9, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a30:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  401a32:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401a36:	4620      	mov	r0, r4
  401a38:	4b24      	ldr	r3, [pc, #144]	; (401acc <main+0x1d4>)
  401a3a:	4798      	blx	r3
			uint16_t pllPreScale = (int) (((float) 32768) / 2.0);
			uint32_t irqRTTvalue  = 5;
			
			RTT_init(pllPreScale, irqRTTvalue);
			
			f_rtt_alarme = false;
  401a3c:	f886 9000 	strb.w	r9, [r6]
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a40:	f8df 8098 	ldr.w	r8, [pc, #152]	; 401adc <main+0x1e4>
		if(but1_flag){
  401a44:	4f22      	ldr	r7, [pc, #136]	; (401ad0 <main+0x1d8>)
  401a46:	e7ba      	b.n	4019be <main+0xc6>
  401a48:	00400a6d 	.word	0x00400a6d
  401a4c:	004009fd 	.word	0x004009fd
  401a50:	004015f5 	.word	0x004015f5
  401a54:	4000c000 	.word	0x4000c000
  401a58:	00401761 	.word	0x00401761
  401a5c:	20400024 	.word	0x20400024
  401a60:	20400028 	.word	0x20400028
  401a64:	004006dd 	.word	0x004006dd
  401a68:	00401b61 	.word	0x00401b61
  401a6c:	00406f48 	.word	0x00406f48
  401a70:	00406f3c 	.word	0x00406f3c
  401a74:	00401c01 	.word	0x00401c01
  401a78:	2040000c 	.word	0x2040000c
  401a7c:	00400645 	.word	0x00400645
  401a80:	400e0e00 	.word	0x400e0e00
  401a84:	00400bb1 	.word	0x00400bb1
  401a88:	400e1200 	.word	0x400e1200
  401a8c:	00400bad 	.word	0x00400bad
  401a90:	400e1000 	.word	0x400e1000
  401a94:	20400c80 	.word	0x20400c80
  401a98:	400e1830 	.word	0x400e1830
  401a9c:	00400215 	.word	0x00400215
  401aa0:	004018b9 	.word	0x004018b9
  401aa4:	004018cd 	.word	0x004018cd
  401aa8:	20400c82 	.word	0x20400c82
  401aac:	20400c7d 	.word	0x20400c7d
  401ab0:	20400c7e 	.word	0x20400c7e
  401ab4:	20400c83 	.word	0x20400c83
  401ab8:	004018e5 	.word	0x004018e5
  401abc:	004001c1 	.word	0x004001c1
  401ac0:	004001ad 	.word	0x004001ad
  401ac4:	0040022d 	.word	0x0040022d
  401ac8:	e000e100 	.word	0xe000e100
  401acc:	004001ed 	.word	0x004001ed
  401ad0:	20400c7c 	.word	0x20400c7c
  401ad4:	20400020 	.word	0x20400020
  401ad8:	20400c81 	.word	0x20400c81
  401adc:	00401069 	.word	0x00401069

00401ae0 <__libc_init_array>:
  401ae0:	b570      	push	{r4, r5, r6, lr}
  401ae2:	4e0f      	ldr	r6, [pc, #60]	; (401b20 <__libc_init_array+0x40>)
  401ae4:	4d0f      	ldr	r5, [pc, #60]	; (401b24 <__libc_init_array+0x44>)
  401ae6:	1b76      	subs	r6, r6, r5
  401ae8:	10b6      	asrs	r6, r6, #2
  401aea:	bf18      	it	ne
  401aec:	2400      	movne	r4, #0
  401aee:	d005      	beq.n	401afc <__libc_init_array+0x1c>
  401af0:	3401      	adds	r4, #1
  401af2:	f855 3b04 	ldr.w	r3, [r5], #4
  401af6:	4798      	blx	r3
  401af8:	42a6      	cmp	r6, r4
  401afa:	d1f9      	bne.n	401af0 <__libc_init_array+0x10>
  401afc:	4e0a      	ldr	r6, [pc, #40]	; (401b28 <__libc_init_array+0x48>)
  401afe:	4d0b      	ldr	r5, [pc, #44]	; (401b2c <__libc_init_array+0x4c>)
  401b00:	1b76      	subs	r6, r6, r5
  401b02:	f005 fb7d 	bl	407200 <_init>
  401b06:	10b6      	asrs	r6, r6, #2
  401b08:	bf18      	it	ne
  401b0a:	2400      	movne	r4, #0
  401b0c:	d006      	beq.n	401b1c <__libc_init_array+0x3c>
  401b0e:	3401      	adds	r4, #1
  401b10:	f855 3b04 	ldr.w	r3, [r5], #4
  401b14:	4798      	blx	r3
  401b16:	42a6      	cmp	r6, r4
  401b18:	d1f9      	bne.n	401b0e <__libc_init_array+0x2e>
  401b1a:	bd70      	pop	{r4, r5, r6, pc}
  401b1c:	bd70      	pop	{r4, r5, r6, pc}
  401b1e:	bf00      	nop
  401b20:	0040720c 	.word	0x0040720c
  401b24:	0040720c 	.word	0x0040720c
  401b28:	00407214 	.word	0x00407214
  401b2c:	0040720c 	.word	0x0040720c

00401b30 <__itoa>:
  401b30:	1e93      	subs	r3, r2, #2
  401b32:	2b22      	cmp	r3, #34	; 0x22
  401b34:	d810      	bhi.n	401b58 <__itoa+0x28>
  401b36:	2a0a      	cmp	r2, #10
  401b38:	b510      	push	{r4, lr}
  401b3a:	d006      	beq.n	401b4a <__itoa+0x1a>
  401b3c:	2300      	movs	r3, #0
  401b3e:	460c      	mov	r4, r1
  401b40:	4419      	add	r1, r3
  401b42:	f001 fad7 	bl	4030f4 <__utoa>
  401b46:	4620      	mov	r0, r4
  401b48:	bd10      	pop	{r4, pc}
  401b4a:	2800      	cmp	r0, #0
  401b4c:	daf6      	bge.n	401b3c <__itoa+0xc>
  401b4e:	232d      	movs	r3, #45	; 0x2d
  401b50:	700b      	strb	r3, [r1, #0]
  401b52:	4240      	negs	r0, r0
  401b54:	2301      	movs	r3, #1
  401b56:	e7f2      	b.n	401b3e <__itoa+0xe>
  401b58:	2000      	movs	r0, #0
  401b5a:	7008      	strb	r0, [r1, #0]
  401b5c:	4770      	bx	lr
  401b5e:	bf00      	nop

00401b60 <itoa>:
  401b60:	f7ff bfe6 	b.w	401b30 <__itoa>

00401b64 <memset>:
  401b64:	b470      	push	{r4, r5, r6}
  401b66:	0786      	lsls	r6, r0, #30
  401b68:	d046      	beq.n	401bf8 <memset+0x94>
  401b6a:	1e54      	subs	r4, r2, #1
  401b6c:	2a00      	cmp	r2, #0
  401b6e:	d041      	beq.n	401bf4 <memset+0x90>
  401b70:	b2ca      	uxtb	r2, r1
  401b72:	4603      	mov	r3, r0
  401b74:	e002      	b.n	401b7c <memset+0x18>
  401b76:	f114 34ff 	adds.w	r4, r4, #4294967295
  401b7a:	d33b      	bcc.n	401bf4 <memset+0x90>
  401b7c:	f803 2b01 	strb.w	r2, [r3], #1
  401b80:	079d      	lsls	r5, r3, #30
  401b82:	d1f8      	bne.n	401b76 <memset+0x12>
  401b84:	2c03      	cmp	r4, #3
  401b86:	d92e      	bls.n	401be6 <memset+0x82>
  401b88:	b2cd      	uxtb	r5, r1
  401b8a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401b8e:	2c0f      	cmp	r4, #15
  401b90:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401b94:	d919      	bls.n	401bca <memset+0x66>
  401b96:	f103 0210 	add.w	r2, r3, #16
  401b9a:	4626      	mov	r6, r4
  401b9c:	3e10      	subs	r6, #16
  401b9e:	2e0f      	cmp	r6, #15
  401ba0:	f842 5c10 	str.w	r5, [r2, #-16]
  401ba4:	f842 5c0c 	str.w	r5, [r2, #-12]
  401ba8:	f842 5c08 	str.w	r5, [r2, #-8]
  401bac:	f842 5c04 	str.w	r5, [r2, #-4]
  401bb0:	f102 0210 	add.w	r2, r2, #16
  401bb4:	d8f2      	bhi.n	401b9c <memset+0x38>
  401bb6:	f1a4 0210 	sub.w	r2, r4, #16
  401bba:	f022 020f 	bic.w	r2, r2, #15
  401bbe:	f004 040f 	and.w	r4, r4, #15
  401bc2:	3210      	adds	r2, #16
  401bc4:	2c03      	cmp	r4, #3
  401bc6:	4413      	add	r3, r2
  401bc8:	d90d      	bls.n	401be6 <memset+0x82>
  401bca:	461e      	mov	r6, r3
  401bcc:	4622      	mov	r2, r4
  401bce:	3a04      	subs	r2, #4
  401bd0:	2a03      	cmp	r2, #3
  401bd2:	f846 5b04 	str.w	r5, [r6], #4
  401bd6:	d8fa      	bhi.n	401bce <memset+0x6a>
  401bd8:	1f22      	subs	r2, r4, #4
  401bda:	f022 0203 	bic.w	r2, r2, #3
  401bde:	3204      	adds	r2, #4
  401be0:	4413      	add	r3, r2
  401be2:	f004 0403 	and.w	r4, r4, #3
  401be6:	b12c      	cbz	r4, 401bf4 <memset+0x90>
  401be8:	b2c9      	uxtb	r1, r1
  401bea:	441c      	add	r4, r3
  401bec:	f803 1b01 	strb.w	r1, [r3], #1
  401bf0:	429c      	cmp	r4, r3
  401bf2:	d1fb      	bne.n	401bec <memset+0x88>
  401bf4:	bc70      	pop	{r4, r5, r6}
  401bf6:	4770      	bx	lr
  401bf8:	4614      	mov	r4, r2
  401bfa:	4603      	mov	r3, r0
  401bfc:	e7c2      	b.n	401b84 <memset+0x20>
  401bfe:	bf00      	nop

00401c00 <snprintf>:
  401c00:	b40c      	push	{r2, r3}
  401c02:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c04:	4b23      	ldr	r3, [pc, #140]	; (401c94 <snprintf+0x94>)
  401c06:	1e0c      	subs	r4, r1, #0
  401c08:	b09d      	sub	sp, #116	; 0x74
  401c0a:	681d      	ldr	r5, [r3, #0]
  401c0c:	db3d      	blt.n	401c8a <snprintf+0x8a>
  401c0e:	f44f 7302 	mov.w	r3, #520	; 0x208
  401c12:	9002      	str	r0, [sp, #8]
  401c14:	9006      	str	r0, [sp, #24]
  401c16:	f8ad 3014 	strh.w	r3, [sp, #20]
  401c1a:	ae23      	add	r6, sp, #140	; 0x8c
  401c1c:	d017      	beq.n	401c4e <snprintf+0x4e>
  401c1e:	3c01      	subs	r4, #1
  401c20:	9a22      	ldr	r2, [sp, #136]	; 0x88
  401c22:	9404      	str	r4, [sp, #16]
  401c24:	4633      	mov	r3, r6
  401c26:	f64f 77ff 	movw	r7, #65535	; 0xffff
  401c2a:	a902      	add	r1, sp, #8
  401c2c:	4628      	mov	r0, r5
  401c2e:	9407      	str	r4, [sp, #28]
  401c30:	9601      	str	r6, [sp, #4]
  401c32:	f8ad 7016 	strh.w	r7, [sp, #22]
  401c36:	f000 f82f 	bl	401c98 <_svfprintf_r>
  401c3a:	1c42      	adds	r2, r0, #1
  401c3c:	db1b      	blt.n	401c76 <snprintf+0x76>
  401c3e:	9b02      	ldr	r3, [sp, #8]
  401c40:	2200      	movs	r2, #0
  401c42:	701a      	strb	r2, [r3, #0]
  401c44:	b01d      	add	sp, #116	; 0x74
  401c46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401c4a:	b002      	add	sp, #8
  401c4c:	4770      	bx	lr
  401c4e:	4633      	mov	r3, r6
  401c50:	f64f 77ff 	movw	r7, #65535	; 0xffff
  401c54:	9a22      	ldr	r2, [sp, #136]	; 0x88
  401c56:	9404      	str	r4, [sp, #16]
  401c58:	a902      	add	r1, sp, #8
  401c5a:	4628      	mov	r0, r5
  401c5c:	9407      	str	r4, [sp, #28]
  401c5e:	9601      	str	r6, [sp, #4]
  401c60:	f8ad 7016 	strh.w	r7, [sp, #22]
  401c64:	f000 f818 	bl	401c98 <_svfprintf_r>
  401c68:	1c43      	adds	r3, r0, #1
  401c6a:	db07      	blt.n	401c7c <snprintf+0x7c>
  401c6c:	b01d      	add	sp, #116	; 0x74
  401c6e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401c72:	b002      	add	sp, #8
  401c74:	4770      	bx	lr
  401c76:	238b      	movs	r3, #139	; 0x8b
  401c78:	602b      	str	r3, [r5, #0]
  401c7a:	e7e0      	b.n	401c3e <snprintf+0x3e>
  401c7c:	238b      	movs	r3, #139	; 0x8b
  401c7e:	602b      	str	r3, [r5, #0]
  401c80:	b01d      	add	sp, #116	; 0x74
  401c82:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401c86:	b002      	add	sp, #8
  401c88:	4770      	bx	lr
  401c8a:	238b      	movs	r3, #139	; 0x8b
  401c8c:	602b      	str	r3, [r5, #0]
  401c8e:	f04f 30ff 	mov.w	r0, #4294967295
  401c92:	e7eb      	b.n	401c6c <snprintf+0x6c>
  401c94:	2040002c 	.word	0x2040002c

00401c98 <_svfprintf_r>:
  401c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c9c:	b0c3      	sub	sp, #268	; 0x10c
  401c9e:	460c      	mov	r4, r1
  401ca0:	910b      	str	r1, [sp, #44]	; 0x2c
  401ca2:	4692      	mov	sl, r2
  401ca4:	930f      	str	r3, [sp, #60]	; 0x3c
  401ca6:	900c      	str	r0, [sp, #48]	; 0x30
  401ca8:	f002 fa4e 	bl	404148 <_localeconv_r>
  401cac:	6803      	ldr	r3, [r0, #0]
  401cae:	931a      	str	r3, [sp, #104]	; 0x68
  401cb0:	4618      	mov	r0, r3
  401cb2:	f003 f925 	bl	404f00 <strlen>
  401cb6:	89a3      	ldrh	r3, [r4, #12]
  401cb8:	9019      	str	r0, [sp, #100]	; 0x64
  401cba:	0619      	lsls	r1, r3, #24
  401cbc:	d503      	bpl.n	401cc6 <_svfprintf_r+0x2e>
  401cbe:	6923      	ldr	r3, [r4, #16]
  401cc0:	2b00      	cmp	r3, #0
  401cc2:	f001 8003 	beq.w	402ccc <_svfprintf_r+0x1034>
  401cc6:	2300      	movs	r3, #0
  401cc8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401ccc:	9313      	str	r3, [sp, #76]	; 0x4c
  401cce:	9315      	str	r3, [sp, #84]	; 0x54
  401cd0:	9314      	str	r3, [sp, #80]	; 0x50
  401cd2:	9327      	str	r3, [sp, #156]	; 0x9c
  401cd4:	9326      	str	r3, [sp, #152]	; 0x98
  401cd6:	9318      	str	r3, [sp, #96]	; 0x60
  401cd8:	931b      	str	r3, [sp, #108]	; 0x6c
  401cda:	9309      	str	r3, [sp, #36]	; 0x24
  401cdc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401ce0:	46c8      	mov	r8, r9
  401ce2:	9316      	str	r3, [sp, #88]	; 0x58
  401ce4:	9317      	str	r3, [sp, #92]	; 0x5c
  401ce6:	f89a 3000 	ldrb.w	r3, [sl]
  401cea:	4654      	mov	r4, sl
  401cec:	b1e3      	cbz	r3, 401d28 <_svfprintf_r+0x90>
  401cee:	2b25      	cmp	r3, #37	; 0x25
  401cf0:	d102      	bne.n	401cf8 <_svfprintf_r+0x60>
  401cf2:	e019      	b.n	401d28 <_svfprintf_r+0x90>
  401cf4:	2b25      	cmp	r3, #37	; 0x25
  401cf6:	d003      	beq.n	401d00 <_svfprintf_r+0x68>
  401cf8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d1f9      	bne.n	401cf4 <_svfprintf_r+0x5c>
  401d00:	eba4 050a 	sub.w	r5, r4, sl
  401d04:	b185      	cbz	r5, 401d28 <_svfprintf_r+0x90>
  401d06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d08:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401d0a:	f8c8 a000 	str.w	sl, [r8]
  401d0e:	3301      	adds	r3, #1
  401d10:	442a      	add	r2, r5
  401d12:	2b07      	cmp	r3, #7
  401d14:	f8c8 5004 	str.w	r5, [r8, #4]
  401d18:	9227      	str	r2, [sp, #156]	; 0x9c
  401d1a:	9326      	str	r3, [sp, #152]	; 0x98
  401d1c:	dc7f      	bgt.n	401e1e <_svfprintf_r+0x186>
  401d1e:	f108 0808 	add.w	r8, r8, #8
  401d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d24:	442b      	add	r3, r5
  401d26:	9309      	str	r3, [sp, #36]	; 0x24
  401d28:	7823      	ldrb	r3, [r4, #0]
  401d2a:	2b00      	cmp	r3, #0
  401d2c:	d07f      	beq.n	401e2e <_svfprintf_r+0x196>
  401d2e:	2300      	movs	r3, #0
  401d30:	461a      	mov	r2, r3
  401d32:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401d36:	4619      	mov	r1, r3
  401d38:	930d      	str	r3, [sp, #52]	; 0x34
  401d3a:	469b      	mov	fp, r3
  401d3c:	f04f 30ff 	mov.w	r0, #4294967295
  401d40:	7863      	ldrb	r3, [r4, #1]
  401d42:	900a      	str	r0, [sp, #40]	; 0x28
  401d44:	f104 0a01 	add.w	sl, r4, #1
  401d48:	f10a 0a01 	add.w	sl, sl, #1
  401d4c:	f1a3 0020 	sub.w	r0, r3, #32
  401d50:	2858      	cmp	r0, #88	; 0x58
  401d52:	f200 83c1 	bhi.w	4024d8 <_svfprintf_r+0x840>
  401d56:	e8df f010 	tbh	[pc, r0, lsl #1]
  401d5a:	0238      	.short	0x0238
  401d5c:	03bf03bf 	.word	0x03bf03bf
  401d60:	03bf0240 	.word	0x03bf0240
  401d64:	03bf03bf 	.word	0x03bf03bf
  401d68:	03bf03bf 	.word	0x03bf03bf
  401d6c:	024503bf 	.word	0x024503bf
  401d70:	03bf0203 	.word	0x03bf0203
  401d74:	026b005d 	.word	0x026b005d
  401d78:	028603bf 	.word	0x028603bf
  401d7c:	039d039d 	.word	0x039d039d
  401d80:	039d039d 	.word	0x039d039d
  401d84:	039d039d 	.word	0x039d039d
  401d88:	039d039d 	.word	0x039d039d
  401d8c:	03bf039d 	.word	0x03bf039d
  401d90:	03bf03bf 	.word	0x03bf03bf
  401d94:	03bf03bf 	.word	0x03bf03bf
  401d98:	03bf03bf 	.word	0x03bf03bf
  401d9c:	03bf03bf 	.word	0x03bf03bf
  401da0:	033703bf 	.word	0x033703bf
  401da4:	03bf0357 	.word	0x03bf0357
  401da8:	03bf0357 	.word	0x03bf0357
  401dac:	03bf03bf 	.word	0x03bf03bf
  401db0:	039803bf 	.word	0x039803bf
  401db4:	03bf03bf 	.word	0x03bf03bf
  401db8:	03bf03ad 	.word	0x03bf03ad
  401dbc:	03bf03bf 	.word	0x03bf03bf
  401dc0:	03bf03bf 	.word	0x03bf03bf
  401dc4:	03bf0259 	.word	0x03bf0259
  401dc8:	031e03bf 	.word	0x031e03bf
  401dcc:	03bf03bf 	.word	0x03bf03bf
  401dd0:	03bf03bf 	.word	0x03bf03bf
  401dd4:	03bf03bf 	.word	0x03bf03bf
  401dd8:	03bf03bf 	.word	0x03bf03bf
  401ddc:	03bf03bf 	.word	0x03bf03bf
  401de0:	02db02c6 	.word	0x02db02c6
  401de4:	03570357 	.word	0x03570357
  401de8:	028b0357 	.word	0x028b0357
  401dec:	03bf02db 	.word	0x03bf02db
  401df0:	029003bf 	.word	0x029003bf
  401df4:	029d03bf 	.word	0x029d03bf
  401df8:	02b401cc 	.word	0x02b401cc
  401dfc:	03bf0208 	.word	0x03bf0208
  401e00:	03bf01e1 	.word	0x03bf01e1
  401e04:	03bf007e 	.word	0x03bf007e
  401e08:	020d03bf 	.word	0x020d03bf
  401e0c:	980d      	ldr	r0, [sp, #52]	; 0x34
  401e0e:	930f      	str	r3, [sp, #60]	; 0x3c
  401e10:	4240      	negs	r0, r0
  401e12:	900d      	str	r0, [sp, #52]	; 0x34
  401e14:	f04b 0b04 	orr.w	fp, fp, #4
  401e18:	f89a 3000 	ldrb.w	r3, [sl]
  401e1c:	e794      	b.n	401d48 <_svfprintf_r+0xb0>
  401e1e:	aa25      	add	r2, sp, #148	; 0x94
  401e20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e22:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e24:	f003 f8da 	bl	404fdc <__ssprint_r>
  401e28:	b940      	cbnz	r0, 401e3c <_svfprintf_r+0x1a4>
  401e2a:	46c8      	mov	r8, r9
  401e2c:	e779      	b.n	401d22 <_svfprintf_r+0x8a>
  401e2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401e30:	b123      	cbz	r3, 401e3c <_svfprintf_r+0x1a4>
  401e32:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e36:	aa25      	add	r2, sp, #148	; 0x94
  401e38:	f003 f8d0 	bl	404fdc <__ssprint_r>
  401e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401e3e:	899b      	ldrh	r3, [r3, #12]
  401e40:	f013 0f40 	tst.w	r3, #64	; 0x40
  401e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e46:	bf18      	it	ne
  401e48:	f04f 33ff 	movne.w	r3, #4294967295
  401e4c:	9309      	str	r3, [sp, #36]	; 0x24
  401e4e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401e50:	b043      	add	sp, #268	; 0x10c
  401e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e56:	f01b 0f20 	tst.w	fp, #32
  401e5a:	9311      	str	r3, [sp, #68]	; 0x44
  401e5c:	f040 81dd 	bne.w	40221a <_svfprintf_r+0x582>
  401e60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e62:	f01b 0f10 	tst.w	fp, #16
  401e66:	4613      	mov	r3, r2
  401e68:	f040 856e 	bne.w	402948 <_svfprintf_r+0xcb0>
  401e6c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401e70:	f000 856a 	beq.w	402948 <_svfprintf_r+0xcb0>
  401e74:	8814      	ldrh	r4, [r2, #0]
  401e76:	3204      	adds	r2, #4
  401e78:	2500      	movs	r5, #0
  401e7a:	2301      	movs	r3, #1
  401e7c:	920f      	str	r2, [sp, #60]	; 0x3c
  401e7e:	2700      	movs	r7, #0
  401e80:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401e84:	990a      	ldr	r1, [sp, #40]	; 0x28
  401e86:	1c4a      	adds	r2, r1, #1
  401e88:	f000 8265 	beq.w	402356 <_svfprintf_r+0x6be>
  401e8c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401e90:	9207      	str	r2, [sp, #28]
  401e92:	ea54 0205 	orrs.w	r2, r4, r5
  401e96:	f040 8264 	bne.w	402362 <_svfprintf_r+0x6ca>
  401e9a:	2900      	cmp	r1, #0
  401e9c:	f040 843c 	bne.w	402718 <_svfprintf_r+0xa80>
  401ea0:	2b00      	cmp	r3, #0
  401ea2:	f040 84d7 	bne.w	402854 <_svfprintf_r+0xbbc>
  401ea6:	f01b 0301 	ands.w	r3, fp, #1
  401eaa:	930e      	str	r3, [sp, #56]	; 0x38
  401eac:	f000 8604 	beq.w	402ab8 <_svfprintf_r+0xe20>
  401eb0:	ae42      	add	r6, sp, #264	; 0x108
  401eb2:	2330      	movs	r3, #48	; 0x30
  401eb4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401eba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ebc:	4293      	cmp	r3, r2
  401ebe:	bfb8      	it	lt
  401ec0:	4613      	movlt	r3, r2
  401ec2:	9308      	str	r3, [sp, #32]
  401ec4:	2300      	movs	r3, #0
  401ec6:	9312      	str	r3, [sp, #72]	; 0x48
  401ec8:	b117      	cbz	r7, 401ed0 <_svfprintf_r+0x238>
  401eca:	9b08      	ldr	r3, [sp, #32]
  401ecc:	3301      	adds	r3, #1
  401ece:	9308      	str	r3, [sp, #32]
  401ed0:	9b07      	ldr	r3, [sp, #28]
  401ed2:	f013 0302 	ands.w	r3, r3, #2
  401ed6:	9310      	str	r3, [sp, #64]	; 0x40
  401ed8:	d002      	beq.n	401ee0 <_svfprintf_r+0x248>
  401eda:	9b08      	ldr	r3, [sp, #32]
  401edc:	3302      	adds	r3, #2
  401ede:	9308      	str	r3, [sp, #32]
  401ee0:	9b07      	ldr	r3, [sp, #28]
  401ee2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401ee6:	f040 830e 	bne.w	402506 <_svfprintf_r+0x86e>
  401eea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401eec:	9a08      	ldr	r2, [sp, #32]
  401eee:	eba3 0b02 	sub.w	fp, r3, r2
  401ef2:	f1bb 0f00 	cmp.w	fp, #0
  401ef6:	f340 8306 	ble.w	402506 <_svfprintf_r+0x86e>
  401efa:	f1bb 0f10 	cmp.w	fp, #16
  401efe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401f02:	dd29      	ble.n	401f58 <_svfprintf_r+0x2c0>
  401f04:	4643      	mov	r3, r8
  401f06:	4621      	mov	r1, r4
  401f08:	46a8      	mov	r8, r5
  401f0a:	2710      	movs	r7, #16
  401f0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401f0e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401f10:	e006      	b.n	401f20 <_svfprintf_r+0x288>
  401f12:	f1ab 0b10 	sub.w	fp, fp, #16
  401f16:	f1bb 0f10 	cmp.w	fp, #16
  401f1a:	f103 0308 	add.w	r3, r3, #8
  401f1e:	dd18      	ble.n	401f52 <_svfprintf_r+0x2ba>
  401f20:	3201      	adds	r2, #1
  401f22:	48b7      	ldr	r0, [pc, #732]	; (402200 <_svfprintf_r+0x568>)
  401f24:	9226      	str	r2, [sp, #152]	; 0x98
  401f26:	3110      	adds	r1, #16
  401f28:	2a07      	cmp	r2, #7
  401f2a:	9127      	str	r1, [sp, #156]	; 0x9c
  401f2c:	e883 0081 	stmia.w	r3, {r0, r7}
  401f30:	ddef      	ble.n	401f12 <_svfprintf_r+0x27a>
  401f32:	aa25      	add	r2, sp, #148	; 0x94
  401f34:	4629      	mov	r1, r5
  401f36:	4620      	mov	r0, r4
  401f38:	f003 f850 	bl	404fdc <__ssprint_r>
  401f3c:	2800      	cmp	r0, #0
  401f3e:	f47f af7d 	bne.w	401e3c <_svfprintf_r+0x1a4>
  401f42:	f1ab 0b10 	sub.w	fp, fp, #16
  401f46:	f1bb 0f10 	cmp.w	fp, #16
  401f4a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401f4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401f4e:	464b      	mov	r3, r9
  401f50:	dce6      	bgt.n	401f20 <_svfprintf_r+0x288>
  401f52:	4645      	mov	r5, r8
  401f54:	460c      	mov	r4, r1
  401f56:	4698      	mov	r8, r3
  401f58:	3201      	adds	r2, #1
  401f5a:	4ba9      	ldr	r3, [pc, #676]	; (402200 <_svfprintf_r+0x568>)
  401f5c:	9226      	str	r2, [sp, #152]	; 0x98
  401f5e:	445c      	add	r4, fp
  401f60:	2a07      	cmp	r2, #7
  401f62:	9427      	str	r4, [sp, #156]	; 0x9c
  401f64:	e888 0808 	stmia.w	r8, {r3, fp}
  401f68:	f300 8498 	bgt.w	40289c <_svfprintf_r+0xc04>
  401f6c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f70:	f108 0808 	add.w	r8, r8, #8
  401f74:	b177      	cbz	r7, 401f94 <_svfprintf_r+0x2fc>
  401f76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f78:	3301      	adds	r3, #1
  401f7a:	3401      	adds	r4, #1
  401f7c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401f80:	2201      	movs	r2, #1
  401f82:	2b07      	cmp	r3, #7
  401f84:	9427      	str	r4, [sp, #156]	; 0x9c
  401f86:	9326      	str	r3, [sp, #152]	; 0x98
  401f88:	e888 0006 	stmia.w	r8, {r1, r2}
  401f8c:	f300 83db 	bgt.w	402746 <_svfprintf_r+0xaae>
  401f90:	f108 0808 	add.w	r8, r8, #8
  401f94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401f96:	b16b      	cbz	r3, 401fb4 <_svfprintf_r+0x31c>
  401f98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f9a:	3301      	adds	r3, #1
  401f9c:	3402      	adds	r4, #2
  401f9e:	a91e      	add	r1, sp, #120	; 0x78
  401fa0:	2202      	movs	r2, #2
  401fa2:	2b07      	cmp	r3, #7
  401fa4:	9427      	str	r4, [sp, #156]	; 0x9c
  401fa6:	9326      	str	r3, [sp, #152]	; 0x98
  401fa8:	e888 0006 	stmia.w	r8, {r1, r2}
  401fac:	f300 83d6 	bgt.w	40275c <_svfprintf_r+0xac4>
  401fb0:	f108 0808 	add.w	r8, r8, #8
  401fb4:	2d80      	cmp	r5, #128	; 0x80
  401fb6:	f000 8315 	beq.w	4025e4 <_svfprintf_r+0x94c>
  401fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401fbe:	1a9f      	subs	r7, r3, r2
  401fc0:	2f00      	cmp	r7, #0
  401fc2:	dd36      	ble.n	402032 <_svfprintf_r+0x39a>
  401fc4:	2f10      	cmp	r7, #16
  401fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fc8:	4d8e      	ldr	r5, [pc, #568]	; (402204 <_svfprintf_r+0x56c>)
  401fca:	dd27      	ble.n	40201c <_svfprintf_r+0x384>
  401fcc:	4642      	mov	r2, r8
  401fce:	4621      	mov	r1, r4
  401fd0:	46b0      	mov	r8, r6
  401fd2:	f04f 0b10 	mov.w	fp, #16
  401fd6:	462e      	mov	r6, r5
  401fd8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401fda:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401fdc:	e004      	b.n	401fe8 <_svfprintf_r+0x350>
  401fde:	3f10      	subs	r7, #16
  401fe0:	2f10      	cmp	r7, #16
  401fe2:	f102 0208 	add.w	r2, r2, #8
  401fe6:	dd15      	ble.n	402014 <_svfprintf_r+0x37c>
  401fe8:	3301      	adds	r3, #1
  401fea:	3110      	adds	r1, #16
  401fec:	2b07      	cmp	r3, #7
  401fee:	9127      	str	r1, [sp, #156]	; 0x9c
  401ff0:	9326      	str	r3, [sp, #152]	; 0x98
  401ff2:	e882 0840 	stmia.w	r2, {r6, fp}
  401ff6:	ddf2      	ble.n	401fde <_svfprintf_r+0x346>
  401ff8:	aa25      	add	r2, sp, #148	; 0x94
  401ffa:	4629      	mov	r1, r5
  401ffc:	4620      	mov	r0, r4
  401ffe:	f002 ffed 	bl	404fdc <__ssprint_r>
  402002:	2800      	cmp	r0, #0
  402004:	f47f af1a 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402008:	3f10      	subs	r7, #16
  40200a:	2f10      	cmp	r7, #16
  40200c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40200e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402010:	464a      	mov	r2, r9
  402012:	dce9      	bgt.n	401fe8 <_svfprintf_r+0x350>
  402014:	4635      	mov	r5, r6
  402016:	460c      	mov	r4, r1
  402018:	4646      	mov	r6, r8
  40201a:	4690      	mov	r8, r2
  40201c:	3301      	adds	r3, #1
  40201e:	443c      	add	r4, r7
  402020:	2b07      	cmp	r3, #7
  402022:	9427      	str	r4, [sp, #156]	; 0x9c
  402024:	9326      	str	r3, [sp, #152]	; 0x98
  402026:	e888 00a0 	stmia.w	r8, {r5, r7}
  40202a:	f300 8381 	bgt.w	402730 <_svfprintf_r+0xa98>
  40202e:	f108 0808 	add.w	r8, r8, #8
  402032:	9b07      	ldr	r3, [sp, #28]
  402034:	05df      	lsls	r7, r3, #23
  402036:	f100 8268 	bmi.w	40250a <_svfprintf_r+0x872>
  40203a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40203c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40203e:	f8c8 6000 	str.w	r6, [r8]
  402042:	3301      	adds	r3, #1
  402044:	440c      	add	r4, r1
  402046:	2b07      	cmp	r3, #7
  402048:	9427      	str	r4, [sp, #156]	; 0x9c
  40204a:	f8c8 1004 	str.w	r1, [r8, #4]
  40204e:	9326      	str	r3, [sp, #152]	; 0x98
  402050:	f300 834d 	bgt.w	4026ee <_svfprintf_r+0xa56>
  402054:	f108 0808 	add.w	r8, r8, #8
  402058:	9b07      	ldr	r3, [sp, #28]
  40205a:	075b      	lsls	r3, r3, #29
  40205c:	d53a      	bpl.n	4020d4 <_svfprintf_r+0x43c>
  40205e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402060:	9a08      	ldr	r2, [sp, #32]
  402062:	1a9d      	subs	r5, r3, r2
  402064:	2d00      	cmp	r5, #0
  402066:	dd35      	ble.n	4020d4 <_svfprintf_r+0x43c>
  402068:	2d10      	cmp	r5, #16
  40206a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40206c:	dd20      	ble.n	4020b0 <_svfprintf_r+0x418>
  40206e:	2610      	movs	r6, #16
  402070:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402072:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402076:	e004      	b.n	402082 <_svfprintf_r+0x3ea>
  402078:	3d10      	subs	r5, #16
  40207a:	2d10      	cmp	r5, #16
  40207c:	f108 0808 	add.w	r8, r8, #8
  402080:	dd16      	ble.n	4020b0 <_svfprintf_r+0x418>
  402082:	3301      	adds	r3, #1
  402084:	4a5e      	ldr	r2, [pc, #376]	; (402200 <_svfprintf_r+0x568>)
  402086:	9326      	str	r3, [sp, #152]	; 0x98
  402088:	3410      	adds	r4, #16
  40208a:	2b07      	cmp	r3, #7
  40208c:	9427      	str	r4, [sp, #156]	; 0x9c
  40208e:	e888 0044 	stmia.w	r8, {r2, r6}
  402092:	ddf1      	ble.n	402078 <_svfprintf_r+0x3e0>
  402094:	aa25      	add	r2, sp, #148	; 0x94
  402096:	4659      	mov	r1, fp
  402098:	4638      	mov	r0, r7
  40209a:	f002 ff9f 	bl	404fdc <__ssprint_r>
  40209e:	2800      	cmp	r0, #0
  4020a0:	f47f aecc 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4020a4:	3d10      	subs	r5, #16
  4020a6:	2d10      	cmp	r5, #16
  4020a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4020aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020ac:	46c8      	mov	r8, r9
  4020ae:	dce8      	bgt.n	402082 <_svfprintf_r+0x3ea>
  4020b0:	3301      	adds	r3, #1
  4020b2:	4a53      	ldr	r2, [pc, #332]	; (402200 <_svfprintf_r+0x568>)
  4020b4:	9326      	str	r3, [sp, #152]	; 0x98
  4020b6:	442c      	add	r4, r5
  4020b8:	2b07      	cmp	r3, #7
  4020ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4020bc:	e888 0024 	stmia.w	r8, {r2, r5}
  4020c0:	dd08      	ble.n	4020d4 <_svfprintf_r+0x43c>
  4020c2:	aa25      	add	r2, sp, #148	; 0x94
  4020c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020c8:	f002 ff88 	bl	404fdc <__ssprint_r>
  4020cc:	2800      	cmp	r0, #0
  4020ce:	f47f aeb5 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4020d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4020d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4020d8:	9908      	ldr	r1, [sp, #32]
  4020da:	428a      	cmp	r2, r1
  4020dc:	bfac      	ite	ge
  4020de:	189b      	addge	r3, r3, r2
  4020e0:	185b      	addlt	r3, r3, r1
  4020e2:	9309      	str	r3, [sp, #36]	; 0x24
  4020e4:	2c00      	cmp	r4, #0
  4020e6:	f040 830d 	bne.w	402704 <_svfprintf_r+0xa6c>
  4020ea:	2300      	movs	r3, #0
  4020ec:	9326      	str	r3, [sp, #152]	; 0x98
  4020ee:	46c8      	mov	r8, r9
  4020f0:	e5f9      	b.n	401ce6 <_svfprintf_r+0x4e>
  4020f2:	9311      	str	r3, [sp, #68]	; 0x44
  4020f4:	f01b 0320 	ands.w	r3, fp, #32
  4020f8:	f040 81e3 	bne.w	4024c2 <_svfprintf_r+0x82a>
  4020fc:	f01b 0210 	ands.w	r2, fp, #16
  402100:	f040 842e 	bne.w	402960 <_svfprintf_r+0xcc8>
  402104:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402108:	f000 842a 	beq.w	402960 <_svfprintf_r+0xcc8>
  40210c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40210e:	4613      	mov	r3, r2
  402110:	460a      	mov	r2, r1
  402112:	3204      	adds	r2, #4
  402114:	880c      	ldrh	r4, [r1, #0]
  402116:	920f      	str	r2, [sp, #60]	; 0x3c
  402118:	2500      	movs	r5, #0
  40211a:	e6b0      	b.n	401e7e <_svfprintf_r+0x1e6>
  40211c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40211e:	9311      	str	r3, [sp, #68]	; 0x44
  402120:	6816      	ldr	r6, [r2, #0]
  402122:	2400      	movs	r4, #0
  402124:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402128:	1d15      	adds	r5, r2, #4
  40212a:	2e00      	cmp	r6, #0
  40212c:	f000 86a7 	beq.w	402e7e <_svfprintf_r+0x11e6>
  402130:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402132:	1c53      	adds	r3, r2, #1
  402134:	f000 8609 	beq.w	402d4a <_svfprintf_r+0x10b2>
  402138:	4621      	mov	r1, r4
  40213a:	4630      	mov	r0, r6
  40213c:	f002 fac8 	bl	4046d0 <memchr>
  402140:	2800      	cmp	r0, #0
  402142:	f000 86e1 	beq.w	402f08 <_svfprintf_r+0x1270>
  402146:	1b83      	subs	r3, r0, r6
  402148:	930e      	str	r3, [sp, #56]	; 0x38
  40214a:	940a      	str	r4, [sp, #40]	; 0x28
  40214c:	950f      	str	r5, [sp, #60]	; 0x3c
  40214e:	f8cd b01c 	str.w	fp, [sp, #28]
  402152:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402156:	9308      	str	r3, [sp, #32]
  402158:	9412      	str	r4, [sp, #72]	; 0x48
  40215a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40215e:	e6b3      	b.n	401ec8 <_svfprintf_r+0x230>
  402160:	f89a 3000 	ldrb.w	r3, [sl]
  402164:	2201      	movs	r2, #1
  402166:	212b      	movs	r1, #43	; 0x2b
  402168:	e5ee      	b.n	401d48 <_svfprintf_r+0xb0>
  40216a:	f04b 0b20 	orr.w	fp, fp, #32
  40216e:	f89a 3000 	ldrb.w	r3, [sl]
  402172:	e5e9      	b.n	401d48 <_svfprintf_r+0xb0>
  402174:	9311      	str	r3, [sp, #68]	; 0x44
  402176:	2a00      	cmp	r2, #0
  402178:	f040 8795 	bne.w	4030a6 <_svfprintf_r+0x140e>
  40217c:	4b22      	ldr	r3, [pc, #136]	; (402208 <_svfprintf_r+0x570>)
  40217e:	9318      	str	r3, [sp, #96]	; 0x60
  402180:	f01b 0f20 	tst.w	fp, #32
  402184:	f040 8111 	bne.w	4023aa <_svfprintf_r+0x712>
  402188:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40218a:	f01b 0f10 	tst.w	fp, #16
  40218e:	4613      	mov	r3, r2
  402190:	f040 83e1 	bne.w	402956 <_svfprintf_r+0xcbe>
  402194:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402198:	f000 83dd 	beq.w	402956 <_svfprintf_r+0xcbe>
  40219c:	3304      	adds	r3, #4
  40219e:	8814      	ldrh	r4, [r2, #0]
  4021a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4021a2:	2500      	movs	r5, #0
  4021a4:	f01b 0f01 	tst.w	fp, #1
  4021a8:	f000 810c 	beq.w	4023c4 <_svfprintf_r+0x72c>
  4021ac:	ea54 0305 	orrs.w	r3, r4, r5
  4021b0:	f000 8108 	beq.w	4023c4 <_svfprintf_r+0x72c>
  4021b4:	2330      	movs	r3, #48	; 0x30
  4021b6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4021ba:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4021be:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4021c2:	f04b 0b02 	orr.w	fp, fp, #2
  4021c6:	2302      	movs	r3, #2
  4021c8:	e659      	b.n	401e7e <_svfprintf_r+0x1e6>
  4021ca:	f89a 3000 	ldrb.w	r3, [sl]
  4021ce:	2900      	cmp	r1, #0
  4021d0:	f47f adba 	bne.w	401d48 <_svfprintf_r+0xb0>
  4021d4:	2201      	movs	r2, #1
  4021d6:	2120      	movs	r1, #32
  4021d8:	e5b6      	b.n	401d48 <_svfprintf_r+0xb0>
  4021da:	f04b 0b01 	orr.w	fp, fp, #1
  4021de:	f89a 3000 	ldrb.w	r3, [sl]
  4021e2:	e5b1      	b.n	401d48 <_svfprintf_r+0xb0>
  4021e4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4021e6:	6823      	ldr	r3, [r4, #0]
  4021e8:	930d      	str	r3, [sp, #52]	; 0x34
  4021ea:	4618      	mov	r0, r3
  4021ec:	2800      	cmp	r0, #0
  4021ee:	4623      	mov	r3, r4
  4021f0:	f103 0304 	add.w	r3, r3, #4
  4021f4:	f6ff ae0a 	blt.w	401e0c <_svfprintf_r+0x174>
  4021f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4021fa:	f89a 3000 	ldrb.w	r3, [sl]
  4021fe:	e5a3      	b.n	401d48 <_svfprintf_r+0xb0>
  402200:	00406f94 	.word	0x00406f94
  402204:	00406fa4 	.word	0x00406fa4
  402208:	00406f74 	.word	0x00406f74
  40220c:	f04b 0b10 	orr.w	fp, fp, #16
  402210:	f01b 0f20 	tst.w	fp, #32
  402214:	9311      	str	r3, [sp, #68]	; 0x44
  402216:	f43f ae23 	beq.w	401e60 <_svfprintf_r+0x1c8>
  40221a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40221c:	3507      	adds	r5, #7
  40221e:	f025 0307 	bic.w	r3, r5, #7
  402222:	f103 0208 	add.w	r2, r3, #8
  402226:	e9d3 4500 	ldrd	r4, r5, [r3]
  40222a:	920f      	str	r2, [sp, #60]	; 0x3c
  40222c:	2301      	movs	r3, #1
  40222e:	e626      	b.n	401e7e <_svfprintf_r+0x1e6>
  402230:	f89a 3000 	ldrb.w	r3, [sl]
  402234:	2b2a      	cmp	r3, #42	; 0x2a
  402236:	f10a 0401 	add.w	r4, sl, #1
  40223a:	f000 8727 	beq.w	40308c <_svfprintf_r+0x13f4>
  40223e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402242:	2809      	cmp	r0, #9
  402244:	46a2      	mov	sl, r4
  402246:	f200 86ad 	bhi.w	402fa4 <_svfprintf_r+0x130c>
  40224a:	2300      	movs	r3, #0
  40224c:	461c      	mov	r4, r3
  40224e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402252:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402256:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40225a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40225e:	2809      	cmp	r0, #9
  402260:	d9f5      	bls.n	40224e <_svfprintf_r+0x5b6>
  402262:	940a      	str	r4, [sp, #40]	; 0x28
  402264:	e572      	b.n	401d4c <_svfprintf_r+0xb4>
  402266:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40226a:	f89a 3000 	ldrb.w	r3, [sl]
  40226e:	e56b      	b.n	401d48 <_svfprintf_r+0xb0>
  402270:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402274:	f89a 3000 	ldrb.w	r3, [sl]
  402278:	e566      	b.n	401d48 <_svfprintf_r+0xb0>
  40227a:	f89a 3000 	ldrb.w	r3, [sl]
  40227e:	2b6c      	cmp	r3, #108	; 0x6c
  402280:	bf03      	ittte	eq
  402282:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402286:	f04b 0b20 	orreq.w	fp, fp, #32
  40228a:	f10a 0a01 	addeq.w	sl, sl, #1
  40228e:	f04b 0b10 	orrne.w	fp, fp, #16
  402292:	e559      	b.n	401d48 <_svfprintf_r+0xb0>
  402294:	2a00      	cmp	r2, #0
  402296:	f040 8711 	bne.w	4030bc <_svfprintf_r+0x1424>
  40229a:	f01b 0f20 	tst.w	fp, #32
  40229e:	f040 84f9 	bne.w	402c94 <_svfprintf_r+0xffc>
  4022a2:	f01b 0f10 	tst.w	fp, #16
  4022a6:	f040 84ac 	bne.w	402c02 <_svfprintf_r+0xf6a>
  4022aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022ae:	f000 84a8 	beq.w	402c02 <_svfprintf_r+0xf6a>
  4022b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022b4:	6813      	ldr	r3, [r2, #0]
  4022b6:	3204      	adds	r2, #4
  4022b8:	920f      	str	r2, [sp, #60]	; 0x3c
  4022ba:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4022be:	801a      	strh	r2, [r3, #0]
  4022c0:	e511      	b.n	401ce6 <_svfprintf_r+0x4e>
  4022c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4022c4:	4bb3      	ldr	r3, [pc, #716]	; (402594 <_svfprintf_r+0x8fc>)
  4022c6:	680c      	ldr	r4, [r1, #0]
  4022c8:	9318      	str	r3, [sp, #96]	; 0x60
  4022ca:	2230      	movs	r2, #48	; 0x30
  4022cc:	2378      	movs	r3, #120	; 0x78
  4022ce:	3104      	adds	r1, #4
  4022d0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4022d4:	9311      	str	r3, [sp, #68]	; 0x44
  4022d6:	f04b 0b02 	orr.w	fp, fp, #2
  4022da:	910f      	str	r1, [sp, #60]	; 0x3c
  4022dc:	2500      	movs	r5, #0
  4022de:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4022e2:	2302      	movs	r3, #2
  4022e4:	e5cb      	b.n	401e7e <_svfprintf_r+0x1e6>
  4022e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4022e8:	9311      	str	r3, [sp, #68]	; 0x44
  4022ea:	680a      	ldr	r2, [r1, #0]
  4022ec:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4022f0:	2300      	movs	r3, #0
  4022f2:	460a      	mov	r2, r1
  4022f4:	461f      	mov	r7, r3
  4022f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4022fa:	3204      	adds	r2, #4
  4022fc:	2301      	movs	r3, #1
  4022fe:	9308      	str	r3, [sp, #32]
  402300:	f8cd b01c 	str.w	fp, [sp, #28]
  402304:	970a      	str	r7, [sp, #40]	; 0x28
  402306:	9712      	str	r7, [sp, #72]	; 0x48
  402308:	920f      	str	r2, [sp, #60]	; 0x3c
  40230a:	930e      	str	r3, [sp, #56]	; 0x38
  40230c:	ae28      	add	r6, sp, #160	; 0xa0
  40230e:	e5df      	b.n	401ed0 <_svfprintf_r+0x238>
  402310:	9311      	str	r3, [sp, #68]	; 0x44
  402312:	2a00      	cmp	r2, #0
  402314:	f040 86ea 	bne.w	4030ec <_svfprintf_r+0x1454>
  402318:	f01b 0f20 	tst.w	fp, #32
  40231c:	d15d      	bne.n	4023da <_svfprintf_r+0x742>
  40231e:	f01b 0f10 	tst.w	fp, #16
  402322:	f040 8308 	bne.w	402936 <_svfprintf_r+0xc9e>
  402326:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40232a:	f000 8304 	beq.w	402936 <_svfprintf_r+0xc9e>
  40232e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402330:	f9b1 4000 	ldrsh.w	r4, [r1]
  402334:	3104      	adds	r1, #4
  402336:	17e5      	asrs	r5, r4, #31
  402338:	4622      	mov	r2, r4
  40233a:	462b      	mov	r3, r5
  40233c:	910f      	str	r1, [sp, #60]	; 0x3c
  40233e:	2a00      	cmp	r2, #0
  402340:	f173 0300 	sbcs.w	r3, r3, #0
  402344:	db58      	blt.n	4023f8 <_svfprintf_r+0x760>
  402346:	990a      	ldr	r1, [sp, #40]	; 0x28
  402348:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40234c:	1c4a      	adds	r2, r1, #1
  40234e:	f04f 0301 	mov.w	r3, #1
  402352:	f47f ad9b 	bne.w	401e8c <_svfprintf_r+0x1f4>
  402356:	ea54 0205 	orrs.w	r2, r4, r5
  40235a:	f000 81df 	beq.w	40271c <_svfprintf_r+0xa84>
  40235e:	f8cd b01c 	str.w	fp, [sp, #28]
  402362:	2b01      	cmp	r3, #1
  402364:	f000 827b 	beq.w	40285e <_svfprintf_r+0xbc6>
  402368:	2b02      	cmp	r3, #2
  40236a:	f040 8206 	bne.w	40277a <_svfprintf_r+0xae2>
  40236e:	9818      	ldr	r0, [sp, #96]	; 0x60
  402370:	464e      	mov	r6, r9
  402372:	0923      	lsrs	r3, r4, #4
  402374:	f004 010f 	and.w	r1, r4, #15
  402378:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40237c:	092a      	lsrs	r2, r5, #4
  40237e:	461c      	mov	r4, r3
  402380:	4615      	mov	r5, r2
  402382:	5c43      	ldrb	r3, [r0, r1]
  402384:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402388:	ea54 0305 	orrs.w	r3, r4, r5
  40238c:	d1f1      	bne.n	402372 <_svfprintf_r+0x6da>
  40238e:	eba9 0306 	sub.w	r3, r9, r6
  402392:	930e      	str	r3, [sp, #56]	; 0x38
  402394:	e590      	b.n	401eb8 <_svfprintf_r+0x220>
  402396:	9311      	str	r3, [sp, #68]	; 0x44
  402398:	2a00      	cmp	r2, #0
  40239a:	f040 86a3 	bne.w	4030e4 <_svfprintf_r+0x144c>
  40239e:	4b7e      	ldr	r3, [pc, #504]	; (402598 <_svfprintf_r+0x900>)
  4023a0:	9318      	str	r3, [sp, #96]	; 0x60
  4023a2:	f01b 0f20 	tst.w	fp, #32
  4023a6:	f43f aeef 	beq.w	402188 <_svfprintf_r+0x4f0>
  4023aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023ac:	3507      	adds	r5, #7
  4023ae:	f025 0307 	bic.w	r3, r5, #7
  4023b2:	f103 0208 	add.w	r2, r3, #8
  4023b6:	f01b 0f01 	tst.w	fp, #1
  4023ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4023bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4023c0:	f47f aef4 	bne.w	4021ac <_svfprintf_r+0x514>
  4023c4:	2302      	movs	r3, #2
  4023c6:	e55a      	b.n	401e7e <_svfprintf_r+0x1e6>
  4023c8:	9311      	str	r3, [sp, #68]	; 0x44
  4023ca:	2a00      	cmp	r2, #0
  4023cc:	f040 8686 	bne.w	4030dc <_svfprintf_r+0x1444>
  4023d0:	f04b 0b10 	orr.w	fp, fp, #16
  4023d4:	f01b 0f20 	tst.w	fp, #32
  4023d8:	d0a1      	beq.n	40231e <_svfprintf_r+0x686>
  4023da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023dc:	3507      	adds	r5, #7
  4023de:	f025 0507 	bic.w	r5, r5, #7
  4023e2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4023e6:	2a00      	cmp	r2, #0
  4023e8:	f105 0108 	add.w	r1, r5, #8
  4023ec:	461d      	mov	r5, r3
  4023ee:	f173 0300 	sbcs.w	r3, r3, #0
  4023f2:	910f      	str	r1, [sp, #60]	; 0x3c
  4023f4:	4614      	mov	r4, r2
  4023f6:	daa6      	bge.n	402346 <_svfprintf_r+0x6ae>
  4023f8:	272d      	movs	r7, #45	; 0x2d
  4023fa:	4264      	negs	r4, r4
  4023fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402400:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402404:	2301      	movs	r3, #1
  402406:	e53d      	b.n	401e84 <_svfprintf_r+0x1ec>
  402408:	9311      	str	r3, [sp, #68]	; 0x44
  40240a:	2a00      	cmp	r2, #0
  40240c:	f040 8662 	bne.w	4030d4 <_svfprintf_r+0x143c>
  402410:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402412:	3507      	adds	r5, #7
  402414:	f025 0307 	bic.w	r3, r5, #7
  402418:	f103 0208 	add.w	r2, r3, #8
  40241c:	920f      	str	r2, [sp, #60]	; 0x3c
  40241e:	681a      	ldr	r2, [r3, #0]
  402420:	9215      	str	r2, [sp, #84]	; 0x54
  402422:	685b      	ldr	r3, [r3, #4]
  402424:	9314      	str	r3, [sp, #80]	; 0x50
  402426:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402428:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40242a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40242e:	4628      	mov	r0, r5
  402430:	4621      	mov	r1, r4
  402432:	f04f 32ff 	mov.w	r2, #4294967295
  402436:	4b59      	ldr	r3, [pc, #356]	; (40259c <_svfprintf_r+0x904>)
  402438:	f003 fe96 	bl	406168 <__aeabi_dcmpun>
  40243c:	2800      	cmp	r0, #0
  40243e:	f040 834a 	bne.w	402ad6 <_svfprintf_r+0xe3e>
  402442:	4628      	mov	r0, r5
  402444:	4621      	mov	r1, r4
  402446:	f04f 32ff 	mov.w	r2, #4294967295
  40244a:	4b54      	ldr	r3, [pc, #336]	; (40259c <_svfprintf_r+0x904>)
  40244c:	f003 fe6e 	bl	40612c <__aeabi_dcmple>
  402450:	2800      	cmp	r0, #0
  402452:	f040 8340 	bne.w	402ad6 <_svfprintf_r+0xe3e>
  402456:	a815      	add	r0, sp, #84	; 0x54
  402458:	c80d      	ldmia	r0, {r0, r2, r3}
  40245a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40245c:	f003 fe5c 	bl	406118 <__aeabi_dcmplt>
  402460:	2800      	cmp	r0, #0
  402462:	f040 8530 	bne.w	402ec6 <_svfprintf_r+0x122e>
  402466:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40246a:	4e4d      	ldr	r6, [pc, #308]	; (4025a0 <_svfprintf_r+0x908>)
  40246c:	4b4d      	ldr	r3, [pc, #308]	; (4025a4 <_svfprintf_r+0x90c>)
  40246e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402472:	9007      	str	r0, [sp, #28]
  402474:	9811      	ldr	r0, [sp, #68]	; 0x44
  402476:	2203      	movs	r2, #3
  402478:	2100      	movs	r1, #0
  40247a:	9208      	str	r2, [sp, #32]
  40247c:	910a      	str	r1, [sp, #40]	; 0x28
  40247e:	2847      	cmp	r0, #71	; 0x47
  402480:	bfd8      	it	le
  402482:	461e      	movle	r6, r3
  402484:	920e      	str	r2, [sp, #56]	; 0x38
  402486:	9112      	str	r1, [sp, #72]	; 0x48
  402488:	e51e      	b.n	401ec8 <_svfprintf_r+0x230>
  40248a:	f04b 0b08 	orr.w	fp, fp, #8
  40248e:	f89a 3000 	ldrb.w	r3, [sl]
  402492:	e459      	b.n	401d48 <_svfprintf_r+0xb0>
  402494:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402498:	2300      	movs	r3, #0
  40249a:	461c      	mov	r4, r3
  40249c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4024a0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4024a4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4024a8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ac:	2809      	cmp	r0, #9
  4024ae:	d9f5      	bls.n	40249c <_svfprintf_r+0x804>
  4024b0:	940d      	str	r4, [sp, #52]	; 0x34
  4024b2:	e44b      	b.n	401d4c <_svfprintf_r+0xb4>
  4024b4:	f04b 0b10 	orr.w	fp, fp, #16
  4024b8:	9311      	str	r3, [sp, #68]	; 0x44
  4024ba:	f01b 0320 	ands.w	r3, fp, #32
  4024be:	f43f ae1d 	beq.w	4020fc <_svfprintf_r+0x464>
  4024c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024c4:	3507      	adds	r5, #7
  4024c6:	f025 0307 	bic.w	r3, r5, #7
  4024ca:	f103 0208 	add.w	r2, r3, #8
  4024ce:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4024d4:	2300      	movs	r3, #0
  4024d6:	e4d2      	b.n	401e7e <_svfprintf_r+0x1e6>
  4024d8:	9311      	str	r3, [sp, #68]	; 0x44
  4024da:	2a00      	cmp	r2, #0
  4024dc:	f040 85e7 	bne.w	4030ae <_svfprintf_r+0x1416>
  4024e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024e2:	2a00      	cmp	r2, #0
  4024e4:	f43f aca3 	beq.w	401e2e <_svfprintf_r+0x196>
  4024e8:	2300      	movs	r3, #0
  4024ea:	2101      	movs	r1, #1
  4024ec:	461f      	mov	r7, r3
  4024ee:	9108      	str	r1, [sp, #32]
  4024f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4024f4:	f8cd b01c 	str.w	fp, [sp, #28]
  4024f8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4024fc:	930a      	str	r3, [sp, #40]	; 0x28
  4024fe:	9312      	str	r3, [sp, #72]	; 0x48
  402500:	910e      	str	r1, [sp, #56]	; 0x38
  402502:	ae28      	add	r6, sp, #160	; 0xa0
  402504:	e4e4      	b.n	401ed0 <_svfprintf_r+0x238>
  402506:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402508:	e534      	b.n	401f74 <_svfprintf_r+0x2dc>
  40250a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40250c:	2b65      	cmp	r3, #101	; 0x65
  40250e:	f340 80a7 	ble.w	402660 <_svfprintf_r+0x9c8>
  402512:	a815      	add	r0, sp, #84	; 0x54
  402514:	c80d      	ldmia	r0, {r0, r2, r3}
  402516:	9914      	ldr	r1, [sp, #80]	; 0x50
  402518:	f003 fdf4 	bl	406104 <__aeabi_dcmpeq>
  40251c:	2800      	cmp	r0, #0
  40251e:	f000 8150 	beq.w	4027c2 <_svfprintf_r+0xb2a>
  402522:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402524:	4a20      	ldr	r2, [pc, #128]	; (4025a8 <_svfprintf_r+0x910>)
  402526:	f8c8 2000 	str.w	r2, [r8]
  40252a:	3301      	adds	r3, #1
  40252c:	3401      	adds	r4, #1
  40252e:	2201      	movs	r2, #1
  402530:	2b07      	cmp	r3, #7
  402532:	9427      	str	r4, [sp, #156]	; 0x9c
  402534:	9326      	str	r3, [sp, #152]	; 0x98
  402536:	f8c8 2004 	str.w	r2, [r8, #4]
  40253a:	f300 836a 	bgt.w	402c12 <_svfprintf_r+0xf7a>
  40253e:	f108 0808 	add.w	r8, r8, #8
  402542:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402544:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402546:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402548:	4293      	cmp	r3, r2
  40254a:	db03      	blt.n	402554 <_svfprintf_r+0x8bc>
  40254c:	9b07      	ldr	r3, [sp, #28]
  40254e:	07dd      	lsls	r5, r3, #31
  402550:	f57f ad82 	bpl.w	402058 <_svfprintf_r+0x3c0>
  402554:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402556:	9919      	ldr	r1, [sp, #100]	; 0x64
  402558:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40255a:	f8c8 2000 	str.w	r2, [r8]
  40255e:	3301      	adds	r3, #1
  402560:	440c      	add	r4, r1
  402562:	2b07      	cmp	r3, #7
  402564:	f8c8 1004 	str.w	r1, [r8, #4]
  402568:	9427      	str	r4, [sp, #156]	; 0x9c
  40256a:	9326      	str	r3, [sp, #152]	; 0x98
  40256c:	f300 839e 	bgt.w	402cac <_svfprintf_r+0x1014>
  402570:	f108 0808 	add.w	r8, r8, #8
  402574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402576:	1e5e      	subs	r6, r3, #1
  402578:	2e00      	cmp	r6, #0
  40257a:	f77f ad6d 	ble.w	402058 <_svfprintf_r+0x3c0>
  40257e:	2e10      	cmp	r6, #16
  402580:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402582:	4d0a      	ldr	r5, [pc, #40]	; (4025ac <_svfprintf_r+0x914>)
  402584:	f340 81f5 	ble.w	402972 <_svfprintf_r+0xcda>
  402588:	4622      	mov	r2, r4
  40258a:	2710      	movs	r7, #16
  40258c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402590:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402592:	e013      	b.n	4025bc <_svfprintf_r+0x924>
  402594:	00406f74 	.word	0x00406f74
  402598:	00406f60 	.word	0x00406f60
  40259c:	7fefffff 	.word	0x7fefffff
  4025a0:	00406f54 	.word	0x00406f54
  4025a4:	00406f50 	.word	0x00406f50
  4025a8:	00406f90 	.word	0x00406f90
  4025ac:	00406fa4 	.word	0x00406fa4
  4025b0:	f108 0808 	add.w	r8, r8, #8
  4025b4:	3e10      	subs	r6, #16
  4025b6:	2e10      	cmp	r6, #16
  4025b8:	f340 81da 	ble.w	402970 <_svfprintf_r+0xcd8>
  4025bc:	3301      	adds	r3, #1
  4025be:	3210      	adds	r2, #16
  4025c0:	2b07      	cmp	r3, #7
  4025c2:	9227      	str	r2, [sp, #156]	; 0x9c
  4025c4:	9326      	str	r3, [sp, #152]	; 0x98
  4025c6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4025ca:	ddf1      	ble.n	4025b0 <_svfprintf_r+0x918>
  4025cc:	aa25      	add	r2, sp, #148	; 0x94
  4025ce:	4621      	mov	r1, r4
  4025d0:	4658      	mov	r0, fp
  4025d2:	f002 fd03 	bl	404fdc <__ssprint_r>
  4025d6:	2800      	cmp	r0, #0
  4025d8:	f47f ac30 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4025dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4025de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025e0:	46c8      	mov	r8, r9
  4025e2:	e7e7      	b.n	4025b4 <_svfprintf_r+0x91c>
  4025e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4025e6:	9a08      	ldr	r2, [sp, #32]
  4025e8:	1a9f      	subs	r7, r3, r2
  4025ea:	2f00      	cmp	r7, #0
  4025ec:	f77f ace5 	ble.w	401fba <_svfprintf_r+0x322>
  4025f0:	2f10      	cmp	r7, #16
  4025f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025f4:	4db6      	ldr	r5, [pc, #728]	; (4028d0 <_svfprintf_r+0xc38>)
  4025f6:	dd27      	ble.n	402648 <_svfprintf_r+0x9b0>
  4025f8:	4642      	mov	r2, r8
  4025fa:	4621      	mov	r1, r4
  4025fc:	46b0      	mov	r8, r6
  4025fe:	f04f 0b10 	mov.w	fp, #16
  402602:	462e      	mov	r6, r5
  402604:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402606:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402608:	e004      	b.n	402614 <_svfprintf_r+0x97c>
  40260a:	3f10      	subs	r7, #16
  40260c:	2f10      	cmp	r7, #16
  40260e:	f102 0208 	add.w	r2, r2, #8
  402612:	dd15      	ble.n	402640 <_svfprintf_r+0x9a8>
  402614:	3301      	adds	r3, #1
  402616:	3110      	adds	r1, #16
  402618:	2b07      	cmp	r3, #7
  40261a:	9127      	str	r1, [sp, #156]	; 0x9c
  40261c:	9326      	str	r3, [sp, #152]	; 0x98
  40261e:	e882 0840 	stmia.w	r2, {r6, fp}
  402622:	ddf2      	ble.n	40260a <_svfprintf_r+0x972>
  402624:	aa25      	add	r2, sp, #148	; 0x94
  402626:	4629      	mov	r1, r5
  402628:	4620      	mov	r0, r4
  40262a:	f002 fcd7 	bl	404fdc <__ssprint_r>
  40262e:	2800      	cmp	r0, #0
  402630:	f47f ac04 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402634:	3f10      	subs	r7, #16
  402636:	2f10      	cmp	r7, #16
  402638:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40263a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40263c:	464a      	mov	r2, r9
  40263e:	dce9      	bgt.n	402614 <_svfprintf_r+0x97c>
  402640:	4635      	mov	r5, r6
  402642:	460c      	mov	r4, r1
  402644:	4646      	mov	r6, r8
  402646:	4690      	mov	r8, r2
  402648:	3301      	adds	r3, #1
  40264a:	443c      	add	r4, r7
  40264c:	2b07      	cmp	r3, #7
  40264e:	9427      	str	r4, [sp, #156]	; 0x9c
  402650:	9326      	str	r3, [sp, #152]	; 0x98
  402652:	e888 00a0 	stmia.w	r8, {r5, r7}
  402656:	f300 8232 	bgt.w	402abe <_svfprintf_r+0xe26>
  40265a:	f108 0808 	add.w	r8, r8, #8
  40265e:	e4ac      	b.n	401fba <_svfprintf_r+0x322>
  402660:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402662:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402664:	2b01      	cmp	r3, #1
  402666:	f340 81fe 	ble.w	402a66 <_svfprintf_r+0xdce>
  40266a:	3701      	adds	r7, #1
  40266c:	3401      	adds	r4, #1
  40266e:	2301      	movs	r3, #1
  402670:	2f07      	cmp	r7, #7
  402672:	9427      	str	r4, [sp, #156]	; 0x9c
  402674:	9726      	str	r7, [sp, #152]	; 0x98
  402676:	f8c8 6000 	str.w	r6, [r8]
  40267a:	f8c8 3004 	str.w	r3, [r8, #4]
  40267e:	f300 8203 	bgt.w	402a88 <_svfprintf_r+0xdf0>
  402682:	f108 0808 	add.w	r8, r8, #8
  402686:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402688:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40268a:	f8c8 3000 	str.w	r3, [r8]
  40268e:	3701      	adds	r7, #1
  402690:	4414      	add	r4, r2
  402692:	2f07      	cmp	r7, #7
  402694:	9427      	str	r4, [sp, #156]	; 0x9c
  402696:	9726      	str	r7, [sp, #152]	; 0x98
  402698:	f8c8 2004 	str.w	r2, [r8, #4]
  40269c:	f300 8200 	bgt.w	402aa0 <_svfprintf_r+0xe08>
  4026a0:	f108 0808 	add.w	r8, r8, #8
  4026a4:	a815      	add	r0, sp, #84	; 0x54
  4026a6:	c80d      	ldmia	r0, {r0, r2, r3}
  4026a8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4026aa:	f003 fd2b 	bl	406104 <__aeabi_dcmpeq>
  4026ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026b0:	2800      	cmp	r0, #0
  4026b2:	f040 8101 	bne.w	4028b8 <_svfprintf_r+0xc20>
  4026b6:	3b01      	subs	r3, #1
  4026b8:	3701      	adds	r7, #1
  4026ba:	3601      	adds	r6, #1
  4026bc:	441c      	add	r4, r3
  4026be:	2f07      	cmp	r7, #7
  4026c0:	9726      	str	r7, [sp, #152]	; 0x98
  4026c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4026c4:	f8c8 6000 	str.w	r6, [r8]
  4026c8:	f8c8 3004 	str.w	r3, [r8, #4]
  4026cc:	f300 8127 	bgt.w	40291e <_svfprintf_r+0xc86>
  4026d0:	f108 0808 	add.w	r8, r8, #8
  4026d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4026d6:	f8c8 2004 	str.w	r2, [r8, #4]
  4026da:	3701      	adds	r7, #1
  4026dc:	4414      	add	r4, r2
  4026de:	ab21      	add	r3, sp, #132	; 0x84
  4026e0:	2f07      	cmp	r7, #7
  4026e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4026e4:	9726      	str	r7, [sp, #152]	; 0x98
  4026e6:	f8c8 3000 	str.w	r3, [r8]
  4026ea:	f77f acb3 	ble.w	402054 <_svfprintf_r+0x3bc>
  4026ee:	aa25      	add	r2, sp, #148	; 0x94
  4026f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026f4:	f002 fc72 	bl	404fdc <__ssprint_r>
  4026f8:	2800      	cmp	r0, #0
  4026fa:	f47f ab9f 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4026fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402700:	46c8      	mov	r8, r9
  402702:	e4a9      	b.n	402058 <_svfprintf_r+0x3c0>
  402704:	aa25      	add	r2, sp, #148	; 0x94
  402706:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402708:	980c      	ldr	r0, [sp, #48]	; 0x30
  40270a:	f002 fc67 	bl	404fdc <__ssprint_r>
  40270e:	2800      	cmp	r0, #0
  402710:	f43f aceb 	beq.w	4020ea <_svfprintf_r+0x452>
  402714:	f7ff bb92 	b.w	401e3c <_svfprintf_r+0x1a4>
  402718:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40271c:	2b01      	cmp	r3, #1
  40271e:	f000 8134 	beq.w	40298a <_svfprintf_r+0xcf2>
  402722:	2b02      	cmp	r3, #2
  402724:	d125      	bne.n	402772 <_svfprintf_r+0xada>
  402726:	f8cd b01c 	str.w	fp, [sp, #28]
  40272a:	2400      	movs	r4, #0
  40272c:	2500      	movs	r5, #0
  40272e:	e61e      	b.n	40236e <_svfprintf_r+0x6d6>
  402730:	aa25      	add	r2, sp, #148	; 0x94
  402732:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402734:	980c      	ldr	r0, [sp, #48]	; 0x30
  402736:	f002 fc51 	bl	404fdc <__ssprint_r>
  40273a:	2800      	cmp	r0, #0
  40273c:	f47f ab7e 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402740:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402742:	46c8      	mov	r8, r9
  402744:	e475      	b.n	402032 <_svfprintf_r+0x39a>
  402746:	aa25      	add	r2, sp, #148	; 0x94
  402748:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40274a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40274c:	f002 fc46 	bl	404fdc <__ssprint_r>
  402750:	2800      	cmp	r0, #0
  402752:	f47f ab73 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402756:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402758:	46c8      	mov	r8, r9
  40275a:	e41b      	b.n	401f94 <_svfprintf_r+0x2fc>
  40275c:	aa25      	add	r2, sp, #148	; 0x94
  40275e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402760:	980c      	ldr	r0, [sp, #48]	; 0x30
  402762:	f002 fc3b 	bl	404fdc <__ssprint_r>
  402766:	2800      	cmp	r0, #0
  402768:	f47f ab68 	bne.w	401e3c <_svfprintf_r+0x1a4>
  40276c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40276e:	46c8      	mov	r8, r9
  402770:	e420      	b.n	401fb4 <_svfprintf_r+0x31c>
  402772:	f8cd b01c 	str.w	fp, [sp, #28]
  402776:	2400      	movs	r4, #0
  402778:	2500      	movs	r5, #0
  40277a:	4649      	mov	r1, r9
  40277c:	e000      	b.n	402780 <_svfprintf_r+0xae8>
  40277e:	4631      	mov	r1, r6
  402780:	08e2      	lsrs	r2, r4, #3
  402782:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402786:	08e8      	lsrs	r0, r5, #3
  402788:	f004 0307 	and.w	r3, r4, #7
  40278c:	4605      	mov	r5, r0
  40278e:	4614      	mov	r4, r2
  402790:	3330      	adds	r3, #48	; 0x30
  402792:	ea54 0205 	orrs.w	r2, r4, r5
  402796:	f801 3c01 	strb.w	r3, [r1, #-1]
  40279a:	f101 36ff 	add.w	r6, r1, #4294967295
  40279e:	d1ee      	bne.n	40277e <_svfprintf_r+0xae6>
  4027a0:	9a07      	ldr	r2, [sp, #28]
  4027a2:	07d2      	lsls	r2, r2, #31
  4027a4:	f57f adf3 	bpl.w	40238e <_svfprintf_r+0x6f6>
  4027a8:	2b30      	cmp	r3, #48	; 0x30
  4027aa:	f43f adf0 	beq.w	40238e <_svfprintf_r+0x6f6>
  4027ae:	3902      	subs	r1, #2
  4027b0:	2330      	movs	r3, #48	; 0x30
  4027b2:	f806 3c01 	strb.w	r3, [r6, #-1]
  4027b6:	eba9 0301 	sub.w	r3, r9, r1
  4027ba:	930e      	str	r3, [sp, #56]	; 0x38
  4027bc:	460e      	mov	r6, r1
  4027be:	f7ff bb7b 	b.w	401eb8 <_svfprintf_r+0x220>
  4027c2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4027c4:	2900      	cmp	r1, #0
  4027c6:	f340 822e 	ble.w	402c26 <_svfprintf_r+0xf8e>
  4027ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4027cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4027ce:	4293      	cmp	r3, r2
  4027d0:	bfa8      	it	ge
  4027d2:	4613      	movge	r3, r2
  4027d4:	2b00      	cmp	r3, #0
  4027d6:	461f      	mov	r7, r3
  4027d8:	dd0d      	ble.n	4027f6 <_svfprintf_r+0xb5e>
  4027da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027dc:	f8c8 6000 	str.w	r6, [r8]
  4027e0:	3301      	adds	r3, #1
  4027e2:	443c      	add	r4, r7
  4027e4:	2b07      	cmp	r3, #7
  4027e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e8:	f8c8 7004 	str.w	r7, [r8, #4]
  4027ec:	9326      	str	r3, [sp, #152]	; 0x98
  4027ee:	f300 831f 	bgt.w	402e30 <_svfprintf_r+0x1198>
  4027f2:	f108 0808 	add.w	r8, r8, #8
  4027f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4027f8:	2f00      	cmp	r7, #0
  4027fa:	bfa8      	it	ge
  4027fc:	1bdb      	subge	r3, r3, r7
  4027fe:	2b00      	cmp	r3, #0
  402800:	461f      	mov	r7, r3
  402802:	f340 80d6 	ble.w	4029b2 <_svfprintf_r+0xd1a>
  402806:	2f10      	cmp	r7, #16
  402808:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40280a:	4d31      	ldr	r5, [pc, #196]	; (4028d0 <_svfprintf_r+0xc38>)
  40280c:	f340 81ed 	ble.w	402bea <_svfprintf_r+0xf52>
  402810:	4642      	mov	r2, r8
  402812:	4621      	mov	r1, r4
  402814:	46b0      	mov	r8, r6
  402816:	f04f 0b10 	mov.w	fp, #16
  40281a:	462e      	mov	r6, r5
  40281c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40281e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402820:	e004      	b.n	40282c <_svfprintf_r+0xb94>
  402822:	3208      	adds	r2, #8
  402824:	3f10      	subs	r7, #16
  402826:	2f10      	cmp	r7, #16
  402828:	f340 81db 	ble.w	402be2 <_svfprintf_r+0xf4a>
  40282c:	3301      	adds	r3, #1
  40282e:	3110      	adds	r1, #16
  402830:	2b07      	cmp	r3, #7
  402832:	9127      	str	r1, [sp, #156]	; 0x9c
  402834:	9326      	str	r3, [sp, #152]	; 0x98
  402836:	e882 0840 	stmia.w	r2, {r6, fp}
  40283a:	ddf2      	ble.n	402822 <_svfprintf_r+0xb8a>
  40283c:	aa25      	add	r2, sp, #148	; 0x94
  40283e:	4629      	mov	r1, r5
  402840:	4620      	mov	r0, r4
  402842:	f002 fbcb 	bl	404fdc <__ssprint_r>
  402846:	2800      	cmp	r0, #0
  402848:	f47f aaf8 	bne.w	401e3c <_svfprintf_r+0x1a4>
  40284c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40284e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402850:	464a      	mov	r2, r9
  402852:	e7e7      	b.n	402824 <_svfprintf_r+0xb8c>
  402854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402856:	930e      	str	r3, [sp, #56]	; 0x38
  402858:	464e      	mov	r6, r9
  40285a:	f7ff bb2d 	b.w	401eb8 <_svfprintf_r+0x220>
  40285e:	2d00      	cmp	r5, #0
  402860:	bf08      	it	eq
  402862:	2c0a      	cmpeq	r4, #10
  402864:	f0c0 808f 	bcc.w	402986 <_svfprintf_r+0xcee>
  402868:	464e      	mov	r6, r9
  40286a:	4620      	mov	r0, r4
  40286c:	4629      	mov	r1, r5
  40286e:	220a      	movs	r2, #10
  402870:	2300      	movs	r3, #0
  402872:	f003 fcb7 	bl	4061e4 <__aeabi_uldivmod>
  402876:	3230      	adds	r2, #48	; 0x30
  402878:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40287c:	4620      	mov	r0, r4
  40287e:	4629      	mov	r1, r5
  402880:	2300      	movs	r3, #0
  402882:	220a      	movs	r2, #10
  402884:	f003 fcae 	bl	4061e4 <__aeabi_uldivmod>
  402888:	4604      	mov	r4, r0
  40288a:	460d      	mov	r5, r1
  40288c:	ea54 0305 	orrs.w	r3, r4, r5
  402890:	d1eb      	bne.n	40286a <_svfprintf_r+0xbd2>
  402892:	eba9 0306 	sub.w	r3, r9, r6
  402896:	930e      	str	r3, [sp, #56]	; 0x38
  402898:	f7ff bb0e 	b.w	401eb8 <_svfprintf_r+0x220>
  40289c:	aa25      	add	r2, sp, #148	; 0x94
  40289e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028a2:	f002 fb9b 	bl	404fdc <__ssprint_r>
  4028a6:	2800      	cmp	r0, #0
  4028a8:	f47f aac8 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4028ac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028b2:	46c8      	mov	r8, r9
  4028b4:	f7ff bb5e 	b.w	401f74 <_svfprintf_r+0x2dc>
  4028b8:	1e5e      	subs	r6, r3, #1
  4028ba:	2e00      	cmp	r6, #0
  4028bc:	f77f af0a 	ble.w	4026d4 <_svfprintf_r+0xa3c>
  4028c0:	2e10      	cmp	r6, #16
  4028c2:	4d03      	ldr	r5, [pc, #12]	; (4028d0 <_svfprintf_r+0xc38>)
  4028c4:	dd22      	ble.n	40290c <_svfprintf_r+0xc74>
  4028c6:	4622      	mov	r2, r4
  4028c8:	f04f 0b10 	mov.w	fp, #16
  4028cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028ce:	e006      	b.n	4028de <_svfprintf_r+0xc46>
  4028d0:	00406fa4 	.word	0x00406fa4
  4028d4:	3e10      	subs	r6, #16
  4028d6:	2e10      	cmp	r6, #16
  4028d8:	f108 0808 	add.w	r8, r8, #8
  4028dc:	dd15      	ble.n	40290a <_svfprintf_r+0xc72>
  4028de:	3701      	adds	r7, #1
  4028e0:	3210      	adds	r2, #16
  4028e2:	2f07      	cmp	r7, #7
  4028e4:	9227      	str	r2, [sp, #156]	; 0x9c
  4028e6:	9726      	str	r7, [sp, #152]	; 0x98
  4028e8:	e888 0820 	stmia.w	r8, {r5, fp}
  4028ec:	ddf2      	ble.n	4028d4 <_svfprintf_r+0xc3c>
  4028ee:	aa25      	add	r2, sp, #148	; 0x94
  4028f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028f2:	4620      	mov	r0, r4
  4028f4:	f002 fb72 	bl	404fdc <__ssprint_r>
  4028f8:	2800      	cmp	r0, #0
  4028fa:	f47f aa9f 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4028fe:	3e10      	subs	r6, #16
  402900:	2e10      	cmp	r6, #16
  402902:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402904:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402906:	46c8      	mov	r8, r9
  402908:	dce9      	bgt.n	4028de <_svfprintf_r+0xc46>
  40290a:	4614      	mov	r4, r2
  40290c:	3701      	adds	r7, #1
  40290e:	4434      	add	r4, r6
  402910:	2f07      	cmp	r7, #7
  402912:	9427      	str	r4, [sp, #156]	; 0x9c
  402914:	9726      	str	r7, [sp, #152]	; 0x98
  402916:	e888 0060 	stmia.w	r8, {r5, r6}
  40291a:	f77f aed9 	ble.w	4026d0 <_svfprintf_r+0xa38>
  40291e:	aa25      	add	r2, sp, #148	; 0x94
  402920:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402922:	980c      	ldr	r0, [sp, #48]	; 0x30
  402924:	f002 fb5a 	bl	404fdc <__ssprint_r>
  402928:	2800      	cmp	r0, #0
  40292a:	f47f aa87 	bne.w	401e3c <_svfprintf_r+0x1a4>
  40292e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402930:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402932:	46c8      	mov	r8, r9
  402934:	e6ce      	b.n	4026d4 <_svfprintf_r+0xa3c>
  402936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402938:	6814      	ldr	r4, [r2, #0]
  40293a:	4613      	mov	r3, r2
  40293c:	3304      	adds	r3, #4
  40293e:	17e5      	asrs	r5, r4, #31
  402940:	930f      	str	r3, [sp, #60]	; 0x3c
  402942:	4622      	mov	r2, r4
  402944:	462b      	mov	r3, r5
  402946:	e4fa      	b.n	40233e <_svfprintf_r+0x6a6>
  402948:	3204      	adds	r2, #4
  40294a:	681c      	ldr	r4, [r3, #0]
  40294c:	920f      	str	r2, [sp, #60]	; 0x3c
  40294e:	2301      	movs	r3, #1
  402950:	2500      	movs	r5, #0
  402952:	f7ff ba94 	b.w	401e7e <_svfprintf_r+0x1e6>
  402956:	681c      	ldr	r4, [r3, #0]
  402958:	3304      	adds	r3, #4
  40295a:	930f      	str	r3, [sp, #60]	; 0x3c
  40295c:	2500      	movs	r5, #0
  40295e:	e421      	b.n	4021a4 <_svfprintf_r+0x50c>
  402960:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402962:	460a      	mov	r2, r1
  402964:	3204      	adds	r2, #4
  402966:	680c      	ldr	r4, [r1, #0]
  402968:	920f      	str	r2, [sp, #60]	; 0x3c
  40296a:	2500      	movs	r5, #0
  40296c:	f7ff ba87 	b.w	401e7e <_svfprintf_r+0x1e6>
  402970:	4614      	mov	r4, r2
  402972:	3301      	adds	r3, #1
  402974:	4434      	add	r4, r6
  402976:	2b07      	cmp	r3, #7
  402978:	9427      	str	r4, [sp, #156]	; 0x9c
  40297a:	9326      	str	r3, [sp, #152]	; 0x98
  40297c:	e888 0060 	stmia.w	r8, {r5, r6}
  402980:	f77f ab68 	ble.w	402054 <_svfprintf_r+0x3bc>
  402984:	e6b3      	b.n	4026ee <_svfprintf_r+0xa56>
  402986:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40298a:	f8cd b01c 	str.w	fp, [sp, #28]
  40298e:	ae42      	add	r6, sp, #264	; 0x108
  402990:	3430      	adds	r4, #48	; 0x30
  402992:	2301      	movs	r3, #1
  402994:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402998:	930e      	str	r3, [sp, #56]	; 0x38
  40299a:	f7ff ba8d 	b.w	401eb8 <_svfprintf_r+0x220>
  40299e:	aa25      	add	r2, sp, #148	; 0x94
  4029a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029a4:	f002 fb1a 	bl	404fdc <__ssprint_r>
  4029a8:	2800      	cmp	r0, #0
  4029aa:	f47f aa47 	bne.w	401e3c <_svfprintf_r+0x1a4>
  4029ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029b0:	46c8      	mov	r8, r9
  4029b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4029b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029b6:	429a      	cmp	r2, r3
  4029b8:	db44      	blt.n	402a44 <_svfprintf_r+0xdac>
  4029ba:	9b07      	ldr	r3, [sp, #28]
  4029bc:	07d9      	lsls	r1, r3, #31
  4029be:	d441      	bmi.n	402a44 <_svfprintf_r+0xdac>
  4029c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029c2:	9812      	ldr	r0, [sp, #72]	; 0x48
  4029c4:	1a9a      	subs	r2, r3, r2
  4029c6:	1a1d      	subs	r5, r3, r0
  4029c8:	4295      	cmp	r5, r2
  4029ca:	bfa8      	it	ge
  4029cc:	4615      	movge	r5, r2
  4029ce:	2d00      	cmp	r5, #0
  4029d0:	dd0e      	ble.n	4029f0 <_svfprintf_r+0xd58>
  4029d2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4029d4:	f8c8 5004 	str.w	r5, [r8, #4]
  4029d8:	3101      	adds	r1, #1
  4029da:	4406      	add	r6, r0
  4029dc:	442c      	add	r4, r5
  4029de:	2907      	cmp	r1, #7
  4029e0:	f8c8 6000 	str.w	r6, [r8]
  4029e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4029e6:	9126      	str	r1, [sp, #152]	; 0x98
  4029e8:	f300 823b 	bgt.w	402e62 <_svfprintf_r+0x11ca>
  4029ec:	f108 0808 	add.w	r8, r8, #8
  4029f0:	2d00      	cmp	r5, #0
  4029f2:	bfac      	ite	ge
  4029f4:	1b56      	subge	r6, r2, r5
  4029f6:	4616      	movlt	r6, r2
  4029f8:	2e00      	cmp	r6, #0
  4029fa:	f77f ab2d 	ble.w	402058 <_svfprintf_r+0x3c0>
  4029fe:	2e10      	cmp	r6, #16
  402a00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a02:	4db0      	ldr	r5, [pc, #704]	; (402cc4 <_svfprintf_r+0x102c>)
  402a04:	ddb5      	ble.n	402972 <_svfprintf_r+0xcda>
  402a06:	4622      	mov	r2, r4
  402a08:	2710      	movs	r7, #16
  402a0a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402a10:	e004      	b.n	402a1c <_svfprintf_r+0xd84>
  402a12:	f108 0808 	add.w	r8, r8, #8
  402a16:	3e10      	subs	r6, #16
  402a18:	2e10      	cmp	r6, #16
  402a1a:	dda9      	ble.n	402970 <_svfprintf_r+0xcd8>
  402a1c:	3301      	adds	r3, #1
  402a1e:	3210      	adds	r2, #16
  402a20:	2b07      	cmp	r3, #7
  402a22:	9227      	str	r2, [sp, #156]	; 0x9c
  402a24:	9326      	str	r3, [sp, #152]	; 0x98
  402a26:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a2a:	ddf2      	ble.n	402a12 <_svfprintf_r+0xd7a>
  402a2c:	aa25      	add	r2, sp, #148	; 0x94
  402a2e:	4621      	mov	r1, r4
  402a30:	4658      	mov	r0, fp
  402a32:	f002 fad3 	bl	404fdc <__ssprint_r>
  402a36:	2800      	cmp	r0, #0
  402a38:	f47f aa00 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402a3c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a40:	46c8      	mov	r8, r9
  402a42:	e7e8      	b.n	402a16 <_svfprintf_r+0xd7e>
  402a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a46:	9819      	ldr	r0, [sp, #100]	; 0x64
  402a48:	991a      	ldr	r1, [sp, #104]	; 0x68
  402a4a:	f8c8 1000 	str.w	r1, [r8]
  402a4e:	3301      	adds	r3, #1
  402a50:	4404      	add	r4, r0
  402a52:	2b07      	cmp	r3, #7
  402a54:	9427      	str	r4, [sp, #156]	; 0x9c
  402a56:	f8c8 0004 	str.w	r0, [r8, #4]
  402a5a:	9326      	str	r3, [sp, #152]	; 0x98
  402a5c:	f300 81f5 	bgt.w	402e4a <_svfprintf_r+0x11b2>
  402a60:	f108 0808 	add.w	r8, r8, #8
  402a64:	e7ac      	b.n	4029c0 <_svfprintf_r+0xd28>
  402a66:	9b07      	ldr	r3, [sp, #28]
  402a68:	07da      	lsls	r2, r3, #31
  402a6a:	f53f adfe 	bmi.w	40266a <_svfprintf_r+0x9d2>
  402a6e:	3701      	adds	r7, #1
  402a70:	3401      	adds	r4, #1
  402a72:	2301      	movs	r3, #1
  402a74:	2f07      	cmp	r7, #7
  402a76:	9427      	str	r4, [sp, #156]	; 0x9c
  402a78:	9726      	str	r7, [sp, #152]	; 0x98
  402a7a:	f8c8 6000 	str.w	r6, [r8]
  402a7e:	f8c8 3004 	str.w	r3, [r8, #4]
  402a82:	f77f ae25 	ble.w	4026d0 <_svfprintf_r+0xa38>
  402a86:	e74a      	b.n	40291e <_svfprintf_r+0xc86>
  402a88:	aa25      	add	r2, sp, #148	; 0x94
  402a8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a8e:	f002 faa5 	bl	404fdc <__ssprint_r>
  402a92:	2800      	cmp	r0, #0
  402a94:	f47f a9d2 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402a98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a9a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a9c:	46c8      	mov	r8, r9
  402a9e:	e5f2      	b.n	402686 <_svfprintf_r+0x9ee>
  402aa0:	aa25      	add	r2, sp, #148	; 0x94
  402aa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aa4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402aa6:	f002 fa99 	bl	404fdc <__ssprint_r>
  402aaa:	2800      	cmp	r0, #0
  402aac:	f47f a9c6 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402ab0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ab2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ab4:	46c8      	mov	r8, r9
  402ab6:	e5f5      	b.n	4026a4 <_svfprintf_r+0xa0c>
  402ab8:	464e      	mov	r6, r9
  402aba:	f7ff b9fd 	b.w	401eb8 <_svfprintf_r+0x220>
  402abe:	aa25      	add	r2, sp, #148	; 0x94
  402ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ac2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ac4:	f002 fa8a 	bl	404fdc <__ssprint_r>
  402ac8:	2800      	cmp	r0, #0
  402aca:	f47f a9b7 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402ace:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ad0:	46c8      	mov	r8, r9
  402ad2:	f7ff ba72 	b.w	401fba <_svfprintf_r+0x322>
  402ad6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402ad8:	4622      	mov	r2, r4
  402ada:	4620      	mov	r0, r4
  402adc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402ade:	4623      	mov	r3, r4
  402ae0:	4621      	mov	r1, r4
  402ae2:	f003 fb41 	bl	406168 <__aeabi_dcmpun>
  402ae6:	2800      	cmp	r0, #0
  402ae8:	f040 8286 	bne.w	402ff8 <_svfprintf_r+0x1360>
  402aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402aee:	3301      	adds	r3, #1
  402af0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402af2:	f023 0320 	bic.w	r3, r3, #32
  402af6:	930e      	str	r3, [sp, #56]	; 0x38
  402af8:	f000 81e2 	beq.w	402ec0 <_svfprintf_r+0x1228>
  402afc:	2b47      	cmp	r3, #71	; 0x47
  402afe:	f000 811e 	beq.w	402d3e <_svfprintf_r+0x10a6>
  402b02:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402b06:	9307      	str	r3, [sp, #28]
  402b08:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b0a:	1e1f      	subs	r7, r3, #0
  402b0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402b0e:	9308      	str	r3, [sp, #32]
  402b10:	bfbb      	ittet	lt
  402b12:	463b      	movlt	r3, r7
  402b14:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402b18:	2300      	movge	r3, #0
  402b1a:	232d      	movlt	r3, #45	; 0x2d
  402b1c:	9310      	str	r3, [sp, #64]	; 0x40
  402b1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b20:	2b66      	cmp	r3, #102	; 0x66
  402b22:	f000 81bb 	beq.w	402e9c <_svfprintf_r+0x1204>
  402b26:	2b46      	cmp	r3, #70	; 0x46
  402b28:	f000 80df 	beq.w	402cea <_svfprintf_r+0x1052>
  402b2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b2e:	9a08      	ldr	r2, [sp, #32]
  402b30:	2b45      	cmp	r3, #69	; 0x45
  402b32:	bf0c      	ite	eq
  402b34:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402b36:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402b38:	a823      	add	r0, sp, #140	; 0x8c
  402b3a:	a920      	add	r1, sp, #128	; 0x80
  402b3c:	bf08      	it	eq
  402b3e:	1c5d      	addeq	r5, r3, #1
  402b40:	9004      	str	r0, [sp, #16]
  402b42:	9103      	str	r1, [sp, #12]
  402b44:	a81f      	add	r0, sp, #124	; 0x7c
  402b46:	2102      	movs	r1, #2
  402b48:	463b      	mov	r3, r7
  402b4a:	9002      	str	r0, [sp, #8]
  402b4c:	9501      	str	r5, [sp, #4]
  402b4e:	9100      	str	r1, [sp, #0]
  402b50:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b52:	f000 fbb5 	bl	4032c0 <_dtoa_r>
  402b56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b58:	2b67      	cmp	r3, #103	; 0x67
  402b5a:	4606      	mov	r6, r0
  402b5c:	f040 81e0 	bne.w	402f20 <_svfprintf_r+0x1288>
  402b60:	f01b 0f01 	tst.w	fp, #1
  402b64:	f000 8246 	beq.w	402ff4 <_svfprintf_r+0x135c>
  402b68:	1974      	adds	r4, r6, r5
  402b6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402b6c:	9808      	ldr	r0, [sp, #32]
  402b6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402b70:	4639      	mov	r1, r7
  402b72:	f003 fac7 	bl	406104 <__aeabi_dcmpeq>
  402b76:	2800      	cmp	r0, #0
  402b78:	f040 8165 	bne.w	402e46 <_svfprintf_r+0x11ae>
  402b7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402b7e:	42a3      	cmp	r3, r4
  402b80:	d206      	bcs.n	402b90 <_svfprintf_r+0xef8>
  402b82:	2130      	movs	r1, #48	; 0x30
  402b84:	1c5a      	adds	r2, r3, #1
  402b86:	9223      	str	r2, [sp, #140]	; 0x8c
  402b88:	7019      	strb	r1, [r3, #0]
  402b8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402b8c:	429c      	cmp	r4, r3
  402b8e:	d8f9      	bhi.n	402b84 <_svfprintf_r+0xeec>
  402b90:	1b9b      	subs	r3, r3, r6
  402b92:	9313      	str	r3, [sp, #76]	; 0x4c
  402b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b96:	2b47      	cmp	r3, #71	; 0x47
  402b98:	f000 80e9 	beq.w	402d6e <_svfprintf_r+0x10d6>
  402b9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b9e:	2b65      	cmp	r3, #101	; 0x65
  402ba0:	f340 81cd 	ble.w	402f3e <_svfprintf_r+0x12a6>
  402ba4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ba6:	2b66      	cmp	r3, #102	; 0x66
  402ba8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402baa:	9312      	str	r3, [sp, #72]	; 0x48
  402bac:	f000 819e 	beq.w	402eec <_svfprintf_r+0x1254>
  402bb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402bb4:	4619      	mov	r1, r3
  402bb6:	4291      	cmp	r1, r2
  402bb8:	f300 818a 	bgt.w	402ed0 <_svfprintf_r+0x1238>
  402bbc:	f01b 0f01 	tst.w	fp, #1
  402bc0:	f040 8213 	bne.w	402fea <_svfprintf_r+0x1352>
  402bc4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402bc8:	9308      	str	r3, [sp, #32]
  402bca:	2367      	movs	r3, #103	; 0x67
  402bcc:	920e      	str	r2, [sp, #56]	; 0x38
  402bce:	9311      	str	r3, [sp, #68]	; 0x44
  402bd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402bd2:	2b00      	cmp	r3, #0
  402bd4:	f040 80c4 	bne.w	402d60 <_svfprintf_r+0x10c8>
  402bd8:	930a      	str	r3, [sp, #40]	; 0x28
  402bda:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bde:	f7ff b973 	b.w	401ec8 <_svfprintf_r+0x230>
  402be2:	4635      	mov	r5, r6
  402be4:	460c      	mov	r4, r1
  402be6:	4646      	mov	r6, r8
  402be8:	4690      	mov	r8, r2
  402bea:	3301      	adds	r3, #1
  402bec:	443c      	add	r4, r7
  402bee:	2b07      	cmp	r3, #7
  402bf0:	9427      	str	r4, [sp, #156]	; 0x9c
  402bf2:	9326      	str	r3, [sp, #152]	; 0x98
  402bf4:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bf8:	f73f aed1 	bgt.w	40299e <_svfprintf_r+0xd06>
  402bfc:	f108 0808 	add.w	r8, r8, #8
  402c00:	e6d7      	b.n	4029b2 <_svfprintf_r+0xd1a>
  402c02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c04:	6813      	ldr	r3, [r2, #0]
  402c06:	3204      	adds	r2, #4
  402c08:	920f      	str	r2, [sp, #60]	; 0x3c
  402c0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402c0c:	601a      	str	r2, [r3, #0]
  402c0e:	f7ff b86a 	b.w	401ce6 <_svfprintf_r+0x4e>
  402c12:	aa25      	add	r2, sp, #148	; 0x94
  402c14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c16:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c18:	f002 f9e0 	bl	404fdc <__ssprint_r>
  402c1c:	2800      	cmp	r0, #0
  402c1e:	f47f a90d 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402c22:	46c8      	mov	r8, r9
  402c24:	e48d      	b.n	402542 <_svfprintf_r+0x8aa>
  402c26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c28:	4a27      	ldr	r2, [pc, #156]	; (402cc8 <_svfprintf_r+0x1030>)
  402c2a:	f8c8 2000 	str.w	r2, [r8]
  402c2e:	3301      	adds	r3, #1
  402c30:	3401      	adds	r4, #1
  402c32:	2201      	movs	r2, #1
  402c34:	2b07      	cmp	r3, #7
  402c36:	9427      	str	r4, [sp, #156]	; 0x9c
  402c38:	9326      	str	r3, [sp, #152]	; 0x98
  402c3a:	f8c8 2004 	str.w	r2, [r8, #4]
  402c3e:	dc72      	bgt.n	402d26 <_svfprintf_r+0x108e>
  402c40:	f108 0808 	add.w	r8, r8, #8
  402c44:	b929      	cbnz	r1, 402c52 <_svfprintf_r+0xfba>
  402c46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c48:	b91b      	cbnz	r3, 402c52 <_svfprintf_r+0xfba>
  402c4a:	9b07      	ldr	r3, [sp, #28]
  402c4c:	07d8      	lsls	r0, r3, #31
  402c4e:	f57f aa03 	bpl.w	402058 <_svfprintf_r+0x3c0>
  402c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c54:	9819      	ldr	r0, [sp, #100]	; 0x64
  402c56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402c58:	f8c8 2000 	str.w	r2, [r8]
  402c5c:	3301      	adds	r3, #1
  402c5e:	4602      	mov	r2, r0
  402c60:	4422      	add	r2, r4
  402c62:	2b07      	cmp	r3, #7
  402c64:	9227      	str	r2, [sp, #156]	; 0x9c
  402c66:	f8c8 0004 	str.w	r0, [r8, #4]
  402c6a:	9326      	str	r3, [sp, #152]	; 0x98
  402c6c:	f300 818d 	bgt.w	402f8a <_svfprintf_r+0x12f2>
  402c70:	f108 0808 	add.w	r8, r8, #8
  402c74:	2900      	cmp	r1, #0
  402c76:	f2c0 8165 	blt.w	402f44 <_svfprintf_r+0x12ac>
  402c7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402c7c:	f8c8 6000 	str.w	r6, [r8]
  402c80:	3301      	adds	r3, #1
  402c82:	188c      	adds	r4, r1, r2
  402c84:	2b07      	cmp	r3, #7
  402c86:	9427      	str	r4, [sp, #156]	; 0x9c
  402c88:	9326      	str	r3, [sp, #152]	; 0x98
  402c8a:	f8c8 1004 	str.w	r1, [r8, #4]
  402c8e:	f77f a9e1 	ble.w	402054 <_svfprintf_r+0x3bc>
  402c92:	e52c      	b.n	4026ee <_svfprintf_r+0xa56>
  402c94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c96:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c98:	6813      	ldr	r3, [r2, #0]
  402c9a:	17cd      	asrs	r5, r1, #31
  402c9c:	4608      	mov	r0, r1
  402c9e:	3204      	adds	r2, #4
  402ca0:	4629      	mov	r1, r5
  402ca2:	920f      	str	r2, [sp, #60]	; 0x3c
  402ca4:	e9c3 0100 	strd	r0, r1, [r3]
  402ca8:	f7ff b81d 	b.w	401ce6 <_svfprintf_r+0x4e>
  402cac:	aa25      	add	r2, sp, #148	; 0x94
  402cae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cb0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cb2:	f002 f993 	bl	404fdc <__ssprint_r>
  402cb6:	2800      	cmp	r0, #0
  402cb8:	f47f a8c0 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402cbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cbe:	46c8      	mov	r8, r9
  402cc0:	e458      	b.n	402574 <_svfprintf_r+0x8dc>
  402cc2:	bf00      	nop
  402cc4:	00406fa4 	.word	0x00406fa4
  402cc8:	00406f90 	.word	0x00406f90
  402ccc:	2140      	movs	r1, #64	; 0x40
  402cce:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cd0:	f001 fa4c 	bl	40416c <_malloc_r>
  402cd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402cd6:	6010      	str	r0, [r2, #0]
  402cd8:	6110      	str	r0, [r2, #16]
  402cda:	2800      	cmp	r0, #0
  402cdc:	f000 81f2 	beq.w	4030c4 <_svfprintf_r+0x142c>
  402ce0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402ce2:	2340      	movs	r3, #64	; 0x40
  402ce4:	6153      	str	r3, [r2, #20]
  402ce6:	f7fe bfee 	b.w	401cc6 <_svfprintf_r+0x2e>
  402cea:	a823      	add	r0, sp, #140	; 0x8c
  402cec:	a920      	add	r1, sp, #128	; 0x80
  402cee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402cf0:	9004      	str	r0, [sp, #16]
  402cf2:	9103      	str	r1, [sp, #12]
  402cf4:	a81f      	add	r0, sp, #124	; 0x7c
  402cf6:	2103      	movs	r1, #3
  402cf8:	9002      	str	r0, [sp, #8]
  402cfa:	9a08      	ldr	r2, [sp, #32]
  402cfc:	9401      	str	r4, [sp, #4]
  402cfe:	463b      	mov	r3, r7
  402d00:	9100      	str	r1, [sp, #0]
  402d02:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d04:	f000 fadc 	bl	4032c0 <_dtoa_r>
  402d08:	4625      	mov	r5, r4
  402d0a:	4606      	mov	r6, r0
  402d0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d0e:	2b46      	cmp	r3, #70	; 0x46
  402d10:	eb06 0405 	add.w	r4, r6, r5
  402d14:	f47f af29 	bne.w	402b6a <_svfprintf_r+0xed2>
  402d18:	7833      	ldrb	r3, [r6, #0]
  402d1a:	2b30      	cmp	r3, #48	; 0x30
  402d1c:	f000 8178 	beq.w	403010 <_svfprintf_r+0x1378>
  402d20:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402d22:	442c      	add	r4, r5
  402d24:	e721      	b.n	402b6a <_svfprintf_r+0xed2>
  402d26:	aa25      	add	r2, sp, #148	; 0x94
  402d28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d2a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d2c:	f002 f956 	bl	404fdc <__ssprint_r>
  402d30:	2800      	cmp	r0, #0
  402d32:	f47f a883 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402d36:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d3a:	46c8      	mov	r8, r9
  402d3c:	e782      	b.n	402c44 <_svfprintf_r+0xfac>
  402d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d40:	2b00      	cmp	r3, #0
  402d42:	bf08      	it	eq
  402d44:	2301      	moveq	r3, #1
  402d46:	930a      	str	r3, [sp, #40]	; 0x28
  402d48:	e6db      	b.n	402b02 <_svfprintf_r+0xe6a>
  402d4a:	4630      	mov	r0, r6
  402d4c:	940a      	str	r4, [sp, #40]	; 0x28
  402d4e:	f002 f8d7 	bl	404f00 <strlen>
  402d52:	950f      	str	r5, [sp, #60]	; 0x3c
  402d54:	900e      	str	r0, [sp, #56]	; 0x38
  402d56:	f8cd b01c 	str.w	fp, [sp, #28]
  402d5a:	4603      	mov	r3, r0
  402d5c:	f7ff b9f9 	b.w	402152 <_svfprintf_r+0x4ba>
  402d60:	272d      	movs	r7, #45	; 0x2d
  402d62:	2300      	movs	r3, #0
  402d64:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402d68:	930a      	str	r3, [sp, #40]	; 0x28
  402d6a:	f7ff b8ae 	b.w	401eca <_svfprintf_r+0x232>
  402d6e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d70:	9312      	str	r3, [sp, #72]	; 0x48
  402d72:	461a      	mov	r2, r3
  402d74:	3303      	adds	r3, #3
  402d76:	db04      	blt.n	402d82 <_svfprintf_r+0x10ea>
  402d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d7a:	4619      	mov	r1, r3
  402d7c:	4291      	cmp	r1, r2
  402d7e:	f6bf af17 	bge.w	402bb0 <_svfprintf_r+0xf18>
  402d82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d84:	3b02      	subs	r3, #2
  402d86:	9311      	str	r3, [sp, #68]	; 0x44
  402d88:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402d8c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402d90:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d92:	3b01      	subs	r3, #1
  402d94:	2b00      	cmp	r3, #0
  402d96:	931f      	str	r3, [sp, #124]	; 0x7c
  402d98:	bfbd      	ittte	lt
  402d9a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402d9c:	f1c3 0301 	rsblt	r3, r3, #1
  402da0:	222d      	movlt	r2, #45	; 0x2d
  402da2:	222b      	movge	r2, #43	; 0x2b
  402da4:	2b09      	cmp	r3, #9
  402da6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402daa:	f340 8116 	ble.w	402fda <_svfprintf_r+0x1342>
  402dae:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402db2:	4620      	mov	r0, r4
  402db4:	4dab      	ldr	r5, [pc, #684]	; (403064 <_svfprintf_r+0x13cc>)
  402db6:	e000      	b.n	402dba <_svfprintf_r+0x1122>
  402db8:	4610      	mov	r0, r2
  402dba:	fb85 1203 	smull	r1, r2, r5, r3
  402dbe:	17d9      	asrs	r1, r3, #31
  402dc0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402dc4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402dc8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402dcc:	3230      	adds	r2, #48	; 0x30
  402dce:	2909      	cmp	r1, #9
  402dd0:	f800 2c01 	strb.w	r2, [r0, #-1]
  402dd4:	460b      	mov	r3, r1
  402dd6:	f100 32ff 	add.w	r2, r0, #4294967295
  402dda:	dced      	bgt.n	402db8 <_svfprintf_r+0x1120>
  402ddc:	3330      	adds	r3, #48	; 0x30
  402dde:	3802      	subs	r0, #2
  402de0:	b2d9      	uxtb	r1, r3
  402de2:	4284      	cmp	r4, r0
  402de4:	f802 1c01 	strb.w	r1, [r2, #-1]
  402de8:	f240 8165 	bls.w	4030b6 <_svfprintf_r+0x141e>
  402dec:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402df0:	4613      	mov	r3, r2
  402df2:	e001      	b.n	402df8 <_svfprintf_r+0x1160>
  402df4:	f813 1b01 	ldrb.w	r1, [r3], #1
  402df8:	f800 1b01 	strb.w	r1, [r0], #1
  402dfc:	42a3      	cmp	r3, r4
  402dfe:	d1f9      	bne.n	402df4 <_svfprintf_r+0x115c>
  402e00:	3301      	adds	r3, #1
  402e02:	1a9b      	subs	r3, r3, r2
  402e04:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402e08:	4413      	add	r3, r2
  402e0a:	aa21      	add	r2, sp, #132	; 0x84
  402e0c:	1a9b      	subs	r3, r3, r2
  402e0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e10:	931b      	str	r3, [sp, #108]	; 0x6c
  402e12:	2a01      	cmp	r2, #1
  402e14:	4413      	add	r3, r2
  402e16:	930e      	str	r3, [sp, #56]	; 0x38
  402e18:	f340 8119 	ble.w	40304e <_svfprintf_r+0x13b6>
  402e1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e20:	4413      	add	r3, r2
  402e22:	930e      	str	r3, [sp, #56]	; 0x38
  402e24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e28:	9308      	str	r3, [sp, #32]
  402e2a:	2300      	movs	r3, #0
  402e2c:	9312      	str	r3, [sp, #72]	; 0x48
  402e2e:	e6cf      	b.n	402bd0 <_svfprintf_r+0xf38>
  402e30:	aa25      	add	r2, sp, #148	; 0x94
  402e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e36:	f002 f8d1 	bl	404fdc <__ssprint_r>
  402e3a:	2800      	cmp	r0, #0
  402e3c:	f47e affe 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402e40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e42:	46c8      	mov	r8, r9
  402e44:	e4d7      	b.n	4027f6 <_svfprintf_r+0xb5e>
  402e46:	4623      	mov	r3, r4
  402e48:	e6a2      	b.n	402b90 <_svfprintf_r+0xef8>
  402e4a:	aa25      	add	r2, sp, #148	; 0x94
  402e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e50:	f002 f8c4 	bl	404fdc <__ssprint_r>
  402e54:	2800      	cmp	r0, #0
  402e56:	f47e aff1 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402e5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402e5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e5e:	46c8      	mov	r8, r9
  402e60:	e5ae      	b.n	4029c0 <_svfprintf_r+0xd28>
  402e62:	aa25      	add	r2, sp, #148	; 0x94
  402e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e68:	f002 f8b8 	bl	404fdc <__ssprint_r>
  402e6c:	2800      	cmp	r0, #0
  402e6e:	f47e afe5 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402e72:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402e74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e78:	1a9a      	subs	r2, r3, r2
  402e7a:	46c8      	mov	r8, r9
  402e7c:	e5b8      	b.n	4029f0 <_svfprintf_r+0xd58>
  402e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e80:	9612      	str	r6, [sp, #72]	; 0x48
  402e82:	2b06      	cmp	r3, #6
  402e84:	bf28      	it	cs
  402e86:	2306      	movcs	r3, #6
  402e88:	960a      	str	r6, [sp, #40]	; 0x28
  402e8a:	4637      	mov	r7, r6
  402e8c:	9308      	str	r3, [sp, #32]
  402e8e:	950f      	str	r5, [sp, #60]	; 0x3c
  402e90:	f8cd b01c 	str.w	fp, [sp, #28]
  402e94:	930e      	str	r3, [sp, #56]	; 0x38
  402e96:	4e74      	ldr	r6, [pc, #464]	; (403068 <_svfprintf_r+0x13d0>)
  402e98:	f7ff b816 	b.w	401ec8 <_svfprintf_r+0x230>
  402e9c:	a823      	add	r0, sp, #140	; 0x8c
  402e9e:	a920      	add	r1, sp, #128	; 0x80
  402ea0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402ea2:	9004      	str	r0, [sp, #16]
  402ea4:	9103      	str	r1, [sp, #12]
  402ea6:	a81f      	add	r0, sp, #124	; 0x7c
  402ea8:	2103      	movs	r1, #3
  402eaa:	9002      	str	r0, [sp, #8]
  402eac:	9a08      	ldr	r2, [sp, #32]
  402eae:	9501      	str	r5, [sp, #4]
  402eb0:	463b      	mov	r3, r7
  402eb2:	9100      	str	r1, [sp, #0]
  402eb4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eb6:	f000 fa03 	bl	4032c0 <_dtoa_r>
  402eba:	4606      	mov	r6, r0
  402ebc:	1944      	adds	r4, r0, r5
  402ebe:	e72b      	b.n	402d18 <_svfprintf_r+0x1080>
  402ec0:	2306      	movs	r3, #6
  402ec2:	930a      	str	r3, [sp, #40]	; 0x28
  402ec4:	e61d      	b.n	402b02 <_svfprintf_r+0xe6a>
  402ec6:	272d      	movs	r7, #45	; 0x2d
  402ec8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ecc:	f7ff bacd 	b.w	40246a <_svfprintf_r+0x7d2>
  402ed0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ed2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ed4:	4413      	add	r3, r2
  402ed6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ed8:	930e      	str	r3, [sp, #56]	; 0x38
  402eda:	2a00      	cmp	r2, #0
  402edc:	f340 80b0 	ble.w	403040 <_svfprintf_r+0x13a8>
  402ee0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ee4:	9308      	str	r3, [sp, #32]
  402ee6:	2367      	movs	r3, #103	; 0x67
  402ee8:	9311      	str	r3, [sp, #68]	; 0x44
  402eea:	e671      	b.n	402bd0 <_svfprintf_r+0xf38>
  402eec:	2b00      	cmp	r3, #0
  402eee:	f340 80c3 	ble.w	403078 <_svfprintf_r+0x13e0>
  402ef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402ef4:	2a00      	cmp	r2, #0
  402ef6:	f040 8099 	bne.w	40302c <_svfprintf_r+0x1394>
  402efa:	f01b 0f01 	tst.w	fp, #1
  402efe:	f040 8095 	bne.w	40302c <_svfprintf_r+0x1394>
  402f02:	9308      	str	r3, [sp, #32]
  402f04:	930e      	str	r3, [sp, #56]	; 0x38
  402f06:	e663      	b.n	402bd0 <_svfprintf_r+0xf38>
  402f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f0a:	9308      	str	r3, [sp, #32]
  402f0c:	930e      	str	r3, [sp, #56]	; 0x38
  402f0e:	900a      	str	r0, [sp, #40]	; 0x28
  402f10:	950f      	str	r5, [sp, #60]	; 0x3c
  402f12:	f8cd b01c 	str.w	fp, [sp, #28]
  402f16:	9012      	str	r0, [sp, #72]	; 0x48
  402f18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402f1c:	f7fe bfd4 	b.w	401ec8 <_svfprintf_r+0x230>
  402f20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f22:	2b47      	cmp	r3, #71	; 0x47
  402f24:	f47f ae20 	bne.w	402b68 <_svfprintf_r+0xed0>
  402f28:	f01b 0f01 	tst.w	fp, #1
  402f2c:	f47f aeee 	bne.w	402d0c <_svfprintf_r+0x1074>
  402f30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f32:	1b9b      	subs	r3, r3, r6
  402f34:	9313      	str	r3, [sp, #76]	; 0x4c
  402f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f38:	2b47      	cmp	r3, #71	; 0x47
  402f3a:	f43f af18 	beq.w	402d6e <_svfprintf_r+0x10d6>
  402f3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f40:	9312      	str	r3, [sp, #72]	; 0x48
  402f42:	e721      	b.n	402d88 <_svfprintf_r+0x10f0>
  402f44:	424f      	negs	r7, r1
  402f46:	3110      	adds	r1, #16
  402f48:	4d48      	ldr	r5, [pc, #288]	; (40306c <_svfprintf_r+0x13d4>)
  402f4a:	da2f      	bge.n	402fac <_svfprintf_r+0x1314>
  402f4c:	2410      	movs	r4, #16
  402f4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402f52:	e004      	b.n	402f5e <_svfprintf_r+0x12c6>
  402f54:	f108 0808 	add.w	r8, r8, #8
  402f58:	3f10      	subs	r7, #16
  402f5a:	2f10      	cmp	r7, #16
  402f5c:	dd26      	ble.n	402fac <_svfprintf_r+0x1314>
  402f5e:	3301      	adds	r3, #1
  402f60:	3210      	adds	r2, #16
  402f62:	2b07      	cmp	r3, #7
  402f64:	9227      	str	r2, [sp, #156]	; 0x9c
  402f66:	9326      	str	r3, [sp, #152]	; 0x98
  402f68:	f8c8 5000 	str.w	r5, [r8]
  402f6c:	f8c8 4004 	str.w	r4, [r8, #4]
  402f70:	ddf0      	ble.n	402f54 <_svfprintf_r+0x12bc>
  402f72:	aa25      	add	r2, sp, #148	; 0x94
  402f74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f76:	4658      	mov	r0, fp
  402f78:	f002 f830 	bl	404fdc <__ssprint_r>
  402f7c:	2800      	cmp	r0, #0
  402f7e:	f47e af5d 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402f82:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f86:	46c8      	mov	r8, r9
  402f88:	e7e6      	b.n	402f58 <_svfprintf_r+0x12c0>
  402f8a:	aa25      	add	r2, sp, #148	; 0x94
  402f8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f90:	f002 f824 	bl	404fdc <__ssprint_r>
  402f94:	2800      	cmp	r0, #0
  402f96:	f47e af51 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402f9a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402f9c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fa0:	46c8      	mov	r8, r9
  402fa2:	e667      	b.n	402c74 <_svfprintf_r+0xfdc>
  402fa4:	2000      	movs	r0, #0
  402fa6:	900a      	str	r0, [sp, #40]	; 0x28
  402fa8:	f7fe bed0 	b.w	401d4c <_svfprintf_r+0xb4>
  402fac:	3301      	adds	r3, #1
  402fae:	443a      	add	r2, r7
  402fb0:	2b07      	cmp	r3, #7
  402fb2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402fb6:	9227      	str	r2, [sp, #156]	; 0x9c
  402fb8:	9326      	str	r3, [sp, #152]	; 0x98
  402fba:	f108 0808 	add.w	r8, r8, #8
  402fbe:	f77f ae5c 	ble.w	402c7a <_svfprintf_r+0xfe2>
  402fc2:	aa25      	add	r2, sp, #148	; 0x94
  402fc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fc8:	f002 f808 	bl	404fdc <__ssprint_r>
  402fcc:	2800      	cmp	r0, #0
  402fce:	f47e af35 	bne.w	401e3c <_svfprintf_r+0x1a4>
  402fd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402fd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fd6:	46c8      	mov	r8, r9
  402fd8:	e64f      	b.n	402c7a <_svfprintf_r+0xfe2>
  402fda:	3330      	adds	r3, #48	; 0x30
  402fdc:	2230      	movs	r2, #48	; 0x30
  402fde:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402fe2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402fe6:	ab22      	add	r3, sp, #136	; 0x88
  402fe8:	e70f      	b.n	402e0a <_svfprintf_r+0x1172>
  402fea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fec:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fee:	4413      	add	r3, r2
  402ff0:	930e      	str	r3, [sp, #56]	; 0x38
  402ff2:	e775      	b.n	402ee0 <_svfprintf_r+0x1248>
  402ff4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ff6:	e5cb      	b.n	402b90 <_svfprintf_r+0xef8>
  402ff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402ffa:	4e1d      	ldr	r6, [pc, #116]	; (403070 <_svfprintf_r+0x13d8>)
  402ffc:	2b00      	cmp	r3, #0
  402ffe:	bfb6      	itet	lt
  403000:	272d      	movlt	r7, #45	; 0x2d
  403002:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403006:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40300a:	4b1a      	ldr	r3, [pc, #104]	; (403074 <_svfprintf_r+0x13dc>)
  40300c:	f7ff ba2f 	b.w	40246e <_svfprintf_r+0x7d6>
  403010:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403012:	9808      	ldr	r0, [sp, #32]
  403014:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403016:	4639      	mov	r1, r7
  403018:	f003 f874 	bl	406104 <__aeabi_dcmpeq>
  40301c:	2800      	cmp	r0, #0
  40301e:	f47f ae7f 	bne.w	402d20 <_svfprintf_r+0x1088>
  403022:	f1c5 0501 	rsb	r5, r5, #1
  403026:	951f      	str	r5, [sp, #124]	; 0x7c
  403028:	442c      	add	r4, r5
  40302a:	e59e      	b.n	402b6a <_svfprintf_r+0xed2>
  40302c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40302e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403030:	4413      	add	r3, r2
  403032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403034:	441a      	add	r2, r3
  403036:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40303a:	920e      	str	r2, [sp, #56]	; 0x38
  40303c:	9308      	str	r3, [sp, #32]
  40303e:	e5c7      	b.n	402bd0 <_svfprintf_r+0xf38>
  403040:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403042:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403044:	f1c3 0301 	rsb	r3, r3, #1
  403048:	441a      	add	r2, r3
  40304a:	4613      	mov	r3, r2
  40304c:	e7d0      	b.n	402ff0 <_svfprintf_r+0x1358>
  40304e:	f01b 0301 	ands.w	r3, fp, #1
  403052:	9312      	str	r3, [sp, #72]	; 0x48
  403054:	f47f aee2 	bne.w	402e1c <_svfprintf_r+0x1184>
  403058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40305a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40305e:	9308      	str	r3, [sp, #32]
  403060:	e5b6      	b.n	402bd0 <_svfprintf_r+0xf38>
  403062:	bf00      	nop
  403064:	66666667 	.word	0x66666667
  403068:	00406f88 	.word	0x00406f88
  40306c:	00406fa4 	.word	0x00406fa4
  403070:	00406f5c 	.word	0x00406f5c
  403074:	00406f58 	.word	0x00406f58
  403078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40307a:	b913      	cbnz	r3, 403082 <_svfprintf_r+0x13ea>
  40307c:	f01b 0f01 	tst.w	fp, #1
  403080:	d002      	beq.n	403088 <_svfprintf_r+0x13f0>
  403082:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403084:	3301      	adds	r3, #1
  403086:	e7d4      	b.n	403032 <_svfprintf_r+0x139a>
  403088:	2301      	movs	r3, #1
  40308a:	e73a      	b.n	402f02 <_svfprintf_r+0x126a>
  40308c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40308e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403092:	6828      	ldr	r0, [r5, #0]
  403094:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403098:	900a      	str	r0, [sp, #40]	; 0x28
  40309a:	4628      	mov	r0, r5
  40309c:	3004      	adds	r0, #4
  40309e:	46a2      	mov	sl, r4
  4030a0:	900f      	str	r0, [sp, #60]	; 0x3c
  4030a2:	f7fe be51 	b.w	401d48 <_svfprintf_r+0xb0>
  4030a6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030aa:	f7ff b867 	b.w	40217c <_svfprintf_r+0x4e4>
  4030ae:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030b2:	f7ff ba15 	b.w	4024e0 <_svfprintf_r+0x848>
  4030b6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4030ba:	e6a6      	b.n	402e0a <_svfprintf_r+0x1172>
  4030bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030c0:	f7ff b8eb 	b.w	40229a <_svfprintf_r+0x602>
  4030c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4030c6:	230c      	movs	r3, #12
  4030c8:	6013      	str	r3, [r2, #0]
  4030ca:	f04f 33ff 	mov.w	r3, #4294967295
  4030ce:	9309      	str	r3, [sp, #36]	; 0x24
  4030d0:	f7fe bebd 	b.w	401e4e <_svfprintf_r+0x1b6>
  4030d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030d8:	f7ff b99a 	b.w	402410 <_svfprintf_r+0x778>
  4030dc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030e0:	f7ff b976 	b.w	4023d0 <_svfprintf_r+0x738>
  4030e4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030e8:	f7ff b959 	b.w	40239e <_svfprintf_r+0x706>
  4030ec:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4030f0:	f7ff b912 	b.w	402318 <_svfprintf_r+0x680>

004030f4 <__utoa>:
  4030f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030f6:	f8df e078 	ldr.w	lr, [pc, #120]	; 403170 <__utoa+0x7c>
  4030fa:	4616      	mov	r6, r2
  4030fc:	4604      	mov	r4, r0
  4030fe:	460f      	mov	r7, r1
  403100:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  403104:	b08b      	sub	sp, #44	; 0x2c
  403106:	466d      	mov	r5, sp
  403108:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40310a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  40310e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403110:	e89e 0003 	ldmia.w	lr, {r0, r1}
  403114:	1eb3      	subs	r3, r6, #2
  403116:	f845 0b04 	str.w	r0, [r5], #4
  40311a:	2b22      	cmp	r3, #34	; 0x22
  40311c:	7029      	strb	r1, [r5, #0]
  40311e:	d822      	bhi.n	403166 <__utoa+0x72>
  403120:	1e7d      	subs	r5, r7, #1
  403122:	4628      	mov	r0, r5
  403124:	2200      	movs	r2, #0
  403126:	e000      	b.n	40312a <__utoa+0x36>
  403128:	461a      	mov	r2, r3
  40312a:	fbb4 f1f6 	udiv	r1, r4, r6
  40312e:	ab0a      	add	r3, sp, #40	; 0x28
  403130:	fb06 4411 	mls	r4, r6, r1, r4
  403134:	4423      	add	r3, r4
  403136:	460c      	mov	r4, r1
  403138:	f813 3c28 	ldrb.w	r3, [r3, #-40]
  40313c:	f800 3f01 	strb.w	r3, [r0, #1]!
  403140:	1c53      	adds	r3, r2, #1
  403142:	2900      	cmp	r1, #0
  403144:	d1f0      	bne.n	403128 <__utoa+0x34>
  403146:	54f9      	strb	r1, [r7, r3]
  403148:	18bb      	adds	r3, r7, r2
  40314a:	b14a      	cbz	r2, 403160 <__utoa+0x6c>
  40314c:	7819      	ldrb	r1, [r3, #0]
  40314e:	7868      	ldrb	r0, [r5, #1]
  403150:	f805 1f01 	strb.w	r1, [r5, #1]!
  403154:	3401      	adds	r4, #1
  403156:	1b11      	subs	r1, r2, r4
  403158:	428c      	cmp	r4, r1
  40315a:	f803 0901 	strb.w	r0, [r3], #-1
  40315e:	dbf5      	blt.n	40314c <__utoa+0x58>
  403160:	4638      	mov	r0, r7
  403162:	b00b      	add	sp, #44	; 0x2c
  403164:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403166:	2000      	movs	r0, #0
  403168:	7038      	strb	r0, [r7, #0]
  40316a:	b00b      	add	sp, #44	; 0x2c
  40316c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40316e:	bf00      	nop
  403170:	00406fb4 	.word	0x00406fb4

00403174 <register_fini>:
  403174:	4b02      	ldr	r3, [pc, #8]	; (403180 <register_fini+0xc>)
  403176:	b113      	cbz	r3, 40317e <register_fini+0xa>
  403178:	4802      	ldr	r0, [pc, #8]	; (403184 <register_fini+0x10>)
  40317a:	f000 b805 	b.w	403188 <atexit>
  40317e:	4770      	bx	lr
  403180:	00000000 	.word	0x00000000
  403184:	00404115 	.word	0x00404115

00403188 <atexit>:
  403188:	2300      	movs	r3, #0
  40318a:	4601      	mov	r1, r0
  40318c:	461a      	mov	r2, r3
  40318e:	4618      	mov	r0, r3
  403190:	f001 bfa2 	b.w	4050d8 <__register_exitproc>

00403194 <quorem>:
  403194:	6902      	ldr	r2, [r0, #16]
  403196:	690b      	ldr	r3, [r1, #16]
  403198:	4293      	cmp	r3, r2
  40319a:	f300 808d 	bgt.w	4032b8 <quorem+0x124>
  40319e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031a2:	f103 38ff 	add.w	r8, r3, #4294967295
  4031a6:	f101 0714 	add.w	r7, r1, #20
  4031aa:	f100 0b14 	add.w	fp, r0, #20
  4031ae:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4031b2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4031b6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4031ba:	b083      	sub	sp, #12
  4031bc:	3201      	adds	r2, #1
  4031be:	fbb3 f9f2 	udiv	r9, r3, r2
  4031c2:	eb0b 0304 	add.w	r3, fp, r4
  4031c6:	9400      	str	r4, [sp, #0]
  4031c8:	eb07 0a04 	add.w	sl, r7, r4
  4031cc:	9301      	str	r3, [sp, #4]
  4031ce:	f1b9 0f00 	cmp.w	r9, #0
  4031d2:	d039      	beq.n	403248 <quorem+0xb4>
  4031d4:	2500      	movs	r5, #0
  4031d6:	462e      	mov	r6, r5
  4031d8:	46bc      	mov	ip, r7
  4031da:	46de      	mov	lr, fp
  4031dc:	f85c 4b04 	ldr.w	r4, [ip], #4
  4031e0:	f8de 3000 	ldr.w	r3, [lr]
  4031e4:	b2a2      	uxth	r2, r4
  4031e6:	fb09 5502 	mla	r5, r9, r2, r5
  4031ea:	0c22      	lsrs	r2, r4, #16
  4031ec:	0c2c      	lsrs	r4, r5, #16
  4031ee:	fb09 4202 	mla	r2, r9, r2, r4
  4031f2:	b2ad      	uxth	r5, r5
  4031f4:	1b75      	subs	r5, r6, r5
  4031f6:	b296      	uxth	r6, r2
  4031f8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4031fc:	fa15 f383 	uxtah	r3, r5, r3
  403200:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403204:	b29b      	uxth	r3, r3
  403206:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40320a:	45e2      	cmp	sl, ip
  40320c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403210:	f84e 3b04 	str.w	r3, [lr], #4
  403214:	ea4f 4626 	mov.w	r6, r6, asr #16
  403218:	d2e0      	bcs.n	4031dc <quorem+0x48>
  40321a:	9b00      	ldr	r3, [sp, #0]
  40321c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403220:	b993      	cbnz	r3, 403248 <quorem+0xb4>
  403222:	9c01      	ldr	r4, [sp, #4]
  403224:	1f23      	subs	r3, r4, #4
  403226:	459b      	cmp	fp, r3
  403228:	d20c      	bcs.n	403244 <quorem+0xb0>
  40322a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40322e:	b94b      	cbnz	r3, 403244 <quorem+0xb0>
  403230:	f1a4 0308 	sub.w	r3, r4, #8
  403234:	e002      	b.n	40323c <quorem+0xa8>
  403236:	681a      	ldr	r2, [r3, #0]
  403238:	3b04      	subs	r3, #4
  40323a:	b91a      	cbnz	r2, 403244 <quorem+0xb0>
  40323c:	459b      	cmp	fp, r3
  40323e:	f108 38ff 	add.w	r8, r8, #4294967295
  403242:	d3f8      	bcc.n	403236 <quorem+0xa2>
  403244:	f8c0 8010 	str.w	r8, [r0, #16]
  403248:	4604      	mov	r4, r0
  40324a:	f001 fd35 	bl	404cb8 <__mcmp>
  40324e:	2800      	cmp	r0, #0
  403250:	db2e      	blt.n	4032b0 <quorem+0x11c>
  403252:	f109 0901 	add.w	r9, r9, #1
  403256:	465d      	mov	r5, fp
  403258:	2300      	movs	r3, #0
  40325a:	f857 1b04 	ldr.w	r1, [r7], #4
  40325e:	6828      	ldr	r0, [r5, #0]
  403260:	b28a      	uxth	r2, r1
  403262:	1a9a      	subs	r2, r3, r2
  403264:	0c0b      	lsrs	r3, r1, #16
  403266:	fa12 f280 	uxtah	r2, r2, r0
  40326a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40326e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403272:	b292      	uxth	r2, r2
  403274:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403278:	45ba      	cmp	sl, r7
  40327a:	f845 2b04 	str.w	r2, [r5], #4
  40327e:	ea4f 4323 	mov.w	r3, r3, asr #16
  403282:	d2ea      	bcs.n	40325a <quorem+0xc6>
  403284:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403288:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40328c:	b982      	cbnz	r2, 4032b0 <quorem+0x11c>
  40328e:	1f1a      	subs	r2, r3, #4
  403290:	4593      	cmp	fp, r2
  403292:	d20b      	bcs.n	4032ac <quorem+0x118>
  403294:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403298:	b942      	cbnz	r2, 4032ac <quorem+0x118>
  40329a:	3b08      	subs	r3, #8
  40329c:	e002      	b.n	4032a4 <quorem+0x110>
  40329e:	681a      	ldr	r2, [r3, #0]
  4032a0:	3b04      	subs	r3, #4
  4032a2:	b91a      	cbnz	r2, 4032ac <quorem+0x118>
  4032a4:	459b      	cmp	fp, r3
  4032a6:	f108 38ff 	add.w	r8, r8, #4294967295
  4032aa:	d3f8      	bcc.n	40329e <quorem+0x10a>
  4032ac:	f8c4 8010 	str.w	r8, [r4, #16]
  4032b0:	4648      	mov	r0, r9
  4032b2:	b003      	add	sp, #12
  4032b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032b8:	2000      	movs	r0, #0
  4032ba:	4770      	bx	lr
  4032bc:	0000      	movs	r0, r0
	...

004032c0 <_dtoa_r>:
  4032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4032c6:	b09b      	sub	sp, #108	; 0x6c
  4032c8:	4604      	mov	r4, r0
  4032ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4032cc:	4692      	mov	sl, r2
  4032ce:	469b      	mov	fp, r3
  4032d0:	b141      	cbz	r1, 4032e4 <_dtoa_r+0x24>
  4032d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4032d4:	604a      	str	r2, [r1, #4]
  4032d6:	2301      	movs	r3, #1
  4032d8:	4093      	lsls	r3, r2
  4032da:	608b      	str	r3, [r1, #8]
  4032dc:	f001 fb14 	bl	404908 <_Bfree>
  4032e0:	2300      	movs	r3, #0
  4032e2:	6423      	str	r3, [r4, #64]	; 0x40
  4032e4:	f1bb 0f00 	cmp.w	fp, #0
  4032e8:	465d      	mov	r5, fp
  4032ea:	db35      	blt.n	403358 <_dtoa_r+0x98>
  4032ec:	2300      	movs	r3, #0
  4032ee:	6033      	str	r3, [r6, #0]
  4032f0:	4b9d      	ldr	r3, [pc, #628]	; (403568 <_dtoa_r+0x2a8>)
  4032f2:	43ab      	bics	r3, r5
  4032f4:	d015      	beq.n	403322 <_dtoa_r+0x62>
  4032f6:	4650      	mov	r0, sl
  4032f8:	4659      	mov	r1, fp
  4032fa:	2200      	movs	r2, #0
  4032fc:	2300      	movs	r3, #0
  4032fe:	f002 ff01 	bl	406104 <__aeabi_dcmpeq>
  403302:	4680      	mov	r8, r0
  403304:	2800      	cmp	r0, #0
  403306:	d02d      	beq.n	403364 <_dtoa_r+0xa4>
  403308:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40330a:	2301      	movs	r3, #1
  40330c:	6013      	str	r3, [r2, #0]
  40330e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403310:	2b00      	cmp	r3, #0
  403312:	f000 80bd 	beq.w	403490 <_dtoa_r+0x1d0>
  403316:	4895      	ldr	r0, [pc, #596]	; (40356c <_dtoa_r+0x2ac>)
  403318:	6018      	str	r0, [r3, #0]
  40331a:	3801      	subs	r0, #1
  40331c:	b01b      	add	sp, #108	; 0x6c
  40331e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403322:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403324:	f242 730f 	movw	r3, #9999	; 0x270f
  403328:	6013      	str	r3, [r2, #0]
  40332a:	f1ba 0f00 	cmp.w	sl, #0
  40332e:	d10d      	bne.n	40334c <_dtoa_r+0x8c>
  403330:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403334:	b955      	cbnz	r5, 40334c <_dtoa_r+0x8c>
  403336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403338:	488d      	ldr	r0, [pc, #564]	; (403570 <_dtoa_r+0x2b0>)
  40333a:	2b00      	cmp	r3, #0
  40333c:	d0ee      	beq.n	40331c <_dtoa_r+0x5c>
  40333e:	f100 0308 	add.w	r3, r0, #8
  403342:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403344:	6013      	str	r3, [r2, #0]
  403346:	b01b      	add	sp, #108	; 0x6c
  403348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40334c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40334e:	4889      	ldr	r0, [pc, #548]	; (403574 <_dtoa_r+0x2b4>)
  403350:	2b00      	cmp	r3, #0
  403352:	d0e3      	beq.n	40331c <_dtoa_r+0x5c>
  403354:	1cc3      	adds	r3, r0, #3
  403356:	e7f4      	b.n	403342 <_dtoa_r+0x82>
  403358:	2301      	movs	r3, #1
  40335a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40335e:	6033      	str	r3, [r6, #0]
  403360:	46ab      	mov	fp, r5
  403362:	e7c5      	b.n	4032f0 <_dtoa_r+0x30>
  403364:	aa18      	add	r2, sp, #96	; 0x60
  403366:	ab19      	add	r3, sp, #100	; 0x64
  403368:	9201      	str	r2, [sp, #4]
  40336a:	9300      	str	r3, [sp, #0]
  40336c:	4652      	mov	r2, sl
  40336e:	465b      	mov	r3, fp
  403370:	4620      	mov	r0, r4
  403372:	f001 fd41 	bl	404df8 <__d2b>
  403376:	0d2b      	lsrs	r3, r5, #20
  403378:	4681      	mov	r9, r0
  40337a:	d071      	beq.n	403460 <_dtoa_r+0x1a0>
  40337c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403380:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403384:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403386:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40338a:	4650      	mov	r0, sl
  40338c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403390:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403394:	2200      	movs	r2, #0
  403396:	4b78      	ldr	r3, [pc, #480]	; (403578 <_dtoa_r+0x2b8>)
  403398:	f002 fa98 	bl	4058cc <__aeabi_dsub>
  40339c:	a36c      	add	r3, pc, #432	; (adr r3, 403550 <_dtoa_r+0x290>)
  40339e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033a2:	f002 fc47 	bl	405c34 <__aeabi_dmul>
  4033a6:	a36c      	add	r3, pc, #432	; (adr r3, 403558 <_dtoa_r+0x298>)
  4033a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033ac:	f002 fa90 	bl	4058d0 <__adddf3>
  4033b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4033b4:	4630      	mov	r0, r6
  4033b6:	f002 fbd7 	bl	405b68 <__aeabi_i2d>
  4033ba:	a369      	add	r3, pc, #420	; (adr r3, 403560 <_dtoa_r+0x2a0>)
  4033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033c0:	f002 fc38 	bl	405c34 <__aeabi_dmul>
  4033c4:	4602      	mov	r2, r0
  4033c6:	460b      	mov	r3, r1
  4033c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4033cc:	f002 fa80 	bl	4058d0 <__adddf3>
  4033d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4033d4:	f002 fede 	bl	406194 <__aeabi_d2iz>
  4033d8:	2200      	movs	r2, #0
  4033da:	9002      	str	r0, [sp, #8]
  4033dc:	2300      	movs	r3, #0
  4033de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4033e2:	f002 fe99 	bl	406118 <__aeabi_dcmplt>
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f040 8173 	bne.w	4036d2 <_dtoa_r+0x412>
  4033ec:	9d02      	ldr	r5, [sp, #8]
  4033ee:	2d16      	cmp	r5, #22
  4033f0:	f200 815d 	bhi.w	4036ae <_dtoa_r+0x3ee>
  4033f4:	4b61      	ldr	r3, [pc, #388]	; (40357c <_dtoa_r+0x2bc>)
  4033f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4033fa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4033fe:	4652      	mov	r2, sl
  403400:	465b      	mov	r3, fp
  403402:	f002 fea7 	bl	406154 <__aeabi_dcmpgt>
  403406:	2800      	cmp	r0, #0
  403408:	f000 81c5 	beq.w	403796 <_dtoa_r+0x4d6>
  40340c:	1e6b      	subs	r3, r5, #1
  40340e:	9302      	str	r3, [sp, #8]
  403410:	2300      	movs	r3, #0
  403412:	930e      	str	r3, [sp, #56]	; 0x38
  403414:	1bbf      	subs	r7, r7, r6
  403416:	1e7b      	subs	r3, r7, #1
  403418:	9306      	str	r3, [sp, #24]
  40341a:	f100 8154 	bmi.w	4036c6 <_dtoa_r+0x406>
  40341e:	2300      	movs	r3, #0
  403420:	9308      	str	r3, [sp, #32]
  403422:	9b02      	ldr	r3, [sp, #8]
  403424:	2b00      	cmp	r3, #0
  403426:	f2c0 8145 	blt.w	4036b4 <_dtoa_r+0x3f4>
  40342a:	9a06      	ldr	r2, [sp, #24]
  40342c:	930d      	str	r3, [sp, #52]	; 0x34
  40342e:	4611      	mov	r1, r2
  403430:	4419      	add	r1, r3
  403432:	2300      	movs	r3, #0
  403434:	9106      	str	r1, [sp, #24]
  403436:	930c      	str	r3, [sp, #48]	; 0x30
  403438:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40343a:	2b09      	cmp	r3, #9
  40343c:	d82a      	bhi.n	403494 <_dtoa_r+0x1d4>
  40343e:	2b05      	cmp	r3, #5
  403440:	f340 865b 	ble.w	4040fa <_dtoa_r+0xe3a>
  403444:	3b04      	subs	r3, #4
  403446:	9324      	str	r3, [sp, #144]	; 0x90
  403448:	2500      	movs	r5, #0
  40344a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40344c:	3b02      	subs	r3, #2
  40344e:	2b03      	cmp	r3, #3
  403450:	f200 8642 	bhi.w	4040d8 <_dtoa_r+0xe18>
  403454:	e8df f013 	tbh	[pc, r3, lsl #1]
  403458:	02c903d4 	.word	0x02c903d4
  40345c:	046103df 	.word	0x046103df
  403460:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403462:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403464:	443e      	add	r6, r7
  403466:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40346a:	2b20      	cmp	r3, #32
  40346c:	f340 818e 	ble.w	40378c <_dtoa_r+0x4cc>
  403470:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403474:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403478:	409d      	lsls	r5, r3
  40347a:	fa2a f000 	lsr.w	r0, sl, r0
  40347e:	4328      	orrs	r0, r5
  403480:	f002 fb62 	bl	405b48 <__aeabi_ui2d>
  403484:	2301      	movs	r3, #1
  403486:	3e01      	subs	r6, #1
  403488:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40348c:	9314      	str	r3, [sp, #80]	; 0x50
  40348e:	e781      	b.n	403394 <_dtoa_r+0xd4>
  403490:	483b      	ldr	r0, [pc, #236]	; (403580 <_dtoa_r+0x2c0>)
  403492:	e743      	b.n	40331c <_dtoa_r+0x5c>
  403494:	2100      	movs	r1, #0
  403496:	6461      	str	r1, [r4, #68]	; 0x44
  403498:	4620      	mov	r0, r4
  40349a:	9125      	str	r1, [sp, #148]	; 0x94
  40349c:	f001 fa0e 	bl	4048bc <_Balloc>
  4034a0:	f04f 33ff 	mov.w	r3, #4294967295
  4034a4:	930a      	str	r3, [sp, #40]	; 0x28
  4034a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4034a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4034aa:	2301      	movs	r3, #1
  4034ac:	9004      	str	r0, [sp, #16]
  4034ae:	6420      	str	r0, [r4, #64]	; 0x40
  4034b0:	9224      	str	r2, [sp, #144]	; 0x90
  4034b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4034b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4034b6:	2b00      	cmp	r3, #0
  4034b8:	f2c0 80d9 	blt.w	40366e <_dtoa_r+0x3ae>
  4034bc:	9a02      	ldr	r2, [sp, #8]
  4034be:	2a0e      	cmp	r2, #14
  4034c0:	f300 80d5 	bgt.w	40366e <_dtoa_r+0x3ae>
  4034c4:	4b2d      	ldr	r3, [pc, #180]	; (40357c <_dtoa_r+0x2bc>)
  4034c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4034ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4034d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4034d4:	2b00      	cmp	r3, #0
  4034d6:	f2c0 83ba 	blt.w	403c4e <_dtoa_r+0x98e>
  4034da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4034de:	4650      	mov	r0, sl
  4034e0:	462a      	mov	r2, r5
  4034e2:	4633      	mov	r3, r6
  4034e4:	4659      	mov	r1, fp
  4034e6:	f002 fccf 	bl	405e88 <__aeabi_ddiv>
  4034ea:	f002 fe53 	bl	406194 <__aeabi_d2iz>
  4034ee:	4680      	mov	r8, r0
  4034f0:	f002 fb3a 	bl	405b68 <__aeabi_i2d>
  4034f4:	462a      	mov	r2, r5
  4034f6:	4633      	mov	r3, r6
  4034f8:	f002 fb9c 	bl	405c34 <__aeabi_dmul>
  4034fc:	460b      	mov	r3, r1
  4034fe:	4602      	mov	r2, r0
  403500:	4659      	mov	r1, fp
  403502:	4650      	mov	r0, sl
  403504:	f002 f9e2 	bl	4058cc <__aeabi_dsub>
  403508:	9d04      	ldr	r5, [sp, #16]
  40350a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40350e:	702b      	strb	r3, [r5, #0]
  403510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403512:	2b01      	cmp	r3, #1
  403514:	4606      	mov	r6, r0
  403516:	460f      	mov	r7, r1
  403518:	f105 0501 	add.w	r5, r5, #1
  40351c:	d068      	beq.n	4035f0 <_dtoa_r+0x330>
  40351e:	2200      	movs	r2, #0
  403520:	4b18      	ldr	r3, [pc, #96]	; (403584 <_dtoa_r+0x2c4>)
  403522:	f002 fb87 	bl	405c34 <__aeabi_dmul>
  403526:	2200      	movs	r2, #0
  403528:	2300      	movs	r3, #0
  40352a:	4606      	mov	r6, r0
  40352c:	460f      	mov	r7, r1
  40352e:	f002 fde9 	bl	406104 <__aeabi_dcmpeq>
  403532:	2800      	cmp	r0, #0
  403534:	f040 8088 	bne.w	403648 <_dtoa_r+0x388>
  403538:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40353c:	f04f 0a00 	mov.w	sl, #0
  403540:	f8df b040 	ldr.w	fp, [pc, #64]	; 403584 <_dtoa_r+0x2c4>
  403544:	940c      	str	r4, [sp, #48]	; 0x30
  403546:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40354a:	e028      	b.n	40359e <_dtoa_r+0x2de>
  40354c:	f3af 8000 	nop.w
  403550:	636f4361 	.word	0x636f4361
  403554:	3fd287a7 	.word	0x3fd287a7
  403558:	8b60c8b3 	.word	0x8b60c8b3
  40355c:	3fc68a28 	.word	0x3fc68a28
  403560:	509f79fb 	.word	0x509f79fb
  403564:	3fd34413 	.word	0x3fd34413
  403568:	7ff00000 	.word	0x7ff00000
  40356c:	00406f91 	.word	0x00406f91
  403570:	00406fdc 	.word	0x00406fdc
  403574:	00406fe8 	.word	0x00406fe8
  403578:	3ff80000 	.word	0x3ff80000
  40357c:	00407018 	.word	0x00407018
  403580:	00406f90 	.word	0x00406f90
  403584:	40240000 	.word	0x40240000
  403588:	f002 fb54 	bl	405c34 <__aeabi_dmul>
  40358c:	2200      	movs	r2, #0
  40358e:	2300      	movs	r3, #0
  403590:	4606      	mov	r6, r0
  403592:	460f      	mov	r7, r1
  403594:	f002 fdb6 	bl	406104 <__aeabi_dcmpeq>
  403598:	2800      	cmp	r0, #0
  40359a:	f040 83c1 	bne.w	403d20 <_dtoa_r+0xa60>
  40359e:	4642      	mov	r2, r8
  4035a0:	464b      	mov	r3, r9
  4035a2:	4630      	mov	r0, r6
  4035a4:	4639      	mov	r1, r7
  4035a6:	f002 fc6f 	bl	405e88 <__aeabi_ddiv>
  4035aa:	f002 fdf3 	bl	406194 <__aeabi_d2iz>
  4035ae:	4604      	mov	r4, r0
  4035b0:	f002 fada 	bl	405b68 <__aeabi_i2d>
  4035b4:	4642      	mov	r2, r8
  4035b6:	464b      	mov	r3, r9
  4035b8:	f002 fb3c 	bl	405c34 <__aeabi_dmul>
  4035bc:	4602      	mov	r2, r0
  4035be:	460b      	mov	r3, r1
  4035c0:	4630      	mov	r0, r6
  4035c2:	4639      	mov	r1, r7
  4035c4:	f002 f982 	bl	4058cc <__aeabi_dsub>
  4035c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4035cc:	9e04      	ldr	r6, [sp, #16]
  4035ce:	f805 eb01 	strb.w	lr, [r5], #1
  4035d2:	eba5 0e06 	sub.w	lr, r5, r6
  4035d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4035d8:	45b6      	cmp	lr, r6
  4035da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4035de:	4652      	mov	r2, sl
  4035e0:	465b      	mov	r3, fp
  4035e2:	d1d1      	bne.n	403588 <_dtoa_r+0x2c8>
  4035e4:	46a0      	mov	r8, r4
  4035e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4035ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4035ec:	4606      	mov	r6, r0
  4035ee:	460f      	mov	r7, r1
  4035f0:	4632      	mov	r2, r6
  4035f2:	463b      	mov	r3, r7
  4035f4:	4630      	mov	r0, r6
  4035f6:	4639      	mov	r1, r7
  4035f8:	f002 f96a 	bl	4058d0 <__adddf3>
  4035fc:	4606      	mov	r6, r0
  4035fe:	460f      	mov	r7, r1
  403600:	4602      	mov	r2, r0
  403602:	460b      	mov	r3, r1
  403604:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403608:	f002 fd86 	bl	406118 <__aeabi_dcmplt>
  40360c:	b948      	cbnz	r0, 403622 <_dtoa_r+0x362>
  40360e:	4632      	mov	r2, r6
  403610:	463b      	mov	r3, r7
  403612:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403616:	f002 fd75 	bl	406104 <__aeabi_dcmpeq>
  40361a:	b1a8      	cbz	r0, 403648 <_dtoa_r+0x388>
  40361c:	f018 0f01 	tst.w	r8, #1
  403620:	d012      	beq.n	403648 <_dtoa_r+0x388>
  403622:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403626:	9a04      	ldr	r2, [sp, #16]
  403628:	1e6b      	subs	r3, r5, #1
  40362a:	e004      	b.n	403636 <_dtoa_r+0x376>
  40362c:	429a      	cmp	r2, r3
  40362e:	f000 8401 	beq.w	403e34 <_dtoa_r+0xb74>
  403632:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403636:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40363a:	f103 0501 	add.w	r5, r3, #1
  40363e:	d0f5      	beq.n	40362c <_dtoa_r+0x36c>
  403640:	f108 0801 	add.w	r8, r8, #1
  403644:	f883 8000 	strb.w	r8, [r3]
  403648:	4649      	mov	r1, r9
  40364a:	4620      	mov	r0, r4
  40364c:	f001 f95c 	bl	404908 <_Bfree>
  403650:	2200      	movs	r2, #0
  403652:	9b02      	ldr	r3, [sp, #8]
  403654:	702a      	strb	r2, [r5, #0]
  403656:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403658:	3301      	adds	r3, #1
  40365a:	6013      	str	r3, [r2, #0]
  40365c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40365e:	2b00      	cmp	r3, #0
  403660:	f000 839e 	beq.w	403da0 <_dtoa_r+0xae0>
  403664:	9804      	ldr	r0, [sp, #16]
  403666:	601d      	str	r5, [r3, #0]
  403668:	b01b      	add	sp, #108	; 0x6c
  40366a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40366e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403670:	2a00      	cmp	r2, #0
  403672:	d03e      	beq.n	4036f2 <_dtoa_r+0x432>
  403674:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403676:	2a01      	cmp	r2, #1
  403678:	f340 8311 	ble.w	403c9e <_dtoa_r+0x9de>
  40367c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40367e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403680:	1e5f      	subs	r7, r3, #1
  403682:	42ba      	cmp	r2, r7
  403684:	f2c0 838f 	blt.w	403da6 <_dtoa_r+0xae6>
  403688:	1bd7      	subs	r7, r2, r7
  40368a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40368c:	2b00      	cmp	r3, #0
  40368e:	f2c0 848b 	blt.w	403fa8 <_dtoa_r+0xce8>
  403692:	9d08      	ldr	r5, [sp, #32]
  403694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403696:	9a08      	ldr	r2, [sp, #32]
  403698:	441a      	add	r2, r3
  40369a:	9208      	str	r2, [sp, #32]
  40369c:	9a06      	ldr	r2, [sp, #24]
  40369e:	2101      	movs	r1, #1
  4036a0:	441a      	add	r2, r3
  4036a2:	4620      	mov	r0, r4
  4036a4:	9206      	str	r2, [sp, #24]
  4036a6:	f001 f9c9 	bl	404a3c <__i2b>
  4036aa:	4606      	mov	r6, r0
  4036ac:	e024      	b.n	4036f8 <_dtoa_r+0x438>
  4036ae:	2301      	movs	r3, #1
  4036b0:	930e      	str	r3, [sp, #56]	; 0x38
  4036b2:	e6af      	b.n	403414 <_dtoa_r+0x154>
  4036b4:	9a08      	ldr	r2, [sp, #32]
  4036b6:	9b02      	ldr	r3, [sp, #8]
  4036b8:	1ad2      	subs	r2, r2, r3
  4036ba:	425b      	negs	r3, r3
  4036bc:	930c      	str	r3, [sp, #48]	; 0x30
  4036be:	2300      	movs	r3, #0
  4036c0:	9208      	str	r2, [sp, #32]
  4036c2:	930d      	str	r3, [sp, #52]	; 0x34
  4036c4:	e6b8      	b.n	403438 <_dtoa_r+0x178>
  4036c6:	f1c7 0301 	rsb	r3, r7, #1
  4036ca:	9308      	str	r3, [sp, #32]
  4036cc:	2300      	movs	r3, #0
  4036ce:	9306      	str	r3, [sp, #24]
  4036d0:	e6a7      	b.n	403422 <_dtoa_r+0x162>
  4036d2:	9d02      	ldr	r5, [sp, #8]
  4036d4:	4628      	mov	r0, r5
  4036d6:	f002 fa47 	bl	405b68 <__aeabi_i2d>
  4036da:	4602      	mov	r2, r0
  4036dc:	460b      	mov	r3, r1
  4036de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4036e2:	f002 fd0f 	bl	406104 <__aeabi_dcmpeq>
  4036e6:	2800      	cmp	r0, #0
  4036e8:	f47f ae80 	bne.w	4033ec <_dtoa_r+0x12c>
  4036ec:	1e6b      	subs	r3, r5, #1
  4036ee:	9302      	str	r3, [sp, #8]
  4036f0:	e67c      	b.n	4033ec <_dtoa_r+0x12c>
  4036f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4036f4:	9d08      	ldr	r5, [sp, #32]
  4036f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4036f8:	2d00      	cmp	r5, #0
  4036fa:	dd0c      	ble.n	403716 <_dtoa_r+0x456>
  4036fc:	9906      	ldr	r1, [sp, #24]
  4036fe:	2900      	cmp	r1, #0
  403700:	460b      	mov	r3, r1
  403702:	dd08      	ble.n	403716 <_dtoa_r+0x456>
  403704:	42a9      	cmp	r1, r5
  403706:	9a08      	ldr	r2, [sp, #32]
  403708:	bfa8      	it	ge
  40370a:	462b      	movge	r3, r5
  40370c:	1ad2      	subs	r2, r2, r3
  40370e:	1aed      	subs	r5, r5, r3
  403710:	1acb      	subs	r3, r1, r3
  403712:	9208      	str	r2, [sp, #32]
  403714:	9306      	str	r3, [sp, #24]
  403716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403718:	b1d3      	cbz	r3, 403750 <_dtoa_r+0x490>
  40371a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40371c:	2b00      	cmp	r3, #0
  40371e:	f000 82b7 	beq.w	403c90 <_dtoa_r+0x9d0>
  403722:	2f00      	cmp	r7, #0
  403724:	dd10      	ble.n	403748 <_dtoa_r+0x488>
  403726:	4631      	mov	r1, r6
  403728:	463a      	mov	r2, r7
  40372a:	4620      	mov	r0, r4
  40372c:	f001 fa22 	bl	404b74 <__pow5mult>
  403730:	464a      	mov	r2, r9
  403732:	4601      	mov	r1, r0
  403734:	4606      	mov	r6, r0
  403736:	4620      	mov	r0, r4
  403738:	f001 f98a 	bl	404a50 <__multiply>
  40373c:	4649      	mov	r1, r9
  40373e:	4680      	mov	r8, r0
  403740:	4620      	mov	r0, r4
  403742:	f001 f8e1 	bl	404908 <_Bfree>
  403746:	46c1      	mov	r9, r8
  403748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40374a:	1bda      	subs	r2, r3, r7
  40374c:	f040 82a1 	bne.w	403c92 <_dtoa_r+0x9d2>
  403750:	2101      	movs	r1, #1
  403752:	4620      	mov	r0, r4
  403754:	f001 f972 	bl	404a3c <__i2b>
  403758:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40375a:	2b00      	cmp	r3, #0
  40375c:	4680      	mov	r8, r0
  40375e:	dd1c      	ble.n	40379a <_dtoa_r+0x4da>
  403760:	4601      	mov	r1, r0
  403762:	461a      	mov	r2, r3
  403764:	4620      	mov	r0, r4
  403766:	f001 fa05 	bl	404b74 <__pow5mult>
  40376a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40376c:	2b01      	cmp	r3, #1
  40376e:	4680      	mov	r8, r0
  403770:	f340 8254 	ble.w	403c1c <_dtoa_r+0x95c>
  403774:	2300      	movs	r3, #0
  403776:	930c      	str	r3, [sp, #48]	; 0x30
  403778:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40377c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403780:	6918      	ldr	r0, [r3, #16]
  403782:	f001 f90b 	bl	40499c <__hi0bits>
  403786:	f1c0 0020 	rsb	r0, r0, #32
  40378a:	e010      	b.n	4037ae <_dtoa_r+0x4ee>
  40378c:	f1c3 0520 	rsb	r5, r3, #32
  403790:	fa0a f005 	lsl.w	r0, sl, r5
  403794:	e674      	b.n	403480 <_dtoa_r+0x1c0>
  403796:	900e      	str	r0, [sp, #56]	; 0x38
  403798:	e63c      	b.n	403414 <_dtoa_r+0x154>
  40379a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40379c:	2b01      	cmp	r3, #1
  40379e:	f340 8287 	ble.w	403cb0 <_dtoa_r+0x9f0>
  4037a2:	2300      	movs	r3, #0
  4037a4:	930c      	str	r3, [sp, #48]	; 0x30
  4037a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037a8:	2001      	movs	r0, #1
  4037aa:	2b00      	cmp	r3, #0
  4037ac:	d1e4      	bne.n	403778 <_dtoa_r+0x4b8>
  4037ae:	9a06      	ldr	r2, [sp, #24]
  4037b0:	4410      	add	r0, r2
  4037b2:	f010 001f 	ands.w	r0, r0, #31
  4037b6:	f000 80a1 	beq.w	4038fc <_dtoa_r+0x63c>
  4037ba:	f1c0 0320 	rsb	r3, r0, #32
  4037be:	2b04      	cmp	r3, #4
  4037c0:	f340 849e 	ble.w	404100 <_dtoa_r+0xe40>
  4037c4:	9b08      	ldr	r3, [sp, #32]
  4037c6:	f1c0 001c 	rsb	r0, r0, #28
  4037ca:	4403      	add	r3, r0
  4037cc:	9308      	str	r3, [sp, #32]
  4037ce:	4613      	mov	r3, r2
  4037d0:	4403      	add	r3, r0
  4037d2:	4405      	add	r5, r0
  4037d4:	9306      	str	r3, [sp, #24]
  4037d6:	9b08      	ldr	r3, [sp, #32]
  4037d8:	2b00      	cmp	r3, #0
  4037da:	dd05      	ble.n	4037e8 <_dtoa_r+0x528>
  4037dc:	4649      	mov	r1, r9
  4037de:	461a      	mov	r2, r3
  4037e0:	4620      	mov	r0, r4
  4037e2:	f001 fa17 	bl	404c14 <__lshift>
  4037e6:	4681      	mov	r9, r0
  4037e8:	9b06      	ldr	r3, [sp, #24]
  4037ea:	2b00      	cmp	r3, #0
  4037ec:	dd05      	ble.n	4037fa <_dtoa_r+0x53a>
  4037ee:	4641      	mov	r1, r8
  4037f0:	461a      	mov	r2, r3
  4037f2:	4620      	mov	r0, r4
  4037f4:	f001 fa0e 	bl	404c14 <__lshift>
  4037f8:	4680      	mov	r8, r0
  4037fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037fc:	2b00      	cmp	r3, #0
  4037fe:	f040 8086 	bne.w	40390e <_dtoa_r+0x64e>
  403802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403804:	2b00      	cmp	r3, #0
  403806:	f340 8266 	ble.w	403cd6 <_dtoa_r+0xa16>
  40380a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40380c:	2b00      	cmp	r3, #0
  40380e:	f000 8098 	beq.w	403942 <_dtoa_r+0x682>
  403812:	2d00      	cmp	r5, #0
  403814:	dd05      	ble.n	403822 <_dtoa_r+0x562>
  403816:	4631      	mov	r1, r6
  403818:	462a      	mov	r2, r5
  40381a:	4620      	mov	r0, r4
  40381c:	f001 f9fa 	bl	404c14 <__lshift>
  403820:	4606      	mov	r6, r0
  403822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403824:	2b00      	cmp	r3, #0
  403826:	f040 8337 	bne.w	403e98 <_dtoa_r+0xbd8>
  40382a:	9606      	str	r6, [sp, #24]
  40382c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40382e:	9a04      	ldr	r2, [sp, #16]
  403830:	f8dd b018 	ldr.w	fp, [sp, #24]
  403834:	3b01      	subs	r3, #1
  403836:	18d3      	adds	r3, r2, r3
  403838:	930b      	str	r3, [sp, #44]	; 0x2c
  40383a:	f00a 0301 	and.w	r3, sl, #1
  40383e:	930c      	str	r3, [sp, #48]	; 0x30
  403840:	4617      	mov	r7, r2
  403842:	46c2      	mov	sl, r8
  403844:	4651      	mov	r1, sl
  403846:	4648      	mov	r0, r9
  403848:	f7ff fca4 	bl	403194 <quorem>
  40384c:	4631      	mov	r1, r6
  40384e:	4605      	mov	r5, r0
  403850:	4648      	mov	r0, r9
  403852:	f001 fa31 	bl	404cb8 <__mcmp>
  403856:	465a      	mov	r2, fp
  403858:	900a      	str	r0, [sp, #40]	; 0x28
  40385a:	4651      	mov	r1, sl
  40385c:	4620      	mov	r0, r4
  40385e:	f001 fa47 	bl	404cf0 <__mdiff>
  403862:	68c2      	ldr	r2, [r0, #12]
  403864:	4680      	mov	r8, r0
  403866:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40386a:	2a00      	cmp	r2, #0
  40386c:	f040 822b 	bne.w	403cc6 <_dtoa_r+0xa06>
  403870:	4601      	mov	r1, r0
  403872:	4648      	mov	r0, r9
  403874:	9308      	str	r3, [sp, #32]
  403876:	f001 fa1f 	bl	404cb8 <__mcmp>
  40387a:	4641      	mov	r1, r8
  40387c:	9006      	str	r0, [sp, #24]
  40387e:	4620      	mov	r0, r4
  403880:	f001 f842 	bl	404908 <_Bfree>
  403884:	9a06      	ldr	r2, [sp, #24]
  403886:	9b08      	ldr	r3, [sp, #32]
  403888:	b932      	cbnz	r2, 403898 <_dtoa_r+0x5d8>
  40388a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40388c:	b921      	cbnz	r1, 403898 <_dtoa_r+0x5d8>
  40388e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403890:	2a00      	cmp	r2, #0
  403892:	f000 83ef 	beq.w	404074 <_dtoa_r+0xdb4>
  403896:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403898:	990a      	ldr	r1, [sp, #40]	; 0x28
  40389a:	2900      	cmp	r1, #0
  40389c:	f2c0 829f 	blt.w	403dde <_dtoa_r+0xb1e>
  4038a0:	d105      	bne.n	4038ae <_dtoa_r+0x5ee>
  4038a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4038a4:	b919      	cbnz	r1, 4038ae <_dtoa_r+0x5ee>
  4038a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4038a8:	2900      	cmp	r1, #0
  4038aa:	f000 8298 	beq.w	403dde <_dtoa_r+0xb1e>
  4038ae:	2a00      	cmp	r2, #0
  4038b0:	f300 8306 	bgt.w	403ec0 <_dtoa_r+0xc00>
  4038b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038b6:	703b      	strb	r3, [r7, #0]
  4038b8:	f107 0801 	add.w	r8, r7, #1
  4038bc:	4297      	cmp	r7, r2
  4038be:	4645      	mov	r5, r8
  4038c0:	f000 830c 	beq.w	403edc <_dtoa_r+0xc1c>
  4038c4:	4649      	mov	r1, r9
  4038c6:	2300      	movs	r3, #0
  4038c8:	220a      	movs	r2, #10
  4038ca:	4620      	mov	r0, r4
  4038cc:	f001 f826 	bl	40491c <__multadd>
  4038d0:	455e      	cmp	r6, fp
  4038d2:	4681      	mov	r9, r0
  4038d4:	4631      	mov	r1, r6
  4038d6:	f04f 0300 	mov.w	r3, #0
  4038da:	f04f 020a 	mov.w	r2, #10
  4038de:	4620      	mov	r0, r4
  4038e0:	f000 81eb 	beq.w	403cba <_dtoa_r+0x9fa>
  4038e4:	f001 f81a 	bl	40491c <__multadd>
  4038e8:	4659      	mov	r1, fp
  4038ea:	4606      	mov	r6, r0
  4038ec:	2300      	movs	r3, #0
  4038ee:	220a      	movs	r2, #10
  4038f0:	4620      	mov	r0, r4
  4038f2:	f001 f813 	bl	40491c <__multadd>
  4038f6:	4647      	mov	r7, r8
  4038f8:	4683      	mov	fp, r0
  4038fa:	e7a3      	b.n	403844 <_dtoa_r+0x584>
  4038fc:	201c      	movs	r0, #28
  4038fe:	9b08      	ldr	r3, [sp, #32]
  403900:	4403      	add	r3, r0
  403902:	9308      	str	r3, [sp, #32]
  403904:	9b06      	ldr	r3, [sp, #24]
  403906:	4403      	add	r3, r0
  403908:	4405      	add	r5, r0
  40390a:	9306      	str	r3, [sp, #24]
  40390c:	e763      	b.n	4037d6 <_dtoa_r+0x516>
  40390e:	4641      	mov	r1, r8
  403910:	4648      	mov	r0, r9
  403912:	f001 f9d1 	bl	404cb8 <__mcmp>
  403916:	2800      	cmp	r0, #0
  403918:	f6bf af73 	bge.w	403802 <_dtoa_r+0x542>
  40391c:	9f02      	ldr	r7, [sp, #8]
  40391e:	4649      	mov	r1, r9
  403920:	2300      	movs	r3, #0
  403922:	220a      	movs	r2, #10
  403924:	4620      	mov	r0, r4
  403926:	3f01      	subs	r7, #1
  403928:	9702      	str	r7, [sp, #8]
  40392a:	f000 fff7 	bl	40491c <__multadd>
  40392e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403930:	4681      	mov	r9, r0
  403932:	2b00      	cmp	r3, #0
  403934:	f040 83b6 	bne.w	4040a4 <_dtoa_r+0xde4>
  403938:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40393a:	2b00      	cmp	r3, #0
  40393c:	f340 83bf 	ble.w	4040be <_dtoa_r+0xdfe>
  403940:	930a      	str	r3, [sp, #40]	; 0x28
  403942:	f8dd b010 	ldr.w	fp, [sp, #16]
  403946:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403948:	465d      	mov	r5, fp
  40394a:	e002      	b.n	403952 <_dtoa_r+0x692>
  40394c:	f000 ffe6 	bl	40491c <__multadd>
  403950:	4681      	mov	r9, r0
  403952:	4641      	mov	r1, r8
  403954:	4648      	mov	r0, r9
  403956:	f7ff fc1d 	bl	403194 <quorem>
  40395a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40395e:	f805 ab01 	strb.w	sl, [r5], #1
  403962:	eba5 030b 	sub.w	r3, r5, fp
  403966:	42bb      	cmp	r3, r7
  403968:	f04f 020a 	mov.w	r2, #10
  40396c:	f04f 0300 	mov.w	r3, #0
  403970:	4649      	mov	r1, r9
  403972:	4620      	mov	r0, r4
  403974:	dbea      	blt.n	40394c <_dtoa_r+0x68c>
  403976:	9b04      	ldr	r3, [sp, #16]
  403978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40397a:	2a01      	cmp	r2, #1
  40397c:	bfac      	ite	ge
  40397e:	189b      	addge	r3, r3, r2
  403980:	3301      	addlt	r3, #1
  403982:	461d      	mov	r5, r3
  403984:	f04f 0b00 	mov.w	fp, #0
  403988:	4649      	mov	r1, r9
  40398a:	2201      	movs	r2, #1
  40398c:	4620      	mov	r0, r4
  40398e:	f001 f941 	bl	404c14 <__lshift>
  403992:	4641      	mov	r1, r8
  403994:	4681      	mov	r9, r0
  403996:	f001 f98f 	bl	404cb8 <__mcmp>
  40399a:	2800      	cmp	r0, #0
  40399c:	f340 823d 	ble.w	403e1a <_dtoa_r+0xb5a>
  4039a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4039a4:	9904      	ldr	r1, [sp, #16]
  4039a6:	1e6b      	subs	r3, r5, #1
  4039a8:	e004      	b.n	4039b4 <_dtoa_r+0x6f4>
  4039aa:	428b      	cmp	r3, r1
  4039ac:	f000 81ae 	beq.w	403d0c <_dtoa_r+0xa4c>
  4039b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4039b4:	2a39      	cmp	r2, #57	; 0x39
  4039b6:	f103 0501 	add.w	r5, r3, #1
  4039ba:	d0f6      	beq.n	4039aa <_dtoa_r+0x6ea>
  4039bc:	3201      	adds	r2, #1
  4039be:	701a      	strb	r2, [r3, #0]
  4039c0:	4641      	mov	r1, r8
  4039c2:	4620      	mov	r0, r4
  4039c4:	f000 ffa0 	bl	404908 <_Bfree>
  4039c8:	2e00      	cmp	r6, #0
  4039ca:	f43f ae3d 	beq.w	403648 <_dtoa_r+0x388>
  4039ce:	f1bb 0f00 	cmp.w	fp, #0
  4039d2:	d005      	beq.n	4039e0 <_dtoa_r+0x720>
  4039d4:	45b3      	cmp	fp, r6
  4039d6:	d003      	beq.n	4039e0 <_dtoa_r+0x720>
  4039d8:	4659      	mov	r1, fp
  4039da:	4620      	mov	r0, r4
  4039dc:	f000 ff94 	bl	404908 <_Bfree>
  4039e0:	4631      	mov	r1, r6
  4039e2:	4620      	mov	r0, r4
  4039e4:	f000 ff90 	bl	404908 <_Bfree>
  4039e8:	e62e      	b.n	403648 <_dtoa_r+0x388>
  4039ea:	2300      	movs	r3, #0
  4039ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4039ee:	9b02      	ldr	r3, [sp, #8]
  4039f0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4039f2:	4413      	add	r3, r2
  4039f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4039f6:	3301      	adds	r3, #1
  4039f8:	2b01      	cmp	r3, #1
  4039fa:	461f      	mov	r7, r3
  4039fc:	461e      	mov	r6, r3
  4039fe:	930a      	str	r3, [sp, #40]	; 0x28
  403a00:	bfb8      	it	lt
  403a02:	2701      	movlt	r7, #1
  403a04:	2100      	movs	r1, #0
  403a06:	2f17      	cmp	r7, #23
  403a08:	6461      	str	r1, [r4, #68]	; 0x44
  403a0a:	d90a      	bls.n	403a22 <_dtoa_r+0x762>
  403a0c:	2201      	movs	r2, #1
  403a0e:	2304      	movs	r3, #4
  403a10:	005b      	lsls	r3, r3, #1
  403a12:	f103 0014 	add.w	r0, r3, #20
  403a16:	4287      	cmp	r7, r0
  403a18:	4611      	mov	r1, r2
  403a1a:	f102 0201 	add.w	r2, r2, #1
  403a1e:	d2f7      	bcs.n	403a10 <_dtoa_r+0x750>
  403a20:	6461      	str	r1, [r4, #68]	; 0x44
  403a22:	4620      	mov	r0, r4
  403a24:	f000 ff4a 	bl	4048bc <_Balloc>
  403a28:	2e0e      	cmp	r6, #14
  403a2a:	9004      	str	r0, [sp, #16]
  403a2c:	6420      	str	r0, [r4, #64]	; 0x40
  403a2e:	f63f ad41 	bhi.w	4034b4 <_dtoa_r+0x1f4>
  403a32:	2d00      	cmp	r5, #0
  403a34:	f43f ad3e 	beq.w	4034b4 <_dtoa_r+0x1f4>
  403a38:	9902      	ldr	r1, [sp, #8]
  403a3a:	2900      	cmp	r1, #0
  403a3c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403a40:	f340 8202 	ble.w	403e48 <_dtoa_r+0xb88>
  403a44:	4bb8      	ldr	r3, [pc, #736]	; (403d28 <_dtoa_r+0xa68>)
  403a46:	f001 020f 	and.w	r2, r1, #15
  403a4a:	110d      	asrs	r5, r1, #4
  403a4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a50:	06e9      	lsls	r1, r5, #27
  403a52:	e9d3 6700 	ldrd	r6, r7, [r3]
  403a56:	f140 81ae 	bpl.w	403db6 <_dtoa_r+0xaf6>
  403a5a:	4bb4      	ldr	r3, [pc, #720]	; (403d2c <_dtoa_r+0xa6c>)
  403a5c:	4650      	mov	r0, sl
  403a5e:	4659      	mov	r1, fp
  403a60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403a64:	f002 fa10 	bl	405e88 <__aeabi_ddiv>
  403a68:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403a6c:	f005 050f 	and.w	r5, r5, #15
  403a70:	f04f 0a03 	mov.w	sl, #3
  403a74:	b18d      	cbz	r5, 403a9a <_dtoa_r+0x7da>
  403a76:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403d2c <_dtoa_r+0xa6c>
  403a7a:	07ea      	lsls	r2, r5, #31
  403a7c:	d509      	bpl.n	403a92 <_dtoa_r+0x7d2>
  403a7e:	4630      	mov	r0, r6
  403a80:	4639      	mov	r1, r7
  403a82:	e9d8 2300 	ldrd	r2, r3, [r8]
  403a86:	f002 f8d5 	bl	405c34 <__aeabi_dmul>
  403a8a:	f10a 0a01 	add.w	sl, sl, #1
  403a8e:	4606      	mov	r6, r0
  403a90:	460f      	mov	r7, r1
  403a92:	106d      	asrs	r5, r5, #1
  403a94:	f108 0808 	add.w	r8, r8, #8
  403a98:	d1ef      	bne.n	403a7a <_dtoa_r+0x7ba>
  403a9a:	463b      	mov	r3, r7
  403a9c:	4632      	mov	r2, r6
  403a9e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403aa2:	f002 f9f1 	bl	405e88 <__aeabi_ddiv>
  403aa6:	4607      	mov	r7, r0
  403aa8:	4688      	mov	r8, r1
  403aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403aac:	b143      	cbz	r3, 403ac0 <_dtoa_r+0x800>
  403aae:	2200      	movs	r2, #0
  403ab0:	4b9f      	ldr	r3, [pc, #636]	; (403d30 <_dtoa_r+0xa70>)
  403ab2:	4638      	mov	r0, r7
  403ab4:	4641      	mov	r1, r8
  403ab6:	f002 fb2f 	bl	406118 <__aeabi_dcmplt>
  403aba:	2800      	cmp	r0, #0
  403abc:	f040 8286 	bne.w	403fcc <_dtoa_r+0xd0c>
  403ac0:	4650      	mov	r0, sl
  403ac2:	f002 f851 	bl	405b68 <__aeabi_i2d>
  403ac6:	463a      	mov	r2, r7
  403ac8:	4643      	mov	r3, r8
  403aca:	f002 f8b3 	bl	405c34 <__aeabi_dmul>
  403ace:	4b99      	ldr	r3, [pc, #612]	; (403d34 <_dtoa_r+0xa74>)
  403ad0:	2200      	movs	r2, #0
  403ad2:	f001 fefd 	bl	4058d0 <__adddf3>
  403ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ad8:	4605      	mov	r5, r0
  403ada:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ade:	2b00      	cmp	r3, #0
  403ae0:	f000 813e 	beq.w	403d60 <_dtoa_r+0xaa0>
  403ae4:	9b02      	ldr	r3, [sp, #8]
  403ae6:	9315      	str	r3, [sp, #84]	; 0x54
  403ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aea:	9312      	str	r3, [sp, #72]	; 0x48
  403aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403aee:	2b00      	cmp	r3, #0
  403af0:	f000 81fa 	beq.w	403ee8 <_dtoa_r+0xc28>
  403af4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403af6:	4b8c      	ldr	r3, [pc, #560]	; (403d28 <_dtoa_r+0xa68>)
  403af8:	498f      	ldr	r1, [pc, #572]	; (403d38 <_dtoa_r+0xa78>)
  403afa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403afe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403b02:	2000      	movs	r0, #0
  403b04:	f002 f9c0 	bl	405e88 <__aeabi_ddiv>
  403b08:	462a      	mov	r2, r5
  403b0a:	4633      	mov	r3, r6
  403b0c:	f001 fede 	bl	4058cc <__aeabi_dsub>
  403b10:	4682      	mov	sl, r0
  403b12:	468b      	mov	fp, r1
  403b14:	4638      	mov	r0, r7
  403b16:	4641      	mov	r1, r8
  403b18:	f002 fb3c 	bl	406194 <__aeabi_d2iz>
  403b1c:	4605      	mov	r5, r0
  403b1e:	f002 f823 	bl	405b68 <__aeabi_i2d>
  403b22:	4602      	mov	r2, r0
  403b24:	460b      	mov	r3, r1
  403b26:	4638      	mov	r0, r7
  403b28:	4641      	mov	r1, r8
  403b2a:	f001 fecf 	bl	4058cc <__aeabi_dsub>
  403b2e:	3530      	adds	r5, #48	; 0x30
  403b30:	fa5f f885 	uxtb.w	r8, r5
  403b34:	9d04      	ldr	r5, [sp, #16]
  403b36:	4606      	mov	r6, r0
  403b38:	460f      	mov	r7, r1
  403b3a:	f885 8000 	strb.w	r8, [r5]
  403b3e:	4602      	mov	r2, r0
  403b40:	460b      	mov	r3, r1
  403b42:	4650      	mov	r0, sl
  403b44:	4659      	mov	r1, fp
  403b46:	3501      	adds	r5, #1
  403b48:	f002 fb04 	bl	406154 <__aeabi_dcmpgt>
  403b4c:	2800      	cmp	r0, #0
  403b4e:	d154      	bne.n	403bfa <_dtoa_r+0x93a>
  403b50:	4632      	mov	r2, r6
  403b52:	463b      	mov	r3, r7
  403b54:	2000      	movs	r0, #0
  403b56:	4976      	ldr	r1, [pc, #472]	; (403d30 <_dtoa_r+0xa70>)
  403b58:	f001 feb8 	bl	4058cc <__aeabi_dsub>
  403b5c:	4602      	mov	r2, r0
  403b5e:	460b      	mov	r3, r1
  403b60:	4650      	mov	r0, sl
  403b62:	4659      	mov	r1, fp
  403b64:	f002 faf6 	bl	406154 <__aeabi_dcmpgt>
  403b68:	2800      	cmp	r0, #0
  403b6a:	f040 8270 	bne.w	40404e <_dtoa_r+0xd8e>
  403b6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b70:	2a01      	cmp	r2, #1
  403b72:	f000 8111 	beq.w	403d98 <_dtoa_r+0xad8>
  403b76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b78:	9a04      	ldr	r2, [sp, #16]
  403b7a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403b7e:	4413      	add	r3, r2
  403b80:	4699      	mov	r9, r3
  403b82:	e00d      	b.n	403ba0 <_dtoa_r+0x8e0>
  403b84:	2000      	movs	r0, #0
  403b86:	496a      	ldr	r1, [pc, #424]	; (403d30 <_dtoa_r+0xa70>)
  403b88:	f001 fea0 	bl	4058cc <__aeabi_dsub>
  403b8c:	4652      	mov	r2, sl
  403b8e:	465b      	mov	r3, fp
  403b90:	f002 fac2 	bl	406118 <__aeabi_dcmplt>
  403b94:	2800      	cmp	r0, #0
  403b96:	f040 8258 	bne.w	40404a <_dtoa_r+0xd8a>
  403b9a:	454d      	cmp	r5, r9
  403b9c:	f000 80fa 	beq.w	403d94 <_dtoa_r+0xad4>
  403ba0:	4650      	mov	r0, sl
  403ba2:	4659      	mov	r1, fp
  403ba4:	2200      	movs	r2, #0
  403ba6:	4b65      	ldr	r3, [pc, #404]	; (403d3c <_dtoa_r+0xa7c>)
  403ba8:	f002 f844 	bl	405c34 <__aeabi_dmul>
  403bac:	2200      	movs	r2, #0
  403bae:	4b63      	ldr	r3, [pc, #396]	; (403d3c <_dtoa_r+0xa7c>)
  403bb0:	4682      	mov	sl, r0
  403bb2:	468b      	mov	fp, r1
  403bb4:	4630      	mov	r0, r6
  403bb6:	4639      	mov	r1, r7
  403bb8:	f002 f83c 	bl	405c34 <__aeabi_dmul>
  403bbc:	460f      	mov	r7, r1
  403bbe:	4606      	mov	r6, r0
  403bc0:	f002 fae8 	bl	406194 <__aeabi_d2iz>
  403bc4:	4680      	mov	r8, r0
  403bc6:	f001 ffcf 	bl	405b68 <__aeabi_i2d>
  403bca:	4602      	mov	r2, r0
  403bcc:	460b      	mov	r3, r1
  403bce:	4630      	mov	r0, r6
  403bd0:	4639      	mov	r1, r7
  403bd2:	f001 fe7b 	bl	4058cc <__aeabi_dsub>
  403bd6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403bda:	fa5f f888 	uxtb.w	r8, r8
  403bde:	4652      	mov	r2, sl
  403be0:	465b      	mov	r3, fp
  403be2:	f805 8b01 	strb.w	r8, [r5], #1
  403be6:	4606      	mov	r6, r0
  403be8:	460f      	mov	r7, r1
  403bea:	f002 fa95 	bl	406118 <__aeabi_dcmplt>
  403bee:	4632      	mov	r2, r6
  403bf0:	463b      	mov	r3, r7
  403bf2:	2800      	cmp	r0, #0
  403bf4:	d0c6      	beq.n	403b84 <_dtoa_r+0x8c4>
  403bf6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403bfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403bfc:	9302      	str	r3, [sp, #8]
  403bfe:	e523      	b.n	403648 <_dtoa_r+0x388>
  403c00:	2300      	movs	r3, #0
  403c02:	930b      	str	r3, [sp, #44]	; 0x2c
  403c04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c06:	2b00      	cmp	r3, #0
  403c08:	f340 80dc 	ble.w	403dc4 <_dtoa_r+0xb04>
  403c0c:	461f      	mov	r7, r3
  403c0e:	461e      	mov	r6, r3
  403c10:	930f      	str	r3, [sp, #60]	; 0x3c
  403c12:	930a      	str	r3, [sp, #40]	; 0x28
  403c14:	e6f6      	b.n	403a04 <_dtoa_r+0x744>
  403c16:	2301      	movs	r3, #1
  403c18:	930b      	str	r3, [sp, #44]	; 0x2c
  403c1a:	e7f3      	b.n	403c04 <_dtoa_r+0x944>
  403c1c:	f1ba 0f00 	cmp.w	sl, #0
  403c20:	f47f ada8 	bne.w	403774 <_dtoa_r+0x4b4>
  403c24:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403c28:	2b00      	cmp	r3, #0
  403c2a:	f47f adba 	bne.w	4037a2 <_dtoa_r+0x4e2>
  403c2e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403c32:	0d3f      	lsrs	r7, r7, #20
  403c34:	053f      	lsls	r7, r7, #20
  403c36:	2f00      	cmp	r7, #0
  403c38:	f000 820d 	beq.w	404056 <_dtoa_r+0xd96>
  403c3c:	9b08      	ldr	r3, [sp, #32]
  403c3e:	3301      	adds	r3, #1
  403c40:	9308      	str	r3, [sp, #32]
  403c42:	9b06      	ldr	r3, [sp, #24]
  403c44:	3301      	adds	r3, #1
  403c46:	9306      	str	r3, [sp, #24]
  403c48:	2301      	movs	r3, #1
  403c4a:	930c      	str	r3, [sp, #48]	; 0x30
  403c4c:	e5ab      	b.n	4037a6 <_dtoa_r+0x4e6>
  403c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c50:	2b00      	cmp	r3, #0
  403c52:	f73f ac42 	bgt.w	4034da <_dtoa_r+0x21a>
  403c56:	f040 8221 	bne.w	40409c <_dtoa_r+0xddc>
  403c5a:	2200      	movs	r2, #0
  403c5c:	4b38      	ldr	r3, [pc, #224]	; (403d40 <_dtoa_r+0xa80>)
  403c5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403c62:	f001 ffe7 	bl	405c34 <__aeabi_dmul>
  403c66:	4652      	mov	r2, sl
  403c68:	465b      	mov	r3, fp
  403c6a:	f002 fa69 	bl	406140 <__aeabi_dcmpge>
  403c6e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403c72:	4646      	mov	r6, r8
  403c74:	2800      	cmp	r0, #0
  403c76:	d041      	beq.n	403cfc <_dtoa_r+0xa3c>
  403c78:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c7a:	9d04      	ldr	r5, [sp, #16]
  403c7c:	43db      	mvns	r3, r3
  403c7e:	9302      	str	r3, [sp, #8]
  403c80:	4641      	mov	r1, r8
  403c82:	4620      	mov	r0, r4
  403c84:	f000 fe40 	bl	404908 <_Bfree>
  403c88:	2e00      	cmp	r6, #0
  403c8a:	f43f acdd 	beq.w	403648 <_dtoa_r+0x388>
  403c8e:	e6a7      	b.n	4039e0 <_dtoa_r+0x720>
  403c90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c92:	4649      	mov	r1, r9
  403c94:	4620      	mov	r0, r4
  403c96:	f000 ff6d 	bl	404b74 <__pow5mult>
  403c9a:	4681      	mov	r9, r0
  403c9c:	e558      	b.n	403750 <_dtoa_r+0x490>
  403c9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ca0:	2a00      	cmp	r2, #0
  403ca2:	f000 8187 	beq.w	403fb4 <_dtoa_r+0xcf4>
  403ca6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403caa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403cac:	9d08      	ldr	r5, [sp, #32]
  403cae:	e4f2      	b.n	403696 <_dtoa_r+0x3d6>
  403cb0:	f1ba 0f00 	cmp.w	sl, #0
  403cb4:	f47f ad75 	bne.w	4037a2 <_dtoa_r+0x4e2>
  403cb8:	e7b4      	b.n	403c24 <_dtoa_r+0x964>
  403cba:	f000 fe2f 	bl	40491c <__multadd>
  403cbe:	4647      	mov	r7, r8
  403cc0:	4606      	mov	r6, r0
  403cc2:	4683      	mov	fp, r0
  403cc4:	e5be      	b.n	403844 <_dtoa_r+0x584>
  403cc6:	4601      	mov	r1, r0
  403cc8:	4620      	mov	r0, r4
  403cca:	9306      	str	r3, [sp, #24]
  403ccc:	f000 fe1c 	bl	404908 <_Bfree>
  403cd0:	2201      	movs	r2, #1
  403cd2:	9b06      	ldr	r3, [sp, #24]
  403cd4:	e5e0      	b.n	403898 <_dtoa_r+0x5d8>
  403cd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cd8:	2b02      	cmp	r3, #2
  403cda:	f77f ad96 	ble.w	40380a <_dtoa_r+0x54a>
  403cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ce0:	2b00      	cmp	r3, #0
  403ce2:	d1c9      	bne.n	403c78 <_dtoa_r+0x9b8>
  403ce4:	4641      	mov	r1, r8
  403ce6:	2205      	movs	r2, #5
  403ce8:	4620      	mov	r0, r4
  403cea:	f000 fe17 	bl	40491c <__multadd>
  403cee:	4601      	mov	r1, r0
  403cf0:	4680      	mov	r8, r0
  403cf2:	4648      	mov	r0, r9
  403cf4:	f000 ffe0 	bl	404cb8 <__mcmp>
  403cf8:	2800      	cmp	r0, #0
  403cfa:	ddbd      	ble.n	403c78 <_dtoa_r+0x9b8>
  403cfc:	9a02      	ldr	r2, [sp, #8]
  403cfe:	9904      	ldr	r1, [sp, #16]
  403d00:	2331      	movs	r3, #49	; 0x31
  403d02:	3201      	adds	r2, #1
  403d04:	9202      	str	r2, [sp, #8]
  403d06:	700b      	strb	r3, [r1, #0]
  403d08:	1c4d      	adds	r5, r1, #1
  403d0a:	e7b9      	b.n	403c80 <_dtoa_r+0x9c0>
  403d0c:	9a02      	ldr	r2, [sp, #8]
  403d0e:	3201      	adds	r2, #1
  403d10:	9202      	str	r2, [sp, #8]
  403d12:	9a04      	ldr	r2, [sp, #16]
  403d14:	2331      	movs	r3, #49	; 0x31
  403d16:	7013      	strb	r3, [r2, #0]
  403d18:	e652      	b.n	4039c0 <_dtoa_r+0x700>
  403d1a:	2301      	movs	r3, #1
  403d1c:	930b      	str	r3, [sp, #44]	; 0x2c
  403d1e:	e666      	b.n	4039ee <_dtoa_r+0x72e>
  403d20:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d26:	e48f      	b.n	403648 <_dtoa_r+0x388>
  403d28:	00407018 	.word	0x00407018
  403d2c:	00406ff0 	.word	0x00406ff0
  403d30:	3ff00000 	.word	0x3ff00000
  403d34:	401c0000 	.word	0x401c0000
  403d38:	3fe00000 	.word	0x3fe00000
  403d3c:	40240000 	.word	0x40240000
  403d40:	40140000 	.word	0x40140000
  403d44:	4650      	mov	r0, sl
  403d46:	f001 ff0f 	bl	405b68 <__aeabi_i2d>
  403d4a:	463a      	mov	r2, r7
  403d4c:	4643      	mov	r3, r8
  403d4e:	f001 ff71 	bl	405c34 <__aeabi_dmul>
  403d52:	2200      	movs	r2, #0
  403d54:	4bc1      	ldr	r3, [pc, #772]	; (40405c <_dtoa_r+0xd9c>)
  403d56:	f001 fdbb 	bl	4058d0 <__adddf3>
  403d5a:	4605      	mov	r5, r0
  403d5c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d60:	4641      	mov	r1, r8
  403d62:	2200      	movs	r2, #0
  403d64:	4bbe      	ldr	r3, [pc, #760]	; (404060 <_dtoa_r+0xda0>)
  403d66:	4638      	mov	r0, r7
  403d68:	f001 fdb0 	bl	4058cc <__aeabi_dsub>
  403d6c:	462a      	mov	r2, r5
  403d6e:	4633      	mov	r3, r6
  403d70:	4682      	mov	sl, r0
  403d72:	468b      	mov	fp, r1
  403d74:	f002 f9ee 	bl	406154 <__aeabi_dcmpgt>
  403d78:	4680      	mov	r8, r0
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f040 8110 	bne.w	403fa0 <_dtoa_r+0xce0>
  403d80:	462a      	mov	r2, r5
  403d82:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403d86:	4650      	mov	r0, sl
  403d88:	4659      	mov	r1, fp
  403d8a:	f002 f9c5 	bl	406118 <__aeabi_dcmplt>
  403d8e:	b118      	cbz	r0, 403d98 <_dtoa_r+0xad8>
  403d90:	4646      	mov	r6, r8
  403d92:	e771      	b.n	403c78 <_dtoa_r+0x9b8>
  403d94:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403d98:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403d9c:	f7ff bb8a 	b.w	4034b4 <_dtoa_r+0x1f4>
  403da0:	9804      	ldr	r0, [sp, #16]
  403da2:	f7ff babb 	b.w	40331c <_dtoa_r+0x5c>
  403da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403da8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403daa:	970c      	str	r7, [sp, #48]	; 0x30
  403dac:	1afb      	subs	r3, r7, r3
  403dae:	441a      	add	r2, r3
  403db0:	920d      	str	r2, [sp, #52]	; 0x34
  403db2:	2700      	movs	r7, #0
  403db4:	e469      	b.n	40368a <_dtoa_r+0x3ca>
  403db6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403dba:	f04f 0a02 	mov.w	sl, #2
  403dbe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403dc2:	e657      	b.n	403a74 <_dtoa_r+0x7b4>
  403dc4:	2100      	movs	r1, #0
  403dc6:	2301      	movs	r3, #1
  403dc8:	6461      	str	r1, [r4, #68]	; 0x44
  403dca:	4620      	mov	r0, r4
  403dcc:	9325      	str	r3, [sp, #148]	; 0x94
  403dce:	f000 fd75 	bl	4048bc <_Balloc>
  403dd2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403dd4:	9004      	str	r0, [sp, #16]
  403dd6:	6420      	str	r0, [r4, #64]	; 0x40
  403dd8:	930a      	str	r3, [sp, #40]	; 0x28
  403dda:	930f      	str	r3, [sp, #60]	; 0x3c
  403ddc:	e629      	b.n	403a32 <_dtoa_r+0x772>
  403dde:	2a00      	cmp	r2, #0
  403de0:	46d0      	mov	r8, sl
  403de2:	f8cd b018 	str.w	fp, [sp, #24]
  403de6:	469a      	mov	sl, r3
  403de8:	dd11      	ble.n	403e0e <_dtoa_r+0xb4e>
  403dea:	4649      	mov	r1, r9
  403dec:	2201      	movs	r2, #1
  403dee:	4620      	mov	r0, r4
  403df0:	f000 ff10 	bl	404c14 <__lshift>
  403df4:	4641      	mov	r1, r8
  403df6:	4681      	mov	r9, r0
  403df8:	f000 ff5e 	bl	404cb8 <__mcmp>
  403dfc:	2800      	cmp	r0, #0
  403dfe:	f340 8146 	ble.w	40408e <_dtoa_r+0xdce>
  403e02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403e06:	f000 8106 	beq.w	404016 <_dtoa_r+0xd56>
  403e0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403e0e:	46b3      	mov	fp, r6
  403e10:	f887 a000 	strb.w	sl, [r7]
  403e14:	1c7d      	adds	r5, r7, #1
  403e16:	9e06      	ldr	r6, [sp, #24]
  403e18:	e5d2      	b.n	4039c0 <_dtoa_r+0x700>
  403e1a:	d104      	bne.n	403e26 <_dtoa_r+0xb66>
  403e1c:	f01a 0f01 	tst.w	sl, #1
  403e20:	d001      	beq.n	403e26 <_dtoa_r+0xb66>
  403e22:	e5bd      	b.n	4039a0 <_dtoa_r+0x6e0>
  403e24:	4615      	mov	r5, r2
  403e26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403e2a:	2b30      	cmp	r3, #48	; 0x30
  403e2c:	f105 32ff 	add.w	r2, r5, #4294967295
  403e30:	d0f8      	beq.n	403e24 <_dtoa_r+0xb64>
  403e32:	e5c5      	b.n	4039c0 <_dtoa_r+0x700>
  403e34:	9904      	ldr	r1, [sp, #16]
  403e36:	2230      	movs	r2, #48	; 0x30
  403e38:	700a      	strb	r2, [r1, #0]
  403e3a:	9a02      	ldr	r2, [sp, #8]
  403e3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e40:	3201      	adds	r2, #1
  403e42:	9202      	str	r2, [sp, #8]
  403e44:	f7ff bbfc 	b.w	403640 <_dtoa_r+0x380>
  403e48:	f000 80bb 	beq.w	403fc2 <_dtoa_r+0xd02>
  403e4c:	9b02      	ldr	r3, [sp, #8]
  403e4e:	425d      	negs	r5, r3
  403e50:	4b84      	ldr	r3, [pc, #528]	; (404064 <_dtoa_r+0xda4>)
  403e52:	f005 020f 	and.w	r2, r5, #15
  403e56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403e62:	f001 fee7 	bl	405c34 <__aeabi_dmul>
  403e66:	112d      	asrs	r5, r5, #4
  403e68:	4607      	mov	r7, r0
  403e6a:	4688      	mov	r8, r1
  403e6c:	f000 812c 	beq.w	4040c8 <_dtoa_r+0xe08>
  403e70:	4e7d      	ldr	r6, [pc, #500]	; (404068 <_dtoa_r+0xda8>)
  403e72:	f04f 0a02 	mov.w	sl, #2
  403e76:	07eb      	lsls	r3, r5, #31
  403e78:	d509      	bpl.n	403e8e <_dtoa_r+0xbce>
  403e7a:	4638      	mov	r0, r7
  403e7c:	4641      	mov	r1, r8
  403e7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403e82:	f001 fed7 	bl	405c34 <__aeabi_dmul>
  403e86:	f10a 0a01 	add.w	sl, sl, #1
  403e8a:	4607      	mov	r7, r0
  403e8c:	4688      	mov	r8, r1
  403e8e:	106d      	asrs	r5, r5, #1
  403e90:	f106 0608 	add.w	r6, r6, #8
  403e94:	d1ef      	bne.n	403e76 <_dtoa_r+0xbb6>
  403e96:	e608      	b.n	403aaa <_dtoa_r+0x7ea>
  403e98:	6871      	ldr	r1, [r6, #4]
  403e9a:	4620      	mov	r0, r4
  403e9c:	f000 fd0e 	bl	4048bc <_Balloc>
  403ea0:	6933      	ldr	r3, [r6, #16]
  403ea2:	3302      	adds	r3, #2
  403ea4:	009a      	lsls	r2, r3, #2
  403ea6:	4605      	mov	r5, r0
  403ea8:	f106 010c 	add.w	r1, r6, #12
  403eac:	300c      	adds	r0, #12
  403eae:	f000 fc5f 	bl	404770 <memcpy>
  403eb2:	4629      	mov	r1, r5
  403eb4:	2201      	movs	r2, #1
  403eb6:	4620      	mov	r0, r4
  403eb8:	f000 feac 	bl	404c14 <__lshift>
  403ebc:	9006      	str	r0, [sp, #24]
  403ebe:	e4b5      	b.n	40382c <_dtoa_r+0x56c>
  403ec0:	2b39      	cmp	r3, #57	; 0x39
  403ec2:	f8cd b018 	str.w	fp, [sp, #24]
  403ec6:	46d0      	mov	r8, sl
  403ec8:	f000 80a5 	beq.w	404016 <_dtoa_r+0xd56>
  403ecc:	f103 0a01 	add.w	sl, r3, #1
  403ed0:	46b3      	mov	fp, r6
  403ed2:	f887 a000 	strb.w	sl, [r7]
  403ed6:	1c7d      	adds	r5, r7, #1
  403ed8:	9e06      	ldr	r6, [sp, #24]
  403eda:	e571      	b.n	4039c0 <_dtoa_r+0x700>
  403edc:	465a      	mov	r2, fp
  403ede:	46d0      	mov	r8, sl
  403ee0:	46b3      	mov	fp, r6
  403ee2:	469a      	mov	sl, r3
  403ee4:	4616      	mov	r6, r2
  403ee6:	e54f      	b.n	403988 <_dtoa_r+0x6c8>
  403ee8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403eea:	495e      	ldr	r1, [pc, #376]	; (404064 <_dtoa_r+0xda4>)
  403eec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403ef0:	462a      	mov	r2, r5
  403ef2:	4633      	mov	r3, r6
  403ef4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403ef8:	f001 fe9c 	bl	405c34 <__aeabi_dmul>
  403efc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403f00:	4638      	mov	r0, r7
  403f02:	4641      	mov	r1, r8
  403f04:	f002 f946 	bl	406194 <__aeabi_d2iz>
  403f08:	4605      	mov	r5, r0
  403f0a:	f001 fe2d 	bl	405b68 <__aeabi_i2d>
  403f0e:	460b      	mov	r3, r1
  403f10:	4602      	mov	r2, r0
  403f12:	4641      	mov	r1, r8
  403f14:	4638      	mov	r0, r7
  403f16:	f001 fcd9 	bl	4058cc <__aeabi_dsub>
  403f1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f1c:	460f      	mov	r7, r1
  403f1e:	9904      	ldr	r1, [sp, #16]
  403f20:	3530      	adds	r5, #48	; 0x30
  403f22:	2b01      	cmp	r3, #1
  403f24:	700d      	strb	r5, [r1, #0]
  403f26:	4606      	mov	r6, r0
  403f28:	f101 0501 	add.w	r5, r1, #1
  403f2c:	d026      	beq.n	403f7c <_dtoa_r+0xcbc>
  403f2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f30:	9a04      	ldr	r2, [sp, #16]
  403f32:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404070 <_dtoa_r+0xdb0>
  403f36:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403f3a:	4413      	add	r3, r2
  403f3c:	f04f 0a00 	mov.w	sl, #0
  403f40:	4699      	mov	r9, r3
  403f42:	4652      	mov	r2, sl
  403f44:	465b      	mov	r3, fp
  403f46:	4630      	mov	r0, r6
  403f48:	4639      	mov	r1, r7
  403f4a:	f001 fe73 	bl	405c34 <__aeabi_dmul>
  403f4e:	460f      	mov	r7, r1
  403f50:	4606      	mov	r6, r0
  403f52:	f002 f91f 	bl	406194 <__aeabi_d2iz>
  403f56:	4680      	mov	r8, r0
  403f58:	f001 fe06 	bl	405b68 <__aeabi_i2d>
  403f5c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403f60:	4602      	mov	r2, r0
  403f62:	460b      	mov	r3, r1
  403f64:	4630      	mov	r0, r6
  403f66:	4639      	mov	r1, r7
  403f68:	f001 fcb0 	bl	4058cc <__aeabi_dsub>
  403f6c:	f805 8b01 	strb.w	r8, [r5], #1
  403f70:	454d      	cmp	r5, r9
  403f72:	4606      	mov	r6, r0
  403f74:	460f      	mov	r7, r1
  403f76:	d1e4      	bne.n	403f42 <_dtoa_r+0xc82>
  403f78:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403f7c:	4b3b      	ldr	r3, [pc, #236]	; (40406c <_dtoa_r+0xdac>)
  403f7e:	2200      	movs	r2, #0
  403f80:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403f84:	f001 fca4 	bl	4058d0 <__adddf3>
  403f88:	4632      	mov	r2, r6
  403f8a:	463b      	mov	r3, r7
  403f8c:	f002 f8c4 	bl	406118 <__aeabi_dcmplt>
  403f90:	2800      	cmp	r0, #0
  403f92:	d046      	beq.n	404022 <_dtoa_r+0xd62>
  403f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403f96:	9302      	str	r3, [sp, #8]
  403f98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f9c:	f7ff bb43 	b.w	403626 <_dtoa_r+0x366>
  403fa0:	f04f 0800 	mov.w	r8, #0
  403fa4:	4646      	mov	r6, r8
  403fa6:	e6a9      	b.n	403cfc <_dtoa_r+0xa3c>
  403fa8:	9b08      	ldr	r3, [sp, #32]
  403faa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fac:	1a9d      	subs	r5, r3, r2
  403fae:	2300      	movs	r3, #0
  403fb0:	f7ff bb71 	b.w	403696 <_dtoa_r+0x3d6>
  403fb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403fb6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403fb8:	9d08      	ldr	r5, [sp, #32]
  403fba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403fbe:	f7ff bb6a 	b.w	403696 <_dtoa_r+0x3d6>
  403fc2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403fc6:	f04f 0a02 	mov.w	sl, #2
  403fca:	e56e      	b.n	403aaa <_dtoa_r+0x7ea>
  403fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fce:	2b00      	cmp	r3, #0
  403fd0:	f43f aeb8 	beq.w	403d44 <_dtoa_r+0xa84>
  403fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	f77f aede 	ble.w	403d98 <_dtoa_r+0xad8>
  403fdc:	2200      	movs	r2, #0
  403fde:	4b24      	ldr	r3, [pc, #144]	; (404070 <_dtoa_r+0xdb0>)
  403fe0:	4638      	mov	r0, r7
  403fe2:	4641      	mov	r1, r8
  403fe4:	f001 fe26 	bl	405c34 <__aeabi_dmul>
  403fe8:	4607      	mov	r7, r0
  403fea:	4688      	mov	r8, r1
  403fec:	f10a 0001 	add.w	r0, sl, #1
  403ff0:	f001 fdba 	bl	405b68 <__aeabi_i2d>
  403ff4:	463a      	mov	r2, r7
  403ff6:	4643      	mov	r3, r8
  403ff8:	f001 fe1c 	bl	405c34 <__aeabi_dmul>
  403ffc:	2200      	movs	r2, #0
  403ffe:	4b17      	ldr	r3, [pc, #92]	; (40405c <_dtoa_r+0xd9c>)
  404000:	f001 fc66 	bl	4058d0 <__adddf3>
  404004:	9a02      	ldr	r2, [sp, #8]
  404006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404008:	9312      	str	r3, [sp, #72]	; 0x48
  40400a:	3a01      	subs	r2, #1
  40400c:	4605      	mov	r5, r0
  40400e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404012:	9215      	str	r2, [sp, #84]	; 0x54
  404014:	e56a      	b.n	403aec <_dtoa_r+0x82c>
  404016:	2239      	movs	r2, #57	; 0x39
  404018:	46b3      	mov	fp, r6
  40401a:	703a      	strb	r2, [r7, #0]
  40401c:	9e06      	ldr	r6, [sp, #24]
  40401e:	1c7d      	adds	r5, r7, #1
  404020:	e4c0      	b.n	4039a4 <_dtoa_r+0x6e4>
  404022:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404026:	2000      	movs	r0, #0
  404028:	4910      	ldr	r1, [pc, #64]	; (40406c <_dtoa_r+0xdac>)
  40402a:	f001 fc4f 	bl	4058cc <__aeabi_dsub>
  40402e:	4632      	mov	r2, r6
  404030:	463b      	mov	r3, r7
  404032:	f002 f88f 	bl	406154 <__aeabi_dcmpgt>
  404036:	b908      	cbnz	r0, 40403c <_dtoa_r+0xd7c>
  404038:	e6ae      	b.n	403d98 <_dtoa_r+0xad8>
  40403a:	4615      	mov	r5, r2
  40403c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404040:	2b30      	cmp	r3, #48	; 0x30
  404042:	f105 32ff 	add.w	r2, r5, #4294967295
  404046:	d0f8      	beq.n	40403a <_dtoa_r+0xd7a>
  404048:	e5d7      	b.n	403bfa <_dtoa_r+0x93a>
  40404a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40404e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404050:	9302      	str	r3, [sp, #8]
  404052:	f7ff bae8 	b.w	403626 <_dtoa_r+0x366>
  404056:	970c      	str	r7, [sp, #48]	; 0x30
  404058:	f7ff bba5 	b.w	4037a6 <_dtoa_r+0x4e6>
  40405c:	401c0000 	.word	0x401c0000
  404060:	40140000 	.word	0x40140000
  404064:	00407018 	.word	0x00407018
  404068:	00406ff0 	.word	0x00406ff0
  40406c:	3fe00000 	.word	0x3fe00000
  404070:	40240000 	.word	0x40240000
  404074:	2b39      	cmp	r3, #57	; 0x39
  404076:	f8cd b018 	str.w	fp, [sp, #24]
  40407a:	46d0      	mov	r8, sl
  40407c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404080:	469a      	mov	sl, r3
  404082:	d0c8      	beq.n	404016 <_dtoa_r+0xd56>
  404084:	f1bb 0f00 	cmp.w	fp, #0
  404088:	f73f aebf 	bgt.w	403e0a <_dtoa_r+0xb4a>
  40408c:	e6bf      	b.n	403e0e <_dtoa_r+0xb4e>
  40408e:	f47f aebe 	bne.w	403e0e <_dtoa_r+0xb4e>
  404092:	f01a 0f01 	tst.w	sl, #1
  404096:	f43f aeba 	beq.w	403e0e <_dtoa_r+0xb4e>
  40409a:	e6b2      	b.n	403e02 <_dtoa_r+0xb42>
  40409c:	f04f 0800 	mov.w	r8, #0
  4040a0:	4646      	mov	r6, r8
  4040a2:	e5e9      	b.n	403c78 <_dtoa_r+0x9b8>
  4040a4:	4631      	mov	r1, r6
  4040a6:	2300      	movs	r3, #0
  4040a8:	220a      	movs	r2, #10
  4040aa:	4620      	mov	r0, r4
  4040ac:	f000 fc36 	bl	40491c <__multadd>
  4040b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040b2:	2b00      	cmp	r3, #0
  4040b4:	4606      	mov	r6, r0
  4040b6:	dd0a      	ble.n	4040ce <_dtoa_r+0xe0e>
  4040b8:	930a      	str	r3, [sp, #40]	; 0x28
  4040ba:	f7ff bbaa 	b.w	403812 <_dtoa_r+0x552>
  4040be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040c0:	2b02      	cmp	r3, #2
  4040c2:	dc23      	bgt.n	40410c <_dtoa_r+0xe4c>
  4040c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040c6:	e43b      	b.n	403940 <_dtoa_r+0x680>
  4040c8:	f04f 0a02 	mov.w	sl, #2
  4040cc:	e4ed      	b.n	403aaa <_dtoa_r+0x7ea>
  4040ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040d0:	2b02      	cmp	r3, #2
  4040d2:	dc1b      	bgt.n	40410c <_dtoa_r+0xe4c>
  4040d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040d6:	e7ef      	b.n	4040b8 <_dtoa_r+0xdf8>
  4040d8:	2500      	movs	r5, #0
  4040da:	6465      	str	r5, [r4, #68]	; 0x44
  4040dc:	4629      	mov	r1, r5
  4040de:	4620      	mov	r0, r4
  4040e0:	f000 fbec 	bl	4048bc <_Balloc>
  4040e4:	f04f 33ff 	mov.w	r3, #4294967295
  4040e8:	930a      	str	r3, [sp, #40]	; 0x28
  4040ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4040ec:	2301      	movs	r3, #1
  4040ee:	9004      	str	r0, [sp, #16]
  4040f0:	9525      	str	r5, [sp, #148]	; 0x94
  4040f2:	6420      	str	r0, [r4, #64]	; 0x40
  4040f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4040f6:	f7ff b9dd 	b.w	4034b4 <_dtoa_r+0x1f4>
  4040fa:	2501      	movs	r5, #1
  4040fc:	f7ff b9a5 	b.w	40344a <_dtoa_r+0x18a>
  404100:	f43f ab69 	beq.w	4037d6 <_dtoa_r+0x516>
  404104:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404108:	f7ff bbf9 	b.w	4038fe <_dtoa_r+0x63e>
  40410c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40410e:	930a      	str	r3, [sp, #40]	; 0x28
  404110:	e5e5      	b.n	403cde <_dtoa_r+0xa1e>
  404112:	bf00      	nop

00404114 <__libc_fini_array>:
  404114:	b538      	push	{r3, r4, r5, lr}
  404116:	4c0a      	ldr	r4, [pc, #40]	; (404140 <__libc_fini_array+0x2c>)
  404118:	4d0a      	ldr	r5, [pc, #40]	; (404144 <__libc_fini_array+0x30>)
  40411a:	1b64      	subs	r4, r4, r5
  40411c:	10a4      	asrs	r4, r4, #2
  40411e:	d00a      	beq.n	404136 <__libc_fini_array+0x22>
  404120:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404124:	3b01      	subs	r3, #1
  404126:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40412a:	3c01      	subs	r4, #1
  40412c:	f855 3904 	ldr.w	r3, [r5], #-4
  404130:	4798      	blx	r3
  404132:	2c00      	cmp	r4, #0
  404134:	d1f9      	bne.n	40412a <__libc_fini_array+0x16>
  404136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40413a:	f003 b86b 	b.w	407214 <_fini>
  40413e:	bf00      	nop
  404140:	00407224 	.word	0x00407224
  404144:	00407220 	.word	0x00407220

00404148 <_localeconv_r>:
  404148:	4a04      	ldr	r2, [pc, #16]	; (40415c <_localeconv_r+0x14>)
  40414a:	4b05      	ldr	r3, [pc, #20]	; (404160 <_localeconv_r+0x18>)
  40414c:	6812      	ldr	r2, [r2, #0]
  40414e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404150:	2800      	cmp	r0, #0
  404152:	bf08      	it	eq
  404154:	4618      	moveq	r0, r3
  404156:	30f0      	adds	r0, #240	; 0xf0
  404158:	4770      	bx	lr
  40415a:	bf00      	nop
  40415c:	2040002c 	.word	0x2040002c
  404160:	2040086c 	.word	0x2040086c

00404164 <__retarget_lock_acquire_recursive>:
  404164:	4770      	bx	lr
  404166:	bf00      	nop

00404168 <__retarget_lock_release_recursive>:
  404168:	4770      	bx	lr
  40416a:	bf00      	nop

0040416c <_malloc_r>:
  40416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404170:	f101 060b 	add.w	r6, r1, #11
  404174:	2e16      	cmp	r6, #22
  404176:	b083      	sub	sp, #12
  404178:	4605      	mov	r5, r0
  40417a:	f240 809e 	bls.w	4042ba <_malloc_r+0x14e>
  40417e:	f036 0607 	bics.w	r6, r6, #7
  404182:	f100 80bd 	bmi.w	404300 <_malloc_r+0x194>
  404186:	42b1      	cmp	r1, r6
  404188:	f200 80ba 	bhi.w	404300 <_malloc_r+0x194>
  40418c:	f000 fb8a 	bl	4048a4 <__malloc_lock>
  404190:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404194:	f0c0 8293 	bcc.w	4046be <_malloc_r+0x552>
  404198:	0a73      	lsrs	r3, r6, #9
  40419a:	f000 80b8 	beq.w	40430e <_malloc_r+0x1a2>
  40419e:	2b04      	cmp	r3, #4
  4041a0:	f200 8179 	bhi.w	404496 <_malloc_r+0x32a>
  4041a4:	09b3      	lsrs	r3, r6, #6
  4041a6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4041aa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4041ae:	00c3      	lsls	r3, r0, #3
  4041b0:	4fbf      	ldr	r7, [pc, #764]	; (4044b0 <_malloc_r+0x344>)
  4041b2:	443b      	add	r3, r7
  4041b4:	f1a3 0108 	sub.w	r1, r3, #8
  4041b8:	685c      	ldr	r4, [r3, #4]
  4041ba:	42a1      	cmp	r1, r4
  4041bc:	d106      	bne.n	4041cc <_malloc_r+0x60>
  4041be:	e00c      	b.n	4041da <_malloc_r+0x6e>
  4041c0:	2a00      	cmp	r2, #0
  4041c2:	f280 80aa 	bge.w	40431a <_malloc_r+0x1ae>
  4041c6:	68e4      	ldr	r4, [r4, #12]
  4041c8:	42a1      	cmp	r1, r4
  4041ca:	d006      	beq.n	4041da <_malloc_r+0x6e>
  4041cc:	6863      	ldr	r3, [r4, #4]
  4041ce:	f023 0303 	bic.w	r3, r3, #3
  4041d2:	1b9a      	subs	r2, r3, r6
  4041d4:	2a0f      	cmp	r2, #15
  4041d6:	ddf3      	ble.n	4041c0 <_malloc_r+0x54>
  4041d8:	4670      	mov	r0, lr
  4041da:	693c      	ldr	r4, [r7, #16]
  4041dc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4044c4 <_malloc_r+0x358>
  4041e0:	4574      	cmp	r4, lr
  4041e2:	f000 81ab 	beq.w	40453c <_malloc_r+0x3d0>
  4041e6:	6863      	ldr	r3, [r4, #4]
  4041e8:	f023 0303 	bic.w	r3, r3, #3
  4041ec:	1b9a      	subs	r2, r3, r6
  4041ee:	2a0f      	cmp	r2, #15
  4041f0:	f300 8190 	bgt.w	404514 <_malloc_r+0x3a8>
  4041f4:	2a00      	cmp	r2, #0
  4041f6:	f8c7 e014 	str.w	lr, [r7, #20]
  4041fa:	f8c7 e010 	str.w	lr, [r7, #16]
  4041fe:	f280 809d 	bge.w	40433c <_malloc_r+0x1d0>
  404202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404206:	f080 8161 	bcs.w	4044cc <_malloc_r+0x360>
  40420a:	08db      	lsrs	r3, r3, #3
  40420c:	f103 0c01 	add.w	ip, r3, #1
  404210:	1099      	asrs	r1, r3, #2
  404212:	687a      	ldr	r2, [r7, #4]
  404214:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404218:	f8c4 8008 	str.w	r8, [r4, #8]
  40421c:	2301      	movs	r3, #1
  40421e:	408b      	lsls	r3, r1
  404220:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404224:	4313      	orrs	r3, r2
  404226:	3908      	subs	r1, #8
  404228:	60e1      	str	r1, [r4, #12]
  40422a:	607b      	str	r3, [r7, #4]
  40422c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404230:	f8c8 400c 	str.w	r4, [r8, #12]
  404234:	1082      	asrs	r2, r0, #2
  404236:	2401      	movs	r4, #1
  404238:	4094      	lsls	r4, r2
  40423a:	429c      	cmp	r4, r3
  40423c:	f200 808b 	bhi.w	404356 <_malloc_r+0x1ea>
  404240:	421c      	tst	r4, r3
  404242:	d106      	bne.n	404252 <_malloc_r+0xe6>
  404244:	f020 0003 	bic.w	r0, r0, #3
  404248:	0064      	lsls	r4, r4, #1
  40424a:	421c      	tst	r4, r3
  40424c:	f100 0004 	add.w	r0, r0, #4
  404250:	d0fa      	beq.n	404248 <_malloc_r+0xdc>
  404252:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404256:	46cc      	mov	ip, r9
  404258:	4680      	mov	r8, r0
  40425a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40425e:	459c      	cmp	ip, r3
  404260:	d107      	bne.n	404272 <_malloc_r+0x106>
  404262:	e16d      	b.n	404540 <_malloc_r+0x3d4>
  404264:	2a00      	cmp	r2, #0
  404266:	f280 817b 	bge.w	404560 <_malloc_r+0x3f4>
  40426a:	68db      	ldr	r3, [r3, #12]
  40426c:	459c      	cmp	ip, r3
  40426e:	f000 8167 	beq.w	404540 <_malloc_r+0x3d4>
  404272:	6859      	ldr	r1, [r3, #4]
  404274:	f021 0103 	bic.w	r1, r1, #3
  404278:	1b8a      	subs	r2, r1, r6
  40427a:	2a0f      	cmp	r2, #15
  40427c:	ddf2      	ble.n	404264 <_malloc_r+0xf8>
  40427e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404282:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404286:	9300      	str	r3, [sp, #0]
  404288:	199c      	adds	r4, r3, r6
  40428a:	4628      	mov	r0, r5
  40428c:	f046 0601 	orr.w	r6, r6, #1
  404290:	f042 0501 	orr.w	r5, r2, #1
  404294:	605e      	str	r6, [r3, #4]
  404296:	f8c8 c00c 	str.w	ip, [r8, #12]
  40429a:	f8cc 8008 	str.w	r8, [ip, #8]
  40429e:	617c      	str	r4, [r7, #20]
  4042a0:	613c      	str	r4, [r7, #16]
  4042a2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4042a6:	f8c4 e008 	str.w	lr, [r4, #8]
  4042aa:	6065      	str	r5, [r4, #4]
  4042ac:	505a      	str	r2, [r3, r1]
  4042ae:	f000 faff 	bl	4048b0 <__malloc_unlock>
  4042b2:	9b00      	ldr	r3, [sp, #0]
  4042b4:	f103 0408 	add.w	r4, r3, #8
  4042b8:	e01e      	b.n	4042f8 <_malloc_r+0x18c>
  4042ba:	2910      	cmp	r1, #16
  4042bc:	d820      	bhi.n	404300 <_malloc_r+0x194>
  4042be:	f000 faf1 	bl	4048a4 <__malloc_lock>
  4042c2:	2610      	movs	r6, #16
  4042c4:	2318      	movs	r3, #24
  4042c6:	2002      	movs	r0, #2
  4042c8:	4f79      	ldr	r7, [pc, #484]	; (4044b0 <_malloc_r+0x344>)
  4042ca:	443b      	add	r3, r7
  4042cc:	f1a3 0208 	sub.w	r2, r3, #8
  4042d0:	685c      	ldr	r4, [r3, #4]
  4042d2:	4294      	cmp	r4, r2
  4042d4:	f000 813d 	beq.w	404552 <_malloc_r+0x3e6>
  4042d8:	6863      	ldr	r3, [r4, #4]
  4042da:	68e1      	ldr	r1, [r4, #12]
  4042dc:	68a6      	ldr	r6, [r4, #8]
  4042de:	f023 0303 	bic.w	r3, r3, #3
  4042e2:	4423      	add	r3, r4
  4042e4:	4628      	mov	r0, r5
  4042e6:	685a      	ldr	r2, [r3, #4]
  4042e8:	60f1      	str	r1, [r6, #12]
  4042ea:	f042 0201 	orr.w	r2, r2, #1
  4042ee:	608e      	str	r6, [r1, #8]
  4042f0:	605a      	str	r2, [r3, #4]
  4042f2:	f000 fadd 	bl	4048b0 <__malloc_unlock>
  4042f6:	3408      	adds	r4, #8
  4042f8:	4620      	mov	r0, r4
  4042fa:	b003      	add	sp, #12
  4042fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404300:	2400      	movs	r4, #0
  404302:	230c      	movs	r3, #12
  404304:	4620      	mov	r0, r4
  404306:	602b      	str	r3, [r5, #0]
  404308:	b003      	add	sp, #12
  40430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40430e:	2040      	movs	r0, #64	; 0x40
  404310:	f44f 7300 	mov.w	r3, #512	; 0x200
  404314:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404318:	e74a      	b.n	4041b0 <_malloc_r+0x44>
  40431a:	4423      	add	r3, r4
  40431c:	68e1      	ldr	r1, [r4, #12]
  40431e:	685a      	ldr	r2, [r3, #4]
  404320:	68a6      	ldr	r6, [r4, #8]
  404322:	f042 0201 	orr.w	r2, r2, #1
  404326:	60f1      	str	r1, [r6, #12]
  404328:	4628      	mov	r0, r5
  40432a:	608e      	str	r6, [r1, #8]
  40432c:	605a      	str	r2, [r3, #4]
  40432e:	f000 fabf 	bl	4048b0 <__malloc_unlock>
  404332:	3408      	adds	r4, #8
  404334:	4620      	mov	r0, r4
  404336:	b003      	add	sp, #12
  404338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40433c:	4423      	add	r3, r4
  40433e:	4628      	mov	r0, r5
  404340:	685a      	ldr	r2, [r3, #4]
  404342:	f042 0201 	orr.w	r2, r2, #1
  404346:	605a      	str	r2, [r3, #4]
  404348:	f000 fab2 	bl	4048b0 <__malloc_unlock>
  40434c:	3408      	adds	r4, #8
  40434e:	4620      	mov	r0, r4
  404350:	b003      	add	sp, #12
  404352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404356:	68bc      	ldr	r4, [r7, #8]
  404358:	6863      	ldr	r3, [r4, #4]
  40435a:	f023 0803 	bic.w	r8, r3, #3
  40435e:	45b0      	cmp	r8, r6
  404360:	d304      	bcc.n	40436c <_malloc_r+0x200>
  404362:	eba8 0306 	sub.w	r3, r8, r6
  404366:	2b0f      	cmp	r3, #15
  404368:	f300 8085 	bgt.w	404476 <_malloc_r+0x30a>
  40436c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4044c8 <_malloc_r+0x35c>
  404370:	4b50      	ldr	r3, [pc, #320]	; (4044b4 <_malloc_r+0x348>)
  404372:	f8d9 2000 	ldr.w	r2, [r9]
  404376:	681b      	ldr	r3, [r3, #0]
  404378:	3201      	adds	r2, #1
  40437a:	4433      	add	r3, r6
  40437c:	eb04 0a08 	add.w	sl, r4, r8
  404380:	f000 8155 	beq.w	40462e <_malloc_r+0x4c2>
  404384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404388:	330f      	adds	r3, #15
  40438a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40438e:	f02b 0b0f 	bic.w	fp, fp, #15
  404392:	4659      	mov	r1, fp
  404394:	4628      	mov	r0, r5
  404396:	f000 fd8b 	bl	404eb0 <_sbrk_r>
  40439a:	1c41      	adds	r1, r0, #1
  40439c:	4602      	mov	r2, r0
  40439e:	f000 80fc 	beq.w	40459a <_malloc_r+0x42e>
  4043a2:	4582      	cmp	sl, r0
  4043a4:	f200 80f7 	bhi.w	404596 <_malloc_r+0x42a>
  4043a8:	4b43      	ldr	r3, [pc, #268]	; (4044b8 <_malloc_r+0x34c>)
  4043aa:	6819      	ldr	r1, [r3, #0]
  4043ac:	4459      	add	r1, fp
  4043ae:	6019      	str	r1, [r3, #0]
  4043b0:	f000 814d 	beq.w	40464e <_malloc_r+0x4e2>
  4043b4:	f8d9 0000 	ldr.w	r0, [r9]
  4043b8:	3001      	adds	r0, #1
  4043ba:	bf1b      	ittet	ne
  4043bc:	eba2 0a0a 	subne.w	sl, r2, sl
  4043c0:	4451      	addne	r1, sl
  4043c2:	f8c9 2000 	streq.w	r2, [r9]
  4043c6:	6019      	strne	r1, [r3, #0]
  4043c8:	f012 0107 	ands.w	r1, r2, #7
  4043cc:	f000 8115 	beq.w	4045fa <_malloc_r+0x48e>
  4043d0:	f1c1 0008 	rsb	r0, r1, #8
  4043d4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4043d8:	4402      	add	r2, r0
  4043da:	3108      	adds	r1, #8
  4043dc:	eb02 090b 	add.w	r9, r2, fp
  4043e0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4043e4:	eba1 0909 	sub.w	r9, r1, r9
  4043e8:	4649      	mov	r1, r9
  4043ea:	4628      	mov	r0, r5
  4043ec:	9301      	str	r3, [sp, #4]
  4043ee:	9200      	str	r2, [sp, #0]
  4043f0:	f000 fd5e 	bl	404eb0 <_sbrk_r>
  4043f4:	1c43      	adds	r3, r0, #1
  4043f6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4043fa:	f000 8143 	beq.w	404684 <_malloc_r+0x518>
  4043fe:	1a80      	subs	r0, r0, r2
  404400:	4448      	add	r0, r9
  404402:	f040 0001 	orr.w	r0, r0, #1
  404406:	6819      	ldr	r1, [r3, #0]
  404408:	60ba      	str	r2, [r7, #8]
  40440a:	4449      	add	r1, r9
  40440c:	42bc      	cmp	r4, r7
  40440e:	6050      	str	r0, [r2, #4]
  404410:	6019      	str	r1, [r3, #0]
  404412:	d017      	beq.n	404444 <_malloc_r+0x2d8>
  404414:	f1b8 0f0f 	cmp.w	r8, #15
  404418:	f240 80fb 	bls.w	404612 <_malloc_r+0x4a6>
  40441c:	6860      	ldr	r0, [r4, #4]
  40441e:	f1a8 020c 	sub.w	r2, r8, #12
  404422:	f022 0207 	bic.w	r2, r2, #7
  404426:	eb04 0e02 	add.w	lr, r4, r2
  40442a:	f000 0001 	and.w	r0, r0, #1
  40442e:	f04f 0c05 	mov.w	ip, #5
  404432:	4310      	orrs	r0, r2
  404434:	2a0f      	cmp	r2, #15
  404436:	6060      	str	r0, [r4, #4]
  404438:	f8ce c004 	str.w	ip, [lr, #4]
  40443c:	f8ce c008 	str.w	ip, [lr, #8]
  404440:	f200 8117 	bhi.w	404672 <_malloc_r+0x506>
  404444:	4b1d      	ldr	r3, [pc, #116]	; (4044bc <_malloc_r+0x350>)
  404446:	68bc      	ldr	r4, [r7, #8]
  404448:	681a      	ldr	r2, [r3, #0]
  40444a:	4291      	cmp	r1, r2
  40444c:	bf88      	it	hi
  40444e:	6019      	strhi	r1, [r3, #0]
  404450:	4b1b      	ldr	r3, [pc, #108]	; (4044c0 <_malloc_r+0x354>)
  404452:	681a      	ldr	r2, [r3, #0]
  404454:	4291      	cmp	r1, r2
  404456:	6862      	ldr	r2, [r4, #4]
  404458:	bf88      	it	hi
  40445a:	6019      	strhi	r1, [r3, #0]
  40445c:	f022 0203 	bic.w	r2, r2, #3
  404460:	4296      	cmp	r6, r2
  404462:	eba2 0306 	sub.w	r3, r2, r6
  404466:	d801      	bhi.n	40446c <_malloc_r+0x300>
  404468:	2b0f      	cmp	r3, #15
  40446a:	dc04      	bgt.n	404476 <_malloc_r+0x30a>
  40446c:	4628      	mov	r0, r5
  40446e:	f000 fa1f 	bl	4048b0 <__malloc_unlock>
  404472:	2400      	movs	r4, #0
  404474:	e740      	b.n	4042f8 <_malloc_r+0x18c>
  404476:	19a2      	adds	r2, r4, r6
  404478:	f043 0301 	orr.w	r3, r3, #1
  40447c:	f046 0601 	orr.w	r6, r6, #1
  404480:	6066      	str	r6, [r4, #4]
  404482:	4628      	mov	r0, r5
  404484:	60ba      	str	r2, [r7, #8]
  404486:	6053      	str	r3, [r2, #4]
  404488:	f000 fa12 	bl	4048b0 <__malloc_unlock>
  40448c:	3408      	adds	r4, #8
  40448e:	4620      	mov	r0, r4
  404490:	b003      	add	sp, #12
  404492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404496:	2b14      	cmp	r3, #20
  404498:	d971      	bls.n	40457e <_malloc_r+0x412>
  40449a:	2b54      	cmp	r3, #84	; 0x54
  40449c:	f200 80a3 	bhi.w	4045e6 <_malloc_r+0x47a>
  4044a0:	0b33      	lsrs	r3, r6, #12
  4044a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4044a6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4044aa:	00c3      	lsls	r3, r0, #3
  4044ac:	e680      	b.n	4041b0 <_malloc_r+0x44>
  4044ae:	bf00      	nop
  4044b0:	2040045c 	.word	0x2040045c
  4044b4:	20400cb4 	.word	0x20400cb4
  4044b8:	20400c84 	.word	0x20400c84
  4044bc:	20400cac 	.word	0x20400cac
  4044c0:	20400cb0 	.word	0x20400cb0
  4044c4:	20400464 	.word	0x20400464
  4044c8:	20400864 	.word	0x20400864
  4044cc:	0a5a      	lsrs	r2, r3, #9
  4044ce:	2a04      	cmp	r2, #4
  4044d0:	d95b      	bls.n	40458a <_malloc_r+0x41e>
  4044d2:	2a14      	cmp	r2, #20
  4044d4:	f200 80ae 	bhi.w	404634 <_malloc_r+0x4c8>
  4044d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4044dc:	00c9      	lsls	r1, r1, #3
  4044de:	325b      	adds	r2, #91	; 0x5b
  4044e0:	eb07 0c01 	add.w	ip, r7, r1
  4044e4:	5879      	ldr	r1, [r7, r1]
  4044e6:	f1ac 0c08 	sub.w	ip, ip, #8
  4044ea:	458c      	cmp	ip, r1
  4044ec:	f000 8088 	beq.w	404600 <_malloc_r+0x494>
  4044f0:	684a      	ldr	r2, [r1, #4]
  4044f2:	f022 0203 	bic.w	r2, r2, #3
  4044f6:	4293      	cmp	r3, r2
  4044f8:	d273      	bcs.n	4045e2 <_malloc_r+0x476>
  4044fa:	6889      	ldr	r1, [r1, #8]
  4044fc:	458c      	cmp	ip, r1
  4044fe:	d1f7      	bne.n	4044f0 <_malloc_r+0x384>
  404500:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404504:	687b      	ldr	r3, [r7, #4]
  404506:	60e2      	str	r2, [r4, #12]
  404508:	f8c4 c008 	str.w	ip, [r4, #8]
  40450c:	6094      	str	r4, [r2, #8]
  40450e:	f8cc 400c 	str.w	r4, [ip, #12]
  404512:	e68f      	b.n	404234 <_malloc_r+0xc8>
  404514:	19a1      	adds	r1, r4, r6
  404516:	f046 0c01 	orr.w	ip, r6, #1
  40451a:	f042 0601 	orr.w	r6, r2, #1
  40451e:	f8c4 c004 	str.w	ip, [r4, #4]
  404522:	4628      	mov	r0, r5
  404524:	6179      	str	r1, [r7, #20]
  404526:	6139      	str	r1, [r7, #16]
  404528:	f8c1 e00c 	str.w	lr, [r1, #12]
  40452c:	f8c1 e008 	str.w	lr, [r1, #8]
  404530:	604e      	str	r6, [r1, #4]
  404532:	50e2      	str	r2, [r4, r3]
  404534:	f000 f9bc 	bl	4048b0 <__malloc_unlock>
  404538:	3408      	adds	r4, #8
  40453a:	e6dd      	b.n	4042f8 <_malloc_r+0x18c>
  40453c:	687b      	ldr	r3, [r7, #4]
  40453e:	e679      	b.n	404234 <_malloc_r+0xc8>
  404540:	f108 0801 	add.w	r8, r8, #1
  404544:	f018 0f03 	tst.w	r8, #3
  404548:	f10c 0c08 	add.w	ip, ip, #8
  40454c:	f47f ae85 	bne.w	40425a <_malloc_r+0xee>
  404550:	e02d      	b.n	4045ae <_malloc_r+0x442>
  404552:	68dc      	ldr	r4, [r3, #12]
  404554:	42a3      	cmp	r3, r4
  404556:	bf08      	it	eq
  404558:	3002      	addeq	r0, #2
  40455a:	f43f ae3e 	beq.w	4041da <_malloc_r+0x6e>
  40455e:	e6bb      	b.n	4042d8 <_malloc_r+0x16c>
  404560:	4419      	add	r1, r3
  404562:	461c      	mov	r4, r3
  404564:	684a      	ldr	r2, [r1, #4]
  404566:	68db      	ldr	r3, [r3, #12]
  404568:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40456c:	f042 0201 	orr.w	r2, r2, #1
  404570:	604a      	str	r2, [r1, #4]
  404572:	4628      	mov	r0, r5
  404574:	60f3      	str	r3, [r6, #12]
  404576:	609e      	str	r6, [r3, #8]
  404578:	f000 f99a 	bl	4048b0 <__malloc_unlock>
  40457c:	e6bc      	b.n	4042f8 <_malloc_r+0x18c>
  40457e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404582:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404586:	00c3      	lsls	r3, r0, #3
  404588:	e612      	b.n	4041b0 <_malloc_r+0x44>
  40458a:	099a      	lsrs	r2, r3, #6
  40458c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404590:	00c9      	lsls	r1, r1, #3
  404592:	3238      	adds	r2, #56	; 0x38
  404594:	e7a4      	b.n	4044e0 <_malloc_r+0x374>
  404596:	42bc      	cmp	r4, r7
  404598:	d054      	beq.n	404644 <_malloc_r+0x4d8>
  40459a:	68bc      	ldr	r4, [r7, #8]
  40459c:	6862      	ldr	r2, [r4, #4]
  40459e:	f022 0203 	bic.w	r2, r2, #3
  4045a2:	e75d      	b.n	404460 <_malloc_r+0x2f4>
  4045a4:	f859 3908 	ldr.w	r3, [r9], #-8
  4045a8:	4599      	cmp	r9, r3
  4045aa:	f040 8086 	bne.w	4046ba <_malloc_r+0x54e>
  4045ae:	f010 0f03 	tst.w	r0, #3
  4045b2:	f100 30ff 	add.w	r0, r0, #4294967295
  4045b6:	d1f5      	bne.n	4045a4 <_malloc_r+0x438>
  4045b8:	687b      	ldr	r3, [r7, #4]
  4045ba:	ea23 0304 	bic.w	r3, r3, r4
  4045be:	607b      	str	r3, [r7, #4]
  4045c0:	0064      	lsls	r4, r4, #1
  4045c2:	429c      	cmp	r4, r3
  4045c4:	f63f aec7 	bhi.w	404356 <_malloc_r+0x1ea>
  4045c8:	2c00      	cmp	r4, #0
  4045ca:	f43f aec4 	beq.w	404356 <_malloc_r+0x1ea>
  4045ce:	421c      	tst	r4, r3
  4045d0:	4640      	mov	r0, r8
  4045d2:	f47f ae3e 	bne.w	404252 <_malloc_r+0xe6>
  4045d6:	0064      	lsls	r4, r4, #1
  4045d8:	421c      	tst	r4, r3
  4045da:	f100 0004 	add.w	r0, r0, #4
  4045de:	d0fa      	beq.n	4045d6 <_malloc_r+0x46a>
  4045e0:	e637      	b.n	404252 <_malloc_r+0xe6>
  4045e2:	468c      	mov	ip, r1
  4045e4:	e78c      	b.n	404500 <_malloc_r+0x394>
  4045e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4045ea:	d815      	bhi.n	404618 <_malloc_r+0x4ac>
  4045ec:	0bf3      	lsrs	r3, r6, #15
  4045ee:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4045f2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4045f6:	00c3      	lsls	r3, r0, #3
  4045f8:	e5da      	b.n	4041b0 <_malloc_r+0x44>
  4045fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4045fe:	e6ed      	b.n	4043dc <_malloc_r+0x270>
  404600:	687b      	ldr	r3, [r7, #4]
  404602:	1092      	asrs	r2, r2, #2
  404604:	2101      	movs	r1, #1
  404606:	fa01 f202 	lsl.w	r2, r1, r2
  40460a:	4313      	orrs	r3, r2
  40460c:	607b      	str	r3, [r7, #4]
  40460e:	4662      	mov	r2, ip
  404610:	e779      	b.n	404506 <_malloc_r+0x39a>
  404612:	2301      	movs	r3, #1
  404614:	6053      	str	r3, [r2, #4]
  404616:	e729      	b.n	40446c <_malloc_r+0x300>
  404618:	f240 5254 	movw	r2, #1364	; 0x554
  40461c:	4293      	cmp	r3, r2
  40461e:	d822      	bhi.n	404666 <_malloc_r+0x4fa>
  404620:	0cb3      	lsrs	r3, r6, #18
  404622:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404626:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40462a:	00c3      	lsls	r3, r0, #3
  40462c:	e5c0      	b.n	4041b0 <_malloc_r+0x44>
  40462e:	f103 0b10 	add.w	fp, r3, #16
  404632:	e6ae      	b.n	404392 <_malloc_r+0x226>
  404634:	2a54      	cmp	r2, #84	; 0x54
  404636:	d829      	bhi.n	40468c <_malloc_r+0x520>
  404638:	0b1a      	lsrs	r2, r3, #12
  40463a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40463e:	00c9      	lsls	r1, r1, #3
  404640:	326e      	adds	r2, #110	; 0x6e
  404642:	e74d      	b.n	4044e0 <_malloc_r+0x374>
  404644:	4b20      	ldr	r3, [pc, #128]	; (4046c8 <_malloc_r+0x55c>)
  404646:	6819      	ldr	r1, [r3, #0]
  404648:	4459      	add	r1, fp
  40464a:	6019      	str	r1, [r3, #0]
  40464c:	e6b2      	b.n	4043b4 <_malloc_r+0x248>
  40464e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404652:	2800      	cmp	r0, #0
  404654:	f47f aeae 	bne.w	4043b4 <_malloc_r+0x248>
  404658:	eb08 030b 	add.w	r3, r8, fp
  40465c:	68ba      	ldr	r2, [r7, #8]
  40465e:	f043 0301 	orr.w	r3, r3, #1
  404662:	6053      	str	r3, [r2, #4]
  404664:	e6ee      	b.n	404444 <_malloc_r+0x2d8>
  404666:	207f      	movs	r0, #127	; 0x7f
  404668:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40466c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404670:	e59e      	b.n	4041b0 <_malloc_r+0x44>
  404672:	f104 0108 	add.w	r1, r4, #8
  404676:	4628      	mov	r0, r5
  404678:	9300      	str	r3, [sp, #0]
  40467a:	f000 fe0f 	bl	40529c <_free_r>
  40467e:	9b00      	ldr	r3, [sp, #0]
  404680:	6819      	ldr	r1, [r3, #0]
  404682:	e6df      	b.n	404444 <_malloc_r+0x2d8>
  404684:	2001      	movs	r0, #1
  404686:	f04f 0900 	mov.w	r9, #0
  40468a:	e6bc      	b.n	404406 <_malloc_r+0x29a>
  40468c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404690:	d805      	bhi.n	40469e <_malloc_r+0x532>
  404692:	0bda      	lsrs	r2, r3, #15
  404694:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404698:	00c9      	lsls	r1, r1, #3
  40469a:	3277      	adds	r2, #119	; 0x77
  40469c:	e720      	b.n	4044e0 <_malloc_r+0x374>
  40469e:	f240 5154 	movw	r1, #1364	; 0x554
  4046a2:	428a      	cmp	r2, r1
  4046a4:	d805      	bhi.n	4046b2 <_malloc_r+0x546>
  4046a6:	0c9a      	lsrs	r2, r3, #18
  4046a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4046ac:	00c9      	lsls	r1, r1, #3
  4046ae:	327c      	adds	r2, #124	; 0x7c
  4046b0:	e716      	b.n	4044e0 <_malloc_r+0x374>
  4046b2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4046b6:	227e      	movs	r2, #126	; 0x7e
  4046b8:	e712      	b.n	4044e0 <_malloc_r+0x374>
  4046ba:	687b      	ldr	r3, [r7, #4]
  4046bc:	e780      	b.n	4045c0 <_malloc_r+0x454>
  4046be:	08f0      	lsrs	r0, r6, #3
  4046c0:	f106 0308 	add.w	r3, r6, #8
  4046c4:	e600      	b.n	4042c8 <_malloc_r+0x15c>
  4046c6:	bf00      	nop
  4046c8:	20400c84 	.word	0x20400c84
  4046cc:	00000000 	.word	0x00000000

004046d0 <memchr>:
  4046d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4046d4:	2a10      	cmp	r2, #16
  4046d6:	db2b      	blt.n	404730 <memchr+0x60>
  4046d8:	f010 0f07 	tst.w	r0, #7
  4046dc:	d008      	beq.n	4046f0 <memchr+0x20>
  4046de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4046e2:	3a01      	subs	r2, #1
  4046e4:	428b      	cmp	r3, r1
  4046e6:	d02d      	beq.n	404744 <memchr+0x74>
  4046e8:	f010 0f07 	tst.w	r0, #7
  4046ec:	b342      	cbz	r2, 404740 <memchr+0x70>
  4046ee:	d1f6      	bne.n	4046de <memchr+0xe>
  4046f0:	b4f0      	push	{r4, r5, r6, r7}
  4046f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4046f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4046fa:	f022 0407 	bic.w	r4, r2, #7
  4046fe:	f07f 0700 	mvns.w	r7, #0
  404702:	2300      	movs	r3, #0
  404704:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404708:	3c08      	subs	r4, #8
  40470a:	ea85 0501 	eor.w	r5, r5, r1
  40470e:	ea86 0601 	eor.w	r6, r6, r1
  404712:	fa85 f547 	uadd8	r5, r5, r7
  404716:	faa3 f587 	sel	r5, r3, r7
  40471a:	fa86 f647 	uadd8	r6, r6, r7
  40471e:	faa5 f687 	sel	r6, r5, r7
  404722:	b98e      	cbnz	r6, 404748 <memchr+0x78>
  404724:	d1ee      	bne.n	404704 <memchr+0x34>
  404726:	bcf0      	pop	{r4, r5, r6, r7}
  404728:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40472c:	f002 0207 	and.w	r2, r2, #7
  404730:	b132      	cbz	r2, 404740 <memchr+0x70>
  404732:	f810 3b01 	ldrb.w	r3, [r0], #1
  404736:	3a01      	subs	r2, #1
  404738:	ea83 0301 	eor.w	r3, r3, r1
  40473c:	b113      	cbz	r3, 404744 <memchr+0x74>
  40473e:	d1f8      	bne.n	404732 <memchr+0x62>
  404740:	2000      	movs	r0, #0
  404742:	4770      	bx	lr
  404744:	3801      	subs	r0, #1
  404746:	4770      	bx	lr
  404748:	2d00      	cmp	r5, #0
  40474a:	bf06      	itte	eq
  40474c:	4635      	moveq	r5, r6
  40474e:	3803      	subeq	r0, #3
  404750:	3807      	subne	r0, #7
  404752:	f015 0f01 	tst.w	r5, #1
  404756:	d107      	bne.n	404768 <memchr+0x98>
  404758:	3001      	adds	r0, #1
  40475a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40475e:	bf02      	ittt	eq
  404760:	3001      	addeq	r0, #1
  404762:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404766:	3001      	addeq	r0, #1
  404768:	bcf0      	pop	{r4, r5, r6, r7}
  40476a:	3801      	subs	r0, #1
  40476c:	4770      	bx	lr
  40476e:	bf00      	nop

00404770 <memcpy>:
  404770:	4684      	mov	ip, r0
  404772:	ea41 0300 	orr.w	r3, r1, r0
  404776:	f013 0303 	ands.w	r3, r3, #3
  40477a:	d16d      	bne.n	404858 <memcpy+0xe8>
  40477c:	3a40      	subs	r2, #64	; 0x40
  40477e:	d341      	bcc.n	404804 <memcpy+0x94>
  404780:	f851 3b04 	ldr.w	r3, [r1], #4
  404784:	f840 3b04 	str.w	r3, [r0], #4
  404788:	f851 3b04 	ldr.w	r3, [r1], #4
  40478c:	f840 3b04 	str.w	r3, [r0], #4
  404790:	f851 3b04 	ldr.w	r3, [r1], #4
  404794:	f840 3b04 	str.w	r3, [r0], #4
  404798:	f851 3b04 	ldr.w	r3, [r1], #4
  40479c:	f840 3b04 	str.w	r3, [r0], #4
  4047a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047a4:	f840 3b04 	str.w	r3, [r0], #4
  4047a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ac:	f840 3b04 	str.w	r3, [r0], #4
  4047b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047b4:	f840 3b04 	str.w	r3, [r0], #4
  4047b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047bc:	f840 3b04 	str.w	r3, [r0], #4
  4047c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047c4:	f840 3b04 	str.w	r3, [r0], #4
  4047c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047cc:	f840 3b04 	str.w	r3, [r0], #4
  4047d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047d4:	f840 3b04 	str.w	r3, [r0], #4
  4047d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047dc:	f840 3b04 	str.w	r3, [r0], #4
  4047e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047e4:	f840 3b04 	str.w	r3, [r0], #4
  4047e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ec:	f840 3b04 	str.w	r3, [r0], #4
  4047f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047f4:	f840 3b04 	str.w	r3, [r0], #4
  4047f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047fc:	f840 3b04 	str.w	r3, [r0], #4
  404800:	3a40      	subs	r2, #64	; 0x40
  404802:	d2bd      	bcs.n	404780 <memcpy+0x10>
  404804:	3230      	adds	r2, #48	; 0x30
  404806:	d311      	bcc.n	40482c <memcpy+0xbc>
  404808:	f851 3b04 	ldr.w	r3, [r1], #4
  40480c:	f840 3b04 	str.w	r3, [r0], #4
  404810:	f851 3b04 	ldr.w	r3, [r1], #4
  404814:	f840 3b04 	str.w	r3, [r0], #4
  404818:	f851 3b04 	ldr.w	r3, [r1], #4
  40481c:	f840 3b04 	str.w	r3, [r0], #4
  404820:	f851 3b04 	ldr.w	r3, [r1], #4
  404824:	f840 3b04 	str.w	r3, [r0], #4
  404828:	3a10      	subs	r2, #16
  40482a:	d2ed      	bcs.n	404808 <memcpy+0x98>
  40482c:	320c      	adds	r2, #12
  40482e:	d305      	bcc.n	40483c <memcpy+0xcc>
  404830:	f851 3b04 	ldr.w	r3, [r1], #4
  404834:	f840 3b04 	str.w	r3, [r0], #4
  404838:	3a04      	subs	r2, #4
  40483a:	d2f9      	bcs.n	404830 <memcpy+0xc0>
  40483c:	3204      	adds	r2, #4
  40483e:	d008      	beq.n	404852 <memcpy+0xe2>
  404840:	07d2      	lsls	r2, r2, #31
  404842:	bf1c      	itt	ne
  404844:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404848:	f800 3b01 	strbne.w	r3, [r0], #1
  40484c:	d301      	bcc.n	404852 <memcpy+0xe2>
  40484e:	880b      	ldrh	r3, [r1, #0]
  404850:	8003      	strh	r3, [r0, #0]
  404852:	4660      	mov	r0, ip
  404854:	4770      	bx	lr
  404856:	bf00      	nop
  404858:	2a08      	cmp	r2, #8
  40485a:	d313      	bcc.n	404884 <memcpy+0x114>
  40485c:	078b      	lsls	r3, r1, #30
  40485e:	d08d      	beq.n	40477c <memcpy+0xc>
  404860:	f010 0303 	ands.w	r3, r0, #3
  404864:	d08a      	beq.n	40477c <memcpy+0xc>
  404866:	f1c3 0304 	rsb	r3, r3, #4
  40486a:	1ad2      	subs	r2, r2, r3
  40486c:	07db      	lsls	r3, r3, #31
  40486e:	bf1c      	itt	ne
  404870:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404874:	f800 3b01 	strbne.w	r3, [r0], #1
  404878:	d380      	bcc.n	40477c <memcpy+0xc>
  40487a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40487e:	f820 3b02 	strh.w	r3, [r0], #2
  404882:	e77b      	b.n	40477c <memcpy+0xc>
  404884:	3a04      	subs	r2, #4
  404886:	d3d9      	bcc.n	40483c <memcpy+0xcc>
  404888:	3a01      	subs	r2, #1
  40488a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40488e:	f800 3b01 	strb.w	r3, [r0], #1
  404892:	d2f9      	bcs.n	404888 <memcpy+0x118>
  404894:	780b      	ldrb	r3, [r1, #0]
  404896:	7003      	strb	r3, [r0, #0]
  404898:	784b      	ldrb	r3, [r1, #1]
  40489a:	7043      	strb	r3, [r0, #1]
  40489c:	788b      	ldrb	r3, [r1, #2]
  40489e:	7083      	strb	r3, [r0, #2]
  4048a0:	4660      	mov	r0, ip
  4048a2:	4770      	bx	lr

004048a4 <__malloc_lock>:
  4048a4:	4801      	ldr	r0, [pc, #4]	; (4048ac <__malloc_lock+0x8>)
  4048a6:	f7ff bc5d 	b.w	404164 <__retarget_lock_acquire_recursive>
  4048aa:	bf00      	nop
  4048ac:	20400cc8 	.word	0x20400cc8

004048b0 <__malloc_unlock>:
  4048b0:	4801      	ldr	r0, [pc, #4]	; (4048b8 <__malloc_unlock+0x8>)
  4048b2:	f7ff bc59 	b.w	404168 <__retarget_lock_release_recursive>
  4048b6:	bf00      	nop
  4048b8:	20400cc8 	.word	0x20400cc8

004048bc <_Balloc>:
  4048bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4048be:	b570      	push	{r4, r5, r6, lr}
  4048c0:	4605      	mov	r5, r0
  4048c2:	460c      	mov	r4, r1
  4048c4:	b14b      	cbz	r3, 4048da <_Balloc+0x1e>
  4048c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4048ca:	b180      	cbz	r0, 4048ee <_Balloc+0x32>
  4048cc:	6802      	ldr	r2, [r0, #0]
  4048ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4048d2:	2300      	movs	r3, #0
  4048d4:	6103      	str	r3, [r0, #16]
  4048d6:	60c3      	str	r3, [r0, #12]
  4048d8:	bd70      	pop	{r4, r5, r6, pc}
  4048da:	2221      	movs	r2, #33	; 0x21
  4048dc:	2104      	movs	r1, #4
  4048de:	f000 fc5d 	bl	40519c <_calloc_r>
  4048e2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4048e4:	4603      	mov	r3, r0
  4048e6:	2800      	cmp	r0, #0
  4048e8:	d1ed      	bne.n	4048c6 <_Balloc+0xa>
  4048ea:	2000      	movs	r0, #0
  4048ec:	bd70      	pop	{r4, r5, r6, pc}
  4048ee:	2101      	movs	r1, #1
  4048f0:	fa01 f604 	lsl.w	r6, r1, r4
  4048f4:	1d72      	adds	r2, r6, #5
  4048f6:	4628      	mov	r0, r5
  4048f8:	0092      	lsls	r2, r2, #2
  4048fa:	f000 fc4f 	bl	40519c <_calloc_r>
  4048fe:	2800      	cmp	r0, #0
  404900:	d0f3      	beq.n	4048ea <_Balloc+0x2e>
  404902:	6044      	str	r4, [r0, #4]
  404904:	6086      	str	r6, [r0, #8]
  404906:	e7e4      	b.n	4048d2 <_Balloc+0x16>

00404908 <_Bfree>:
  404908:	b131      	cbz	r1, 404918 <_Bfree+0x10>
  40490a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40490c:	684a      	ldr	r2, [r1, #4]
  40490e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404912:	6008      	str	r0, [r1, #0]
  404914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404918:	4770      	bx	lr
  40491a:	bf00      	nop

0040491c <__multadd>:
  40491c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40491e:	690c      	ldr	r4, [r1, #16]
  404920:	b083      	sub	sp, #12
  404922:	460d      	mov	r5, r1
  404924:	4606      	mov	r6, r0
  404926:	f101 0e14 	add.w	lr, r1, #20
  40492a:	2700      	movs	r7, #0
  40492c:	f8de 0000 	ldr.w	r0, [lr]
  404930:	b281      	uxth	r1, r0
  404932:	fb02 3301 	mla	r3, r2, r1, r3
  404936:	0c01      	lsrs	r1, r0, #16
  404938:	0c18      	lsrs	r0, r3, #16
  40493a:	fb02 0101 	mla	r1, r2, r1, r0
  40493e:	b29b      	uxth	r3, r3
  404940:	3701      	adds	r7, #1
  404942:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404946:	42bc      	cmp	r4, r7
  404948:	f84e 3b04 	str.w	r3, [lr], #4
  40494c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404950:	dcec      	bgt.n	40492c <__multadd+0x10>
  404952:	b13b      	cbz	r3, 404964 <__multadd+0x48>
  404954:	68aa      	ldr	r2, [r5, #8]
  404956:	4294      	cmp	r4, r2
  404958:	da07      	bge.n	40496a <__multadd+0x4e>
  40495a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40495e:	3401      	adds	r4, #1
  404960:	6153      	str	r3, [r2, #20]
  404962:	612c      	str	r4, [r5, #16]
  404964:	4628      	mov	r0, r5
  404966:	b003      	add	sp, #12
  404968:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40496a:	6869      	ldr	r1, [r5, #4]
  40496c:	9301      	str	r3, [sp, #4]
  40496e:	3101      	adds	r1, #1
  404970:	4630      	mov	r0, r6
  404972:	f7ff ffa3 	bl	4048bc <_Balloc>
  404976:	692a      	ldr	r2, [r5, #16]
  404978:	3202      	adds	r2, #2
  40497a:	f105 010c 	add.w	r1, r5, #12
  40497e:	4607      	mov	r7, r0
  404980:	0092      	lsls	r2, r2, #2
  404982:	300c      	adds	r0, #12
  404984:	f7ff fef4 	bl	404770 <memcpy>
  404988:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40498a:	6869      	ldr	r1, [r5, #4]
  40498c:	9b01      	ldr	r3, [sp, #4]
  40498e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404992:	6028      	str	r0, [r5, #0]
  404994:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404998:	463d      	mov	r5, r7
  40499a:	e7de      	b.n	40495a <__multadd+0x3e>

0040499c <__hi0bits>:
  40499c:	0c02      	lsrs	r2, r0, #16
  40499e:	0412      	lsls	r2, r2, #16
  4049a0:	4603      	mov	r3, r0
  4049a2:	b9b2      	cbnz	r2, 4049d2 <__hi0bits+0x36>
  4049a4:	0403      	lsls	r3, r0, #16
  4049a6:	2010      	movs	r0, #16
  4049a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4049ac:	bf04      	itt	eq
  4049ae:	021b      	lsleq	r3, r3, #8
  4049b0:	3008      	addeq	r0, #8
  4049b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4049b6:	bf04      	itt	eq
  4049b8:	011b      	lsleq	r3, r3, #4
  4049ba:	3004      	addeq	r0, #4
  4049bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4049c0:	bf04      	itt	eq
  4049c2:	009b      	lsleq	r3, r3, #2
  4049c4:	3002      	addeq	r0, #2
  4049c6:	2b00      	cmp	r3, #0
  4049c8:	db02      	blt.n	4049d0 <__hi0bits+0x34>
  4049ca:	005b      	lsls	r3, r3, #1
  4049cc:	d403      	bmi.n	4049d6 <__hi0bits+0x3a>
  4049ce:	2020      	movs	r0, #32
  4049d0:	4770      	bx	lr
  4049d2:	2000      	movs	r0, #0
  4049d4:	e7e8      	b.n	4049a8 <__hi0bits+0xc>
  4049d6:	3001      	adds	r0, #1
  4049d8:	4770      	bx	lr
  4049da:	bf00      	nop

004049dc <__lo0bits>:
  4049dc:	6803      	ldr	r3, [r0, #0]
  4049de:	f013 0207 	ands.w	r2, r3, #7
  4049e2:	4601      	mov	r1, r0
  4049e4:	d007      	beq.n	4049f6 <__lo0bits+0x1a>
  4049e6:	07da      	lsls	r2, r3, #31
  4049e8:	d421      	bmi.n	404a2e <__lo0bits+0x52>
  4049ea:	0798      	lsls	r0, r3, #30
  4049ec:	d421      	bmi.n	404a32 <__lo0bits+0x56>
  4049ee:	089b      	lsrs	r3, r3, #2
  4049f0:	600b      	str	r3, [r1, #0]
  4049f2:	2002      	movs	r0, #2
  4049f4:	4770      	bx	lr
  4049f6:	b298      	uxth	r0, r3
  4049f8:	b198      	cbz	r0, 404a22 <__lo0bits+0x46>
  4049fa:	4610      	mov	r0, r2
  4049fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  404a00:	bf04      	itt	eq
  404a02:	0a1b      	lsreq	r3, r3, #8
  404a04:	3008      	addeq	r0, #8
  404a06:	071a      	lsls	r2, r3, #28
  404a08:	bf04      	itt	eq
  404a0a:	091b      	lsreq	r3, r3, #4
  404a0c:	3004      	addeq	r0, #4
  404a0e:	079a      	lsls	r2, r3, #30
  404a10:	bf04      	itt	eq
  404a12:	089b      	lsreq	r3, r3, #2
  404a14:	3002      	addeq	r0, #2
  404a16:	07da      	lsls	r2, r3, #31
  404a18:	d407      	bmi.n	404a2a <__lo0bits+0x4e>
  404a1a:	085b      	lsrs	r3, r3, #1
  404a1c:	d104      	bne.n	404a28 <__lo0bits+0x4c>
  404a1e:	2020      	movs	r0, #32
  404a20:	4770      	bx	lr
  404a22:	0c1b      	lsrs	r3, r3, #16
  404a24:	2010      	movs	r0, #16
  404a26:	e7e9      	b.n	4049fc <__lo0bits+0x20>
  404a28:	3001      	adds	r0, #1
  404a2a:	600b      	str	r3, [r1, #0]
  404a2c:	4770      	bx	lr
  404a2e:	2000      	movs	r0, #0
  404a30:	4770      	bx	lr
  404a32:	085b      	lsrs	r3, r3, #1
  404a34:	600b      	str	r3, [r1, #0]
  404a36:	2001      	movs	r0, #1
  404a38:	4770      	bx	lr
  404a3a:	bf00      	nop

00404a3c <__i2b>:
  404a3c:	b510      	push	{r4, lr}
  404a3e:	460c      	mov	r4, r1
  404a40:	2101      	movs	r1, #1
  404a42:	f7ff ff3b 	bl	4048bc <_Balloc>
  404a46:	2201      	movs	r2, #1
  404a48:	6144      	str	r4, [r0, #20]
  404a4a:	6102      	str	r2, [r0, #16]
  404a4c:	bd10      	pop	{r4, pc}
  404a4e:	bf00      	nop

00404a50 <__multiply>:
  404a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a54:	690c      	ldr	r4, [r1, #16]
  404a56:	6915      	ldr	r5, [r2, #16]
  404a58:	42ac      	cmp	r4, r5
  404a5a:	b083      	sub	sp, #12
  404a5c:	468b      	mov	fp, r1
  404a5e:	4616      	mov	r6, r2
  404a60:	da04      	bge.n	404a6c <__multiply+0x1c>
  404a62:	4622      	mov	r2, r4
  404a64:	46b3      	mov	fp, r6
  404a66:	462c      	mov	r4, r5
  404a68:	460e      	mov	r6, r1
  404a6a:	4615      	mov	r5, r2
  404a6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404a70:	f8db 1004 	ldr.w	r1, [fp, #4]
  404a74:	eb04 0805 	add.w	r8, r4, r5
  404a78:	4598      	cmp	r8, r3
  404a7a:	bfc8      	it	gt
  404a7c:	3101      	addgt	r1, #1
  404a7e:	f7ff ff1d 	bl	4048bc <_Balloc>
  404a82:	f100 0914 	add.w	r9, r0, #20
  404a86:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404a8a:	45d1      	cmp	r9, sl
  404a8c:	9000      	str	r0, [sp, #0]
  404a8e:	d205      	bcs.n	404a9c <__multiply+0x4c>
  404a90:	464b      	mov	r3, r9
  404a92:	2100      	movs	r1, #0
  404a94:	f843 1b04 	str.w	r1, [r3], #4
  404a98:	459a      	cmp	sl, r3
  404a9a:	d8fb      	bhi.n	404a94 <__multiply+0x44>
  404a9c:	f106 0c14 	add.w	ip, r6, #20
  404aa0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404aa4:	f10b 0b14 	add.w	fp, fp, #20
  404aa8:	459c      	cmp	ip, r3
  404aaa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404aae:	d24c      	bcs.n	404b4a <__multiply+0xfa>
  404ab0:	f8cd a004 	str.w	sl, [sp, #4]
  404ab4:	469a      	mov	sl, r3
  404ab6:	f8dc 5000 	ldr.w	r5, [ip]
  404aba:	b2af      	uxth	r7, r5
  404abc:	b1ef      	cbz	r7, 404afa <__multiply+0xaa>
  404abe:	2100      	movs	r1, #0
  404ac0:	464d      	mov	r5, r9
  404ac2:	465e      	mov	r6, fp
  404ac4:	460c      	mov	r4, r1
  404ac6:	f856 2b04 	ldr.w	r2, [r6], #4
  404aca:	6828      	ldr	r0, [r5, #0]
  404acc:	b293      	uxth	r3, r2
  404ace:	b281      	uxth	r1, r0
  404ad0:	fb07 1303 	mla	r3, r7, r3, r1
  404ad4:	0c12      	lsrs	r2, r2, #16
  404ad6:	0c01      	lsrs	r1, r0, #16
  404ad8:	4423      	add	r3, r4
  404ada:	fb07 1102 	mla	r1, r7, r2, r1
  404ade:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404ae2:	b29b      	uxth	r3, r3
  404ae4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ae8:	45b6      	cmp	lr, r6
  404aea:	f845 3b04 	str.w	r3, [r5], #4
  404aee:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404af2:	d8e8      	bhi.n	404ac6 <__multiply+0x76>
  404af4:	602c      	str	r4, [r5, #0]
  404af6:	f8dc 5000 	ldr.w	r5, [ip]
  404afa:	0c2d      	lsrs	r5, r5, #16
  404afc:	d01d      	beq.n	404b3a <__multiply+0xea>
  404afe:	f8d9 3000 	ldr.w	r3, [r9]
  404b02:	4648      	mov	r0, r9
  404b04:	461c      	mov	r4, r3
  404b06:	4659      	mov	r1, fp
  404b08:	2200      	movs	r2, #0
  404b0a:	880e      	ldrh	r6, [r1, #0]
  404b0c:	0c24      	lsrs	r4, r4, #16
  404b0e:	fb05 4406 	mla	r4, r5, r6, r4
  404b12:	4422      	add	r2, r4
  404b14:	b29b      	uxth	r3, r3
  404b16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404b1a:	f840 3b04 	str.w	r3, [r0], #4
  404b1e:	f851 3b04 	ldr.w	r3, [r1], #4
  404b22:	6804      	ldr	r4, [r0, #0]
  404b24:	0c1b      	lsrs	r3, r3, #16
  404b26:	b2a6      	uxth	r6, r4
  404b28:	fb05 6303 	mla	r3, r5, r3, r6
  404b2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404b30:	458e      	cmp	lr, r1
  404b32:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404b36:	d8e8      	bhi.n	404b0a <__multiply+0xba>
  404b38:	6003      	str	r3, [r0, #0]
  404b3a:	f10c 0c04 	add.w	ip, ip, #4
  404b3e:	45e2      	cmp	sl, ip
  404b40:	f109 0904 	add.w	r9, r9, #4
  404b44:	d8b7      	bhi.n	404ab6 <__multiply+0x66>
  404b46:	f8dd a004 	ldr.w	sl, [sp, #4]
  404b4a:	f1b8 0f00 	cmp.w	r8, #0
  404b4e:	dd0b      	ble.n	404b68 <__multiply+0x118>
  404b50:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404b54:	f1aa 0a04 	sub.w	sl, sl, #4
  404b58:	b11b      	cbz	r3, 404b62 <__multiply+0x112>
  404b5a:	e005      	b.n	404b68 <__multiply+0x118>
  404b5c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404b60:	b913      	cbnz	r3, 404b68 <__multiply+0x118>
  404b62:	f1b8 0801 	subs.w	r8, r8, #1
  404b66:	d1f9      	bne.n	404b5c <__multiply+0x10c>
  404b68:	9800      	ldr	r0, [sp, #0]
  404b6a:	f8c0 8010 	str.w	r8, [r0, #16]
  404b6e:	b003      	add	sp, #12
  404b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404b74 <__pow5mult>:
  404b74:	f012 0303 	ands.w	r3, r2, #3
  404b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b7c:	4614      	mov	r4, r2
  404b7e:	4607      	mov	r7, r0
  404b80:	d12e      	bne.n	404be0 <__pow5mult+0x6c>
  404b82:	460d      	mov	r5, r1
  404b84:	10a4      	asrs	r4, r4, #2
  404b86:	d01c      	beq.n	404bc2 <__pow5mult+0x4e>
  404b88:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404b8a:	b396      	cbz	r6, 404bf2 <__pow5mult+0x7e>
  404b8c:	07e3      	lsls	r3, r4, #31
  404b8e:	f04f 0800 	mov.w	r8, #0
  404b92:	d406      	bmi.n	404ba2 <__pow5mult+0x2e>
  404b94:	1064      	asrs	r4, r4, #1
  404b96:	d014      	beq.n	404bc2 <__pow5mult+0x4e>
  404b98:	6830      	ldr	r0, [r6, #0]
  404b9a:	b1a8      	cbz	r0, 404bc8 <__pow5mult+0x54>
  404b9c:	4606      	mov	r6, r0
  404b9e:	07e3      	lsls	r3, r4, #31
  404ba0:	d5f8      	bpl.n	404b94 <__pow5mult+0x20>
  404ba2:	4632      	mov	r2, r6
  404ba4:	4629      	mov	r1, r5
  404ba6:	4638      	mov	r0, r7
  404ba8:	f7ff ff52 	bl	404a50 <__multiply>
  404bac:	b1b5      	cbz	r5, 404bdc <__pow5mult+0x68>
  404bae:	686a      	ldr	r2, [r5, #4]
  404bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404bb2:	1064      	asrs	r4, r4, #1
  404bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404bb8:	6029      	str	r1, [r5, #0]
  404bba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404bbe:	4605      	mov	r5, r0
  404bc0:	d1ea      	bne.n	404b98 <__pow5mult+0x24>
  404bc2:	4628      	mov	r0, r5
  404bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bc8:	4632      	mov	r2, r6
  404bca:	4631      	mov	r1, r6
  404bcc:	4638      	mov	r0, r7
  404bce:	f7ff ff3f 	bl	404a50 <__multiply>
  404bd2:	6030      	str	r0, [r6, #0]
  404bd4:	f8c0 8000 	str.w	r8, [r0]
  404bd8:	4606      	mov	r6, r0
  404bda:	e7e0      	b.n	404b9e <__pow5mult+0x2a>
  404bdc:	4605      	mov	r5, r0
  404bde:	e7d9      	b.n	404b94 <__pow5mult+0x20>
  404be0:	1e5a      	subs	r2, r3, #1
  404be2:	4d0b      	ldr	r5, [pc, #44]	; (404c10 <__pow5mult+0x9c>)
  404be4:	2300      	movs	r3, #0
  404be6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404bea:	f7ff fe97 	bl	40491c <__multadd>
  404bee:	4605      	mov	r5, r0
  404bf0:	e7c8      	b.n	404b84 <__pow5mult+0x10>
  404bf2:	2101      	movs	r1, #1
  404bf4:	4638      	mov	r0, r7
  404bf6:	f7ff fe61 	bl	4048bc <_Balloc>
  404bfa:	f240 2171 	movw	r1, #625	; 0x271
  404bfe:	2201      	movs	r2, #1
  404c00:	2300      	movs	r3, #0
  404c02:	6141      	str	r1, [r0, #20]
  404c04:	6102      	str	r2, [r0, #16]
  404c06:	4606      	mov	r6, r0
  404c08:	64b8      	str	r0, [r7, #72]	; 0x48
  404c0a:	6003      	str	r3, [r0, #0]
  404c0c:	e7be      	b.n	404b8c <__pow5mult+0x18>
  404c0e:	bf00      	nop
  404c10:	004070e0 	.word	0x004070e0

00404c14 <__lshift>:
  404c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c18:	4691      	mov	r9, r2
  404c1a:	690a      	ldr	r2, [r1, #16]
  404c1c:	688b      	ldr	r3, [r1, #8]
  404c1e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404c22:	eb04 0802 	add.w	r8, r4, r2
  404c26:	f108 0501 	add.w	r5, r8, #1
  404c2a:	429d      	cmp	r5, r3
  404c2c:	460e      	mov	r6, r1
  404c2e:	4607      	mov	r7, r0
  404c30:	6849      	ldr	r1, [r1, #4]
  404c32:	dd04      	ble.n	404c3e <__lshift+0x2a>
  404c34:	005b      	lsls	r3, r3, #1
  404c36:	429d      	cmp	r5, r3
  404c38:	f101 0101 	add.w	r1, r1, #1
  404c3c:	dcfa      	bgt.n	404c34 <__lshift+0x20>
  404c3e:	4638      	mov	r0, r7
  404c40:	f7ff fe3c 	bl	4048bc <_Balloc>
  404c44:	2c00      	cmp	r4, #0
  404c46:	f100 0314 	add.w	r3, r0, #20
  404c4a:	dd06      	ble.n	404c5a <__lshift+0x46>
  404c4c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404c50:	2100      	movs	r1, #0
  404c52:	f843 1b04 	str.w	r1, [r3], #4
  404c56:	429a      	cmp	r2, r3
  404c58:	d1fb      	bne.n	404c52 <__lshift+0x3e>
  404c5a:	6934      	ldr	r4, [r6, #16]
  404c5c:	f106 0114 	add.w	r1, r6, #20
  404c60:	f019 091f 	ands.w	r9, r9, #31
  404c64:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404c68:	d01d      	beq.n	404ca6 <__lshift+0x92>
  404c6a:	f1c9 0c20 	rsb	ip, r9, #32
  404c6e:	2200      	movs	r2, #0
  404c70:	680c      	ldr	r4, [r1, #0]
  404c72:	fa04 f409 	lsl.w	r4, r4, r9
  404c76:	4314      	orrs	r4, r2
  404c78:	f843 4b04 	str.w	r4, [r3], #4
  404c7c:	f851 2b04 	ldr.w	r2, [r1], #4
  404c80:	458e      	cmp	lr, r1
  404c82:	fa22 f20c 	lsr.w	r2, r2, ip
  404c86:	d8f3      	bhi.n	404c70 <__lshift+0x5c>
  404c88:	601a      	str	r2, [r3, #0]
  404c8a:	b10a      	cbz	r2, 404c90 <__lshift+0x7c>
  404c8c:	f108 0502 	add.w	r5, r8, #2
  404c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c92:	6872      	ldr	r2, [r6, #4]
  404c94:	3d01      	subs	r5, #1
  404c96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c9a:	6105      	str	r5, [r0, #16]
  404c9c:	6031      	str	r1, [r6, #0]
  404c9e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ca6:	3b04      	subs	r3, #4
  404ca8:	f851 2b04 	ldr.w	r2, [r1], #4
  404cac:	f843 2f04 	str.w	r2, [r3, #4]!
  404cb0:	458e      	cmp	lr, r1
  404cb2:	d8f9      	bhi.n	404ca8 <__lshift+0x94>
  404cb4:	e7ec      	b.n	404c90 <__lshift+0x7c>
  404cb6:	bf00      	nop

00404cb8 <__mcmp>:
  404cb8:	b430      	push	{r4, r5}
  404cba:	690b      	ldr	r3, [r1, #16]
  404cbc:	4605      	mov	r5, r0
  404cbe:	6900      	ldr	r0, [r0, #16]
  404cc0:	1ac0      	subs	r0, r0, r3
  404cc2:	d10f      	bne.n	404ce4 <__mcmp+0x2c>
  404cc4:	009b      	lsls	r3, r3, #2
  404cc6:	3514      	adds	r5, #20
  404cc8:	3114      	adds	r1, #20
  404cca:	4419      	add	r1, r3
  404ccc:	442b      	add	r3, r5
  404cce:	e001      	b.n	404cd4 <__mcmp+0x1c>
  404cd0:	429d      	cmp	r5, r3
  404cd2:	d207      	bcs.n	404ce4 <__mcmp+0x2c>
  404cd4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404cd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404cdc:	4294      	cmp	r4, r2
  404cde:	d0f7      	beq.n	404cd0 <__mcmp+0x18>
  404ce0:	d302      	bcc.n	404ce8 <__mcmp+0x30>
  404ce2:	2001      	movs	r0, #1
  404ce4:	bc30      	pop	{r4, r5}
  404ce6:	4770      	bx	lr
  404ce8:	f04f 30ff 	mov.w	r0, #4294967295
  404cec:	e7fa      	b.n	404ce4 <__mcmp+0x2c>
  404cee:	bf00      	nop

00404cf0 <__mdiff>:
  404cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cf4:	690f      	ldr	r7, [r1, #16]
  404cf6:	460e      	mov	r6, r1
  404cf8:	6911      	ldr	r1, [r2, #16]
  404cfa:	1a7f      	subs	r7, r7, r1
  404cfc:	2f00      	cmp	r7, #0
  404cfe:	4690      	mov	r8, r2
  404d00:	d117      	bne.n	404d32 <__mdiff+0x42>
  404d02:	0089      	lsls	r1, r1, #2
  404d04:	f106 0514 	add.w	r5, r6, #20
  404d08:	f102 0e14 	add.w	lr, r2, #20
  404d0c:	186b      	adds	r3, r5, r1
  404d0e:	4471      	add	r1, lr
  404d10:	e001      	b.n	404d16 <__mdiff+0x26>
  404d12:	429d      	cmp	r5, r3
  404d14:	d25c      	bcs.n	404dd0 <__mdiff+0xe0>
  404d16:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404d1a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404d1e:	42a2      	cmp	r2, r4
  404d20:	d0f7      	beq.n	404d12 <__mdiff+0x22>
  404d22:	d25e      	bcs.n	404de2 <__mdiff+0xf2>
  404d24:	4633      	mov	r3, r6
  404d26:	462c      	mov	r4, r5
  404d28:	4646      	mov	r6, r8
  404d2a:	4675      	mov	r5, lr
  404d2c:	4698      	mov	r8, r3
  404d2e:	2701      	movs	r7, #1
  404d30:	e005      	b.n	404d3e <__mdiff+0x4e>
  404d32:	db58      	blt.n	404de6 <__mdiff+0xf6>
  404d34:	f106 0514 	add.w	r5, r6, #20
  404d38:	f108 0414 	add.w	r4, r8, #20
  404d3c:	2700      	movs	r7, #0
  404d3e:	6871      	ldr	r1, [r6, #4]
  404d40:	f7ff fdbc 	bl	4048bc <_Balloc>
  404d44:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404d48:	6936      	ldr	r6, [r6, #16]
  404d4a:	60c7      	str	r7, [r0, #12]
  404d4c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404d50:	46a6      	mov	lr, r4
  404d52:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404d56:	f100 0414 	add.w	r4, r0, #20
  404d5a:	2300      	movs	r3, #0
  404d5c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404d60:	f855 8b04 	ldr.w	r8, [r5], #4
  404d64:	b28a      	uxth	r2, r1
  404d66:	fa13 f388 	uxtah	r3, r3, r8
  404d6a:	0c09      	lsrs	r1, r1, #16
  404d6c:	1a9a      	subs	r2, r3, r2
  404d6e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404d72:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404d76:	b292      	uxth	r2, r2
  404d78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404d7c:	45f4      	cmp	ip, lr
  404d7e:	f844 2b04 	str.w	r2, [r4], #4
  404d82:	ea4f 4323 	mov.w	r3, r3, asr #16
  404d86:	d8e9      	bhi.n	404d5c <__mdiff+0x6c>
  404d88:	42af      	cmp	r7, r5
  404d8a:	d917      	bls.n	404dbc <__mdiff+0xcc>
  404d8c:	46a4      	mov	ip, r4
  404d8e:	46ae      	mov	lr, r5
  404d90:	f85e 2b04 	ldr.w	r2, [lr], #4
  404d94:	fa13 f382 	uxtah	r3, r3, r2
  404d98:	1419      	asrs	r1, r3, #16
  404d9a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404d9e:	b29b      	uxth	r3, r3
  404da0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404da4:	4577      	cmp	r7, lr
  404da6:	f84c 2b04 	str.w	r2, [ip], #4
  404daa:	ea4f 4321 	mov.w	r3, r1, asr #16
  404dae:	d8ef      	bhi.n	404d90 <__mdiff+0xa0>
  404db0:	43ed      	mvns	r5, r5
  404db2:	442f      	add	r7, r5
  404db4:	f027 0703 	bic.w	r7, r7, #3
  404db8:	3704      	adds	r7, #4
  404dba:	443c      	add	r4, r7
  404dbc:	3c04      	subs	r4, #4
  404dbe:	b922      	cbnz	r2, 404dca <__mdiff+0xda>
  404dc0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404dc4:	3e01      	subs	r6, #1
  404dc6:	2b00      	cmp	r3, #0
  404dc8:	d0fa      	beq.n	404dc0 <__mdiff+0xd0>
  404dca:	6106      	str	r6, [r0, #16]
  404dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd0:	2100      	movs	r1, #0
  404dd2:	f7ff fd73 	bl	4048bc <_Balloc>
  404dd6:	2201      	movs	r2, #1
  404dd8:	2300      	movs	r3, #0
  404dda:	6102      	str	r2, [r0, #16]
  404ddc:	6143      	str	r3, [r0, #20]
  404dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404de2:	4674      	mov	r4, lr
  404de4:	e7ab      	b.n	404d3e <__mdiff+0x4e>
  404de6:	4633      	mov	r3, r6
  404de8:	f106 0414 	add.w	r4, r6, #20
  404dec:	f102 0514 	add.w	r5, r2, #20
  404df0:	4616      	mov	r6, r2
  404df2:	2701      	movs	r7, #1
  404df4:	4698      	mov	r8, r3
  404df6:	e7a2      	b.n	404d3e <__mdiff+0x4e>

00404df8 <__d2b>:
  404df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404dfc:	b082      	sub	sp, #8
  404dfe:	2101      	movs	r1, #1
  404e00:	461c      	mov	r4, r3
  404e02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404e06:	4615      	mov	r5, r2
  404e08:	9e08      	ldr	r6, [sp, #32]
  404e0a:	f7ff fd57 	bl	4048bc <_Balloc>
  404e0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404e12:	4680      	mov	r8, r0
  404e14:	b10f      	cbz	r7, 404e1a <__d2b+0x22>
  404e16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404e1a:	9401      	str	r4, [sp, #4]
  404e1c:	b31d      	cbz	r5, 404e66 <__d2b+0x6e>
  404e1e:	a802      	add	r0, sp, #8
  404e20:	f840 5d08 	str.w	r5, [r0, #-8]!
  404e24:	f7ff fdda 	bl	4049dc <__lo0bits>
  404e28:	2800      	cmp	r0, #0
  404e2a:	d134      	bne.n	404e96 <__d2b+0x9e>
  404e2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e30:	f8c8 2014 	str.w	r2, [r8, #20]
  404e34:	2b00      	cmp	r3, #0
  404e36:	bf0c      	ite	eq
  404e38:	2101      	moveq	r1, #1
  404e3a:	2102      	movne	r1, #2
  404e3c:	f8c8 3018 	str.w	r3, [r8, #24]
  404e40:	f8c8 1010 	str.w	r1, [r8, #16]
  404e44:	b9df      	cbnz	r7, 404e7e <__d2b+0x86>
  404e46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404e4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404e4e:	6030      	str	r0, [r6, #0]
  404e50:	6918      	ldr	r0, [r3, #16]
  404e52:	f7ff fda3 	bl	40499c <__hi0bits>
  404e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404e5c:	6018      	str	r0, [r3, #0]
  404e5e:	4640      	mov	r0, r8
  404e60:	b002      	add	sp, #8
  404e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e66:	a801      	add	r0, sp, #4
  404e68:	f7ff fdb8 	bl	4049dc <__lo0bits>
  404e6c:	9b01      	ldr	r3, [sp, #4]
  404e6e:	f8c8 3014 	str.w	r3, [r8, #20]
  404e72:	2101      	movs	r1, #1
  404e74:	3020      	adds	r0, #32
  404e76:	f8c8 1010 	str.w	r1, [r8, #16]
  404e7a:	2f00      	cmp	r7, #0
  404e7c:	d0e3      	beq.n	404e46 <__d2b+0x4e>
  404e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404e84:	4407      	add	r7, r0
  404e86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404e8a:	6037      	str	r7, [r6, #0]
  404e8c:	6018      	str	r0, [r3, #0]
  404e8e:	4640      	mov	r0, r8
  404e90:	b002      	add	sp, #8
  404e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e96:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404e9a:	f1c0 0220 	rsb	r2, r0, #32
  404e9e:	fa03 f202 	lsl.w	r2, r3, r2
  404ea2:	430a      	orrs	r2, r1
  404ea4:	40c3      	lsrs	r3, r0
  404ea6:	9301      	str	r3, [sp, #4]
  404ea8:	f8c8 2014 	str.w	r2, [r8, #20]
  404eac:	e7c2      	b.n	404e34 <__d2b+0x3c>
  404eae:	bf00      	nop

00404eb0 <_sbrk_r>:
  404eb0:	b538      	push	{r3, r4, r5, lr}
  404eb2:	4c07      	ldr	r4, [pc, #28]	; (404ed0 <_sbrk_r+0x20>)
  404eb4:	2300      	movs	r3, #0
  404eb6:	4605      	mov	r5, r0
  404eb8:	4608      	mov	r0, r1
  404eba:	6023      	str	r3, [r4, #0]
  404ebc:	f7fc fb40 	bl	401540 <_sbrk>
  404ec0:	1c43      	adds	r3, r0, #1
  404ec2:	d000      	beq.n	404ec6 <_sbrk_r+0x16>
  404ec4:	bd38      	pop	{r3, r4, r5, pc}
  404ec6:	6823      	ldr	r3, [r4, #0]
  404ec8:	2b00      	cmp	r3, #0
  404eca:	d0fb      	beq.n	404ec4 <_sbrk_r+0x14>
  404ecc:	602b      	str	r3, [r5, #0]
  404ece:	bd38      	pop	{r3, r4, r5, pc}
  404ed0:	20400cdc 	.word	0x20400cdc
	...

00404f00 <strlen>:
  404f00:	f890 f000 	pld	[r0]
  404f04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404f08:	f020 0107 	bic.w	r1, r0, #7
  404f0c:	f06f 0c00 	mvn.w	ip, #0
  404f10:	f010 0407 	ands.w	r4, r0, #7
  404f14:	f891 f020 	pld	[r1, #32]
  404f18:	f040 8049 	bne.w	404fae <strlen+0xae>
  404f1c:	f04f 0400 	mov.w	r4, #0
  404f20:	f06f 0007 	mvn.w	r0, #7
  404f24:	e9d1 2300 	ldrd	r2, r3, [r1]
  404f28:	f891 f040 	pld	[r1, #64]	; 0x40
  404f2c:	f100 0008 	add.w	r0, r0, #8
  404f30:	fa82 f24c 	uadd8	r2, r2, ip
  404f34:	faa4 f28c 	sel	r2, r4, ip
  404f38:	fa83 f34c 	uadd8	r3, r3, ip
  404f3c:	faa2 f38c 	sel	r3, r2, ip
  404f40:	bb4b      	cbnz	r3, 404f96 <strlen+0x96>
  404f42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404f46:	fa82 f24c 	uadd8	r2, r2, ip
  404f4a:	f100 0008 	add.w	r0, r0, #8
  404f4e:	faa4 f28c 	sel	r2, r4, ip
  404f52:	fa83 f34c 	uadd8	r3, r3, ip
  404f56:	faa2 f38c 	sel	r3, r2, ip
  404f5a:	b9e3      	cbnz	r3, 404f96 <strlen+0x96>
  404f5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404f60:	fa82 f24c 	uadd8	r2, r2, ip
  404f64:	f100 0008 	add.w	r0, r0, #8
  404f68:	faa4 f28c 	sel	r2, r4, ip
  404f6c:	fa83 f34c 	uadd8	r3, r3, ip
  404f70:	faa2 f38c 	sel	r3, r2, ip
  404f74:	b97b      	cbnz	r3, 404f96 <strlen+0x96>
  404f76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404f7a:	f101 0120 	add.w	r1, r1, #32
  404f7e:	fa82 f24c 	uadd8	r2, r2, ip
  404f82:	f100 0008 	add.w	r0, r0, #8
  404f86:	faa4 f28c 	sel	r2, r4, ip
  404f8a:	fa83 f34c 	uadd8	r3, r3, ip
  404f8e:	faa2 f38c 	sel	r3, r2, ip
  404f92:	2b00      	cmp	r3, #0
  404f94:	d0c6      	beq.n	404f24 <strlen+0x24>
  404f96:	2a00      	cmp	r2, #0
  404f98:	bf04      	itt	eq
  404f9a:	3004      	addeq	r0, #4
  404f9c:	461a      	moveq	r2, r3
  404f9e:	ba12      	rev	r2, r2
  404fa0:	fab2 f282 	clz	r2, r2
  404fa4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404fa8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404fac:	4770      	bx	lr
  404fae:	e9d1 2300 	ldrd	r2, r3, [r1]
  404fb2:	f004 0503 	and.w	r5, r4, #3
  404fb6:	f1c4 0000 	rsb	r0, r4, #0
  404fba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404fbe:	f014 0f04 	tst.w	r4, #4
  404fc2:	f891 f040 	pld	[r1, #64]	; 0x40
  404fc6:	fa0c f505 	lsl.w	r5, ip, r5
  404fca:	ea62 0205 	orn	r2, r2, r5
  404fce:	bf1c      	itt	ne
  404fd0:	ea63 0305 	ornne	r3, r3, r5
  404fd4:	4662      	movne	r2, ip
  404fd6:	f04f 0400 	mov.w	r4, #0
  404fda:	e7a9      	b.n	404f30 <strlen+0x30>

00404fdc <__ssprint_r>:
  404fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fe0:	6893      	ldr	r3, [r2, #8]
  404fe2:	b083      	sub	sp, #12
  404fe4:	4690      	mov	r8, r2
  404fe6:	2b00      	cmp	r3, #0
  404fe8:	d070      	beq.n	4050cc <__ssprint_r+0xf0>
  404fea:	4682      	mov	sl, r0
  404fec:	460c      	mov	r4, r1
  404fee:	6817      	ldr	r7, [r2, #0]
  404ff0:	688d      	ldr	r5, [r1, #8]
  404ff2:	6808      	ldr	r0, [r1, #0]
  404ff4:	e042      	b.n	40507c <__ssprint_r+0xa0>
  404ff6:	89a3      	ldrh	r3, [r4, #12]
  404ff8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404ffc:	d02e      	beq.n	40505c <__ssprint_r+0x80>
  404ffe:	6965      	ldr	r5, [r4, #20]
  405000:	6921      	ldr	r1, [r4, #16]
  405002:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405006:	eba0 0b01 	sub.w	fp, r0, r1
  40500a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40500e:	f10b 0001 	add.w	r0, fp, #1
  405012:	106d      	asrs	r5, r5, #1
  405014:	4430      	add	r0, r6
  405016:	42a8      	cmp	r0, r5
  405018:	462a      	mov	r2, r5
  40501a:	bf84      	itt	hi
  40501c:	4605      	movhi	r5, r0
  40501e:	462a      	movhi	r2, r5
  405020:	055b      	lsls	r3, r3, #21
  405022:	d538      	bpl.n	405096 <__ssprint_r+0xba>
  405024:	4611      	mov	r1, r2
  405026:	4650      	mov	r0, sl
  405028:	f7ff f8a0 	bl	40416c <_malloc_r>
  40502c:	2800      	cmp	r0, #0
  40502e:	d03c      	beq.n	4050aa <__ssprint_r+0xce>
  405030:	465a      	mov	r2, fp
  405032:	6921      	ldr	r1, [r4, #16]
  405034:	9001      	str	r0, [sp, #4]
  405036:	f7ff fb9b 	bl	404770 <memcpy>
  40503a:	89a2      	ldrh	r2, [r4, #12]
  40503c:	9b01      	ldr	r3, [sp, #4]
  40503e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405042:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405046:	81a2      	strh	r2, [r4, #12]
  405048:	eba5 020b 	sub.w	r2, r5, fp
  40504c:	eb03 000b 	add.w	r0, r3, fp
  405050:	6165      	str	r5, [r4, #20]
  405052:	6123      	str	r3, [r4, #16]
  405054:	6020      	str	r0, [r4, #0]
  405056:	60a2      	str	r2, [r4, #8]
  405058:	4635      	mov	r5, r6
  40505a:	46b3      	mov	fp, r6
  40505c:	465a      	mov	r2, fp
  40505e:	4649      	mov	r1, r9
  405060:	f000 fa18 	bl	405494 <memmove>
  405064:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405068:	68a2      	ldr	r2, [r4, #8]
  40506a:	6820      	ldr	r0, [r4, #0]
  40506c:	1b55      	subs	r5, r2, r5
  40506e:	4458      	add	r0, fp
  405070:	1b9e      	subs	r6, r3, r6
  405072:	60a5      	str	r5, [r4, #8]
  405074:	6020      	str	r0, [r4, #0]
  405076:	f8c8 6008 	str.w	r6, [r8, #8]
  40507a:	b33e      	cbz	r6, 4050cc <__ssprint_r+0xf0>
  40507c:	687e      	ldr	r6, [r7, #4]
  40507e:	463b      	mov	r3, r7
  405080:	3708      	adds	r7, #8
  405082:	2e00      	cmp	r6, #0
  405084:	d0fa      	beq.n	40507c <__ssprint_r+0xa0>
  405086:	42ae      	cmp	r6, r5
  405088:	f8d3 9000 	ldr.w	r9, [r3]
  40508c:	46ab      	mov	fp, r5
  40508e:	d2b2      	bcs.n	404ff6 <__ssprint_r+0x1a>
  405090:	4635      	mov	r5, r6
  405092:	46b3      	mov	fp, r6
  405094:	e7e2      	b.n	40505c <__ssprint_r+0x80>
  405096:	4650      	mov	r0, sl
  405098:	f000 fa60 	bl	40555c <_realloc_r>
  40509c:	4603      	mov	r3, r0
  40509e:	2800      	cmp	r0, #0
  4050a0:	d1d2      	bne.n	405048 <__ssprint_r+0x6c>
  4050a2:	6921      	ldr	r1, [r4, #16]
  4050a4:	4650      	mov	r0, sl
  4050a6:	f000 f8f9 	bl	40529c <_free_r>
  4050aa:	230c      	movs	r3, #12
  4050ac:	f8ca 3000 	str.w	r3, [sl]
  4050b0:	89a3      	ldrh	r3, [r4, #12]
  4050b2:	2200      	movs	r2, #0
  4050b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050b8:	f04f 30ff 	mov.w	r0, #4294967295
  4050bc:	81a3      	strh	r3, [r4, #12]
  4050be:	f8c8 2008 	str.w	r2, [r8, #8]
  4050c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4050c6:	b003      	add	sp, #12
  4050c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050cc:	2000      	movs	r0, #0
  4050ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4050d2:	b003      	add	sp, #12
  4050d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004050d8 <__register_exitproc>:
  4050d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4050dc:	4d2c      	ldr	r5, [pc, #176]	; (405190 <__register_exitproc+0xb8>)
  4050de:	4606      	mov	r6, r0
  4050e0:	6828      	ldr	r0, [r5, #0]
  4050e2:	4698      	mov	r8, r3
  4050e4:	460f      	mov	r7, r1
  4050e6:	4691      	mov	r9, r2
  4050e8:	f7ff f83c 	bl	404164 <__retarget_lock_acquire_recursive>
  4050ec:	4b29      	ldr	r3, [pc, #164]	; (405194 <__register_exitproc+0xbc>)
  4050ee:	681c      	ldr	r4, [r3, #0]
  4050f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4050f4:	2b00      	cmp	r3, #0
  4050f6:	d03e      	beq.n	405176 <__register_exitproc+0x9e>
  4050f8:	685a      	ldr	r2, [r3, #4]
  4050fa:	2a1f      	cmp	r2, #31
  4050fc:	dc1c      	bgt.n	405138 <__register_exitproc+0x60>
  4050fe:	f102 0e01 	add.w	lr, r2, #1
  405102:	b176      	cbz	r6, 405122 <__register_exitproc+0x4a>
  405104:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405108:	2401      	movs	r4, #1
  40510a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40510e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405112:	4094      	lsls	r4, r2
  405114:	4320      	orrs	r0, r4
  405116:	2e02      	cmp	r6, #2
  405118:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40511c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405120:	d023      	beq.n	40516a <__register_exitproc+0x92>
  405122:	3202      	adds	r2, #2
  405124:	f8c3 e004 	str.w	lr, [r3, #4]
  405128:	6828      	ldr	r0, [r5, #0]
  40512a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40512e:	f7ff f81b 	bl	404168 <__retarget_lock_release_recursive>
  405132:	2000      	movs	r0, #0
  405134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405138:	4b17      	ldr	r3, [pc, #92]	; (405198 <__register_exitproc+0xc0>)
  40513a:	b30b      	cbz	r3, 405180 <__register_exitproc+0xa8>
  40513c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405140:	f3af 8000 	nop.w
  405144:	4603      	mov	r3, r0
  405146:	b1d8      	cbz	r0, 405180 <__register_exitproc+0xa8>
  405148:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40514c:	6002      	str	r2, [r0, #0]
  40514e:	2100      	movs	r1, #0
  405150:	6041      	str	r1, [r0, #4]
  405152:	460a      	mov	r2, r1
  405154:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405158:	f04f 0e01 	mov.w	lr, #1
  40515c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405160:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405164:	2e00      	cmp	r6, #0
  405166:	d0dc      	beq.n	405122 <__register_exitproc+0x4a>
  405168:	e7cc      	b.n	405104 <__register_exitproc+0x2c>
  40516a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40516e:	430c      	orrs	r4, r1
  405170:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405174:	e7d5      	b.n	405122 <__register_exitproc+0x4a>
  405176:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40517a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40517e:	e7bb      	b.n	4050f8 <__register_exitproc+0x20>
  405180:	6828      	ldr	r0, [r5, #0]
  405182:	f7fe fff1 	bl	404168 <__retarget_lock_release_recursive>
  405186:	f04f 30ff 	mov.w	r0, #4294967295
  40518a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40518e:	bf00      	nop
  405190:	20400458 	.word	0x20400458
  405194:	00406f4c 	.word	0x00406f4c
  405198:	00000000 	.word	0x00000000

0040519c <_calloc_r>:
  40519c:	b510      	push	{r4, lr}
  40519e:	fb02 f101 	mul.w	r1, r2, r1
  4051a2:	f7fe ffe3 	bl	40416c <_malloc_r>
  4051a6:	4604      	mov	r4, r0
  4051a8:	b1d8      	cbz	r0, 4051e2 <_calloc_r+0x46>
  4051aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4051ae:	f022 0203 	bic.w	r2, r2, #3
  4051b2:	3a04      	subs	r2, #4
  4051b4:	2a24      	cmp	r2, #36	; 0x24
  4051b6:	d818      	bhi.n	4051ea <_calloc_r+0x4e>
  4051b8:	2a13      	cmp	r2, #19
  4051ba:	d914      	bls.n	4051e6 <_calloc_r+0x4a>
  4051bc:	2300      	movs	r3, #0
  4051be:	2a1b      	cmp	r2, #27
  4051c0:	6003      	str	r3, [r0, #0]
  4051c2:	6043      	str	r3, [r0, #4]
  4051c4:	d916      	bls.n	4051f4 <_calloc_r+0x58>
  4051c6:	2a24      	cmp	r2, #36	; 0x24
  4051c8:	6083      	str	r3, [r0, #8]
  4051ca:	60c3      	str	r3, [r0, #12]
  4051cc:	bf11      	iteee	ne
  4051ce:	f100 0210 	addne.w	r2, r0, #16
  4051d2:	6103      	streq	r3, [r0, #16]
  4051d4:	6143      	streq	r3, [r0, #20]
  4051d6:	f100 0218 	addeq.w	r2, r0, #24
  4051da:	2300      	movs	r3, #0
  4051dc:	6013      	str	r3, [r2, #0]
  4051de:	6053      	str	r3, [r2, #4]
  4051e0:	6093      	str	r3, [r2, #8]
  4051e2:	4620      	mov	r0, r4
  4051e4:	bd10      	pop	{r4, pc}
  4051e6:	4602      	mov	r2, r0
  4051e8:	e7f7      	b.n	4051da <_calloc_r+0x3e>
  4051ea:	2100      	movs	r1, #0
  4051ec:	f7fc fcba 	bl	401b64 <memset>
  4051f0:	4620      	mov	r0, r4
  4051f2:	bd10      	pop	{r4, pc}
  4051f4:	f100 0208 	add.w	r2, r0, #8
  4051f8:	e7ef      	b.n	4051da <_calloc_r+0x3e>
  4051fa:	bf00      	nop

004051fc <_malloc_trim_r>:
  4051fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4051fe:	4f24      	ldr	r7, [pc, #144]	; (405290 <_malloc_trim_r+0x94>)
  405200:	460c      	mov	r4, r1
  405202:	4606      	mov	r6, r0
  405204:	f7ff fb4e 	bl	4048a4 <__malloc_lock>
  405208:	68bb      	ldr	r3, [r7, #8]
  40520a:	685d      	ldr	r5, [r3, #4]
  40520c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405210:	310f      	adds	r1, #15
  405212:	f025 0503 	bic.w	r5, r5, #3
  405216:	4429      	add	r1, r5
  405218:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40521c:	f021 010f 	bic.w	r1, r1, #15
  405220:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405224:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405228:	db07      	blt.n	40523a <_malloc_trim_r+0x3e>
  40522a:	2100      	movs	r1, #0
  40522c:	4630      	mov	r0, r6
  40522e:	f7ff fe3f 	bl	404eb0 <_sbrk_r>
  405232:	68bb      	ldr	r3, [r7, #8]
  405234:	442b      	add	r3, r5
  405236:	4298      	cmp	r0, r3
  405238:	d004      	beq.n	405244 <_malloc_trim_r+0x48>
  40523a:	4630      	mov	r0, r6
  40523c:	f7ff fb38 	bl	4048b0 <__malloc_unlock>
  405240:	2000      	movs	r0, #0
  405242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405244:	4261      	negs	r1, r4
  405246:	4630      	mov	r0, r6
  405248:	f7ff fe32 	bl	404eb0 <_sbrk_r>
  40524c:	3001      	adds	r0, #1
  40524e:	d00d      	beq.n	40526c <_malloc_trim_r+0x70>
  405250:	4b10      	ldr	r3, [pc, #64]	; (405294 <_malloc_trim_r+0x98>)
  405252:	68ba      	ldr	r2, [r7, #8]
  405254:	6819      	ldr	r1, [r3, #0]
  405256:	1b2d      	subs	r5, r5, r4
  405258:	f045 0501 	orr.w	r5, r5, #1
  40525c:	4630      	mov	r0, r6
  40525e:	1b09      	subs	r1, r1, r4
  405260:	6055      	str	r5, [r2, #4]
  405262:	6019      	str	r1, [r3, #0]
  405264:	f7ff fb24 	bl	4048b0 <__malloc_unlock>
  405268:	2001      	movs	r0, #1
  40526a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40526c:	2100      	movs	r1, #0
  40526e:	4630      	mov	r0, r6
  405270:	f7ff fe1e 	bl	404eb0 <_sbrk_r>
  405274:	68ba      	ldr	r2, [r7, #8]
  405276:	1a83      	subs	r3, r0, r2
  405278:	2b0f      	cmp	r3, #15
  40527a:	ddde      	ble.n	40523a <_malloc_trim_r+0x3e>
  40527c:	4c06      	ldr	r4, [pc, #24]	; (405298 <_malloc_trim_r+0x9c>)
  40527e:	4905      	ldr	r1, [pc, #20]	; (405294 <_malloc_trim_r+0x98>)
  405280:	6824      	ldr	r4, [r4, #0]
  405282:	f043 0301 	orr.w	r3, r3, #1
  405286:	1b00      	subs	r0, r0, r4
  405288:	6053      	str	r3, [r2, #4]
  40528a:	6008      	str	r0, [r1, #0]
  40528c:	e7d5      	b.n	40523a <_malloc_trim_r+0x3e>
  40528e:	bf00      	nop
  405290:	2040045c 	.word	0x2040045c
  405294:	20400c84 	.word	0x20400c84
  405298:	20400864 	.word	0x20400864

0040529c <_free_r>:
  40529c:	2900      	cmp	r1, #0
  40529e:	d044      	beq.n	40532a <_free_r+0x8e>
  4052a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052a4:	460d      	mov	r5, r1
  4052a6:	4680      	mov	r8, r0
  4052a8:	f7ff fafc 	bl	4048a4 <__malloc_lock>
  4052ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4052b0:	4969      	ldr	r1, [pc, #420]	; (405458 <_free_r+0x1bc>)
  4052b2:	f027 0301 	bic.w	r3, r7, #1
  4052b6:	f1a5 0408 	sub.w	r4, r5, #8
  4052ba:	18e2      	adds	r2, r4, r3
  4052bc:	688e      	ldr	r6, [r1, #8]
  4052be:	6850      	ldr	r0, [r2, #4]
  4052c0:	42b2      	cmp	r2, r6
  4052c2:	f020 0003 	bic.w	r0, r0, #3
  4052c6:	d05e      	beq.n	405386 <_free_r+0xea>
  4052c8:	07fe      	lsls	r6, r7, #31
  4052ca:	6050      	str	r0, [r2, #4]
  4052cc:	d40b      	bmi.n	4052e6 <_free_r+0x4a>
  4052ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4052d2:	1be4      	subs	r4, r4, r7
  4052d4:	f101 0e08 	add.w	lr, r1, #8
  4052d8:	68a5      	ldr	r5, [r4, #8]
  4052da:	4575      	cmp	r5, lr
  4052dc:	443b      	add	r3, r7
  4052de:	d06d      	beq.n	4053bc <_free_r+0x120>
  4052e0:	68e7      	ldr	r7, [r4, #12]
  4052e2:	60ef      	str	r7, [r5, #12]
  4052e4:	60bd      	str	r5, [r7, #8]
  4052e6:	1815      	adds	r5, r2, r0
  4052e8:	686d      	ldr	r5, [r5, #4]
  4052ea:	07ed      	lsls	r5, r5, #31
  4052ec:	d53e      	bpl.n	40536c <_free_r+0xd0>
  4052ee:	f043 0201 	orr.w	r2, r3, #1
  4052f2:	6062      	str	r2, [r4, #4]
  4052f4:	50e3      	str	r3, [r4, r3]
  4052f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4052fa:	d217      	bcs.n	40532c <_free_r+0x90>
  4052fc:	08db      	lsrs	r3, r3, #3
  4052fe:	1c58      	adds	r0, r3, #1
  405300:	109a      	asrs	r2, r3, #2
  405302:	684d      	ldr	r5, [r1, #4]
  405304:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405308:	60a7      	str	r7, [r4, #8]
  40530a:	2301      	movs	r3, #1
  40530c:	4093      	lsls	r3, r2
  40530e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405312:	432b      	orrs	r3, r5
  405314:	3a08      	subs	r2, #8
  405316:	60e2      	str	r2, [r4, #12]
  405318:	604b      	str	r3, [r1, #4]
  40531a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40531e:	60fc      	str	r4, [r7, #12]
  405320:	4640      	mov	r0, r8
  405322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405326:	f7ff bac3 	b.w	4048b0 <__malloc_unlock>
  40532a:	4770      	bx	lr
  40532c:	0a5a      	lsrs	r2, r3, #9
  40532e:	2a04      	cmp	r2, #4
  405330:	d852      	bhi.n	4053d8 <_free_r+0x13c>
  405332:	099a      	lsrs	r2, r3, #6
  405334:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405338:	00ff      	lsls	r7, r7, #3
  40533a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40533e:	19c8      	adds	r0, r1, r7
  405340:	59ca      	ldr	r2, [r1, r7]
  405342:	3808      	subs	r0, #8
  405344:	4290      	cmp	r0, r2
  405346:	d04f      	beq.n	4053e8 <_free_r+0x14c>
  405348:	6851      	ldr	r1, [r2, #4]
  40534a:	f021 0103 	bic.w	r1, r1, #3
  40534e:	428b      	cmp	r3, r1
  405350:	d232      	bcs.n	4053b8 <_free_r+0x11c>
  405352:	6892      	ldr	r2, [r2, #8]
  405354:	4290      	cmp	r0, r2
  405356:	d1f7      	bne.n	405348 <_free_r+0xac>
  405358:	68c3      	ldr	r3, [r0, #12]
  40535a:	60a0      	str	r0, [r4, #8]
  40535c:	60e3      	str	r3, [r4, #12]
  40535e:	609c      	str	r4, [r3, #8]
  405360:	60c4      	str	r4, [r0, #12]
  405362:	4640      	mov	r0, r8
  405364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405368:	f7ff baa2 	b.w	4048b0 <__malloc_unlock>
  40536c:	6895      	ldr	r5, [r2, #8]
  40536e:	4f3b      	ldr	r7, [pc, #236]	; (40545c <_free_r+0x1c0>)
  405370:	42bd      	cmp	r5, r7
  405372:	4403      	add	r3, r0
  405374:	d040      	beq.n	4053f8 <_free_r+0x15c>
  405376:	68d0      	ldr	r0, [r2, #12]
  405378:	60e8      	str	r0, [r5, #12]
  40537a:	f043 0201 	orr.w	r2, r3, #1
  40537e:	6085      	str	r5, [r0, #8]
  405380:	6062      	str	r2, [r4, #4]
  405382:	50e3      	str	r3, [r4, r3]
  405384:	e7b7      	b.n	4052f6 <_free_r+0x5a>
  405386:	07ff      	lsls	r7, r7, #31
  405388:	4403      	add	r3, r0
  40538a:	d407      	bmi.n	40539c <_free_r+0x100>
  40538c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405390:	1aa4      	subs	r4, r4, r2
  405392:	4413      	add	r3, r2
  405394:	68a0      	ldr	r0, [r4, #8]
  405396:	68e2      	ldr	r2, [r4, #12]
  405398:	60c2      	str	r2, [r0, #12]
  40539a:	6090      	str	r0, [r2, #8]
  40539c:	4a30      	ldr	r2, [pc, #192]	; (405460 <_free_r+0x1c4>)
  40539e:	6812      	ldr	r2, [r2, #0]
  4053a0:	f043 0001 	orr.w	r0, r3, #1
  4053a4:	4293      	cmp	r3, r2
  4053a6:	6060      	str	r0, [r4, #4]
  4053a8:	608c      	str	r4, [r1, #8]
  4053aa:	d3b9      	bcc.n	405320 <_free_r+0x84>
  4053ac:	4b2d      	ldr	r3, [pc, #180]	; (405464 <_free_r+0x1c8>)
  4053ae:	4640      	mov	r0, r8
  4053b0:	6819      	ldr	r1, [r3, #0]
  4053b2:	f7ff ff23 	bl	4051fc <_malloc_trim_r>
  4053b6:	e7b3      	b.n	405320 <_free_r+0x84>
  4053b8:	4610      	mov	r0, r2
  4053ba:	e7cd      	b.n	405358 <_free_r+0xbc>
  4053bc:	1811      	adds	r1, r2, r0
  4053be:	6849      	ldr	r1, [r1, #4]
  4053c0:	07c9      	lsls	r1, r1, #31
  4053c2:	d444      	bmi.n	40544e <_free_r+0x1b2>
  4053c4:	6891      	ldr	r1, [r2, #8]
  4053c6:	68d2      	ldr	r2, [r2, #12]
  4053c8:	60ca      	str	r2, [r1, #12]
  4053ca:	4403      	add	r3, r0
  4053cc:	f043 0001 	orr.w	r0, r3, #1
  4053d0:	6091      	str	r1, [r2, #8]
  4053d2:	6060      	str	r0, [r4, #4]
  4053d4:	50e3      	str	r3, [r4, r3]
  4053d6:	e7a3      	b.n	405320 <_free_r+0x84>
  4053d8:	2a14      	cmp	r2, #20
  4053da:	d816      	bhi.n	40540a <_free_r+0x16e>
  4053dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4053e0:	00ff      	lsls	r7, r7, #3
  4053e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4053e6:	e7aa      	b.n	40533e <_free_r+0xa2>
  4053e8:	10aa      	asrs	r2, r5, #2
  4053ea:	2301      	movs	r3, #1
  4053ec:	684d      	ldr	r5, [r1, #4]
  4053ee:	4093      	lsls	r3, r2
  4053f0:	432b      	orrs	r3, r5
  4053f2:	604b      	str	r3, [r1, #4]
  4053f4:	4603      	mov	r3, r0
  4053f6:	e7b0      	b.n	40535a <_free_r+0xbe>
  4053f8:	f043 0201 	orr.w	r2, r3, #1
  4053fc:	614c      	str	r4, [r1, #20]
  4053fe:	610c      	str	r4, [r1, #16]
  405400:	60e5      	str	r5, [r4, #12]
  405402:	60a5      	str	r5, [r4, #8]
  405404:	6062      	str	r2, [r4, #4]
  405406:	50e3      	str	r3, [r4, r3]
  405408:	e78a      	b.n	405320 <_free_r+0x84>
  40540a:	2a54      	cmp	r2, #84	; 0x54
  40540c:	d806      	bhi.n	40541c <_free_r+0x180>
  40540e:	0b1a      	lsrs	r2, r3, #12
  405410:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405414:	00ff      	lsls	r7, r7, #3
  405416:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40541a:	e790      	b.n	40533e <_free_r+0xa2>
  40541c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405420:	d806      	bhi.n	405430 <_free_r+0x194>
  405422:	0bda      	lsrs	r2, r3, #15
  405424:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405428:	00ff      	lsls	r7, r7, #3
  40542a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40542e:	e786      	b.n	40533e <_free_r+0xa2>
  405430:	f240 5054 	movw	r0, #1364	; 0x554
  405434:	4282      	cmp	r2, r0
  405436:	d806      	bhi.n	405446 <_free_r+0x1aa>
  405438:	0c9a      	lsrs	r2, r3, #18
  40543a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40543e:	00ff      	lsls	r7, r7, #3
  405440:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405444:	e77b      	b.n	40533e <_free_r+0xa2>
  405446:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40544a:	257e      	movs	r5, #126	; 0x7e
  40544c:	e777      	b.n	40533e <_free_r+0xa2>
  40544e:	f043 0101 	orr.w	r1, r3, #1
  405452:	6061      	str	r1, [r4, #4]
  405454:	6013      	str	r3, [r2, #0]
  405456:	e763      	b.n	405320 <_free_r+0x84>
  405458:	2040045c 	.word	0x2040045c
  40545c:	20400464 	.word	0x20400464
  405460:	20400868 	.word	0x20400868
  405464:	20400cb4 	.word	0x20400cb4

00405468 <__ascii_mbtowc>:
  405468:	b082      	sub	sp, #8
  40546a:	b149      	cbz	r1, 405480 <__ascii_mbtowc+0x18>
  40546c:	b15a      	cbz	r2, 405486 <__ascii_mbtowc+0x1e>
  40546e:	b16b      	cbz	r3, 40548c <__ascii_mbtowc+0x24>
  405470:	7813      	ldrb	r3, [r2, #0]
  405472:	600b      	str	r3, [r1, #0]
  405474:	7812      	ldrb	r2, [r2, #0]
  405476:	1c10      	adds	r0, r2, #0
  405478:	bf18      	it	ne
  40547a:	2001      	movne	r0, #1
  40547c:	b002      	add	sp, #8
  40547e:	4770      	bx	lr
  405480:	a901      	add	r1, sp, #4
  405482:	2a00      	cmp	r2, #0
  405484:	d1f3      	bne.n	40546e <__ascii_mbtowc+0x6>
  405486:	4610      	mov	r0, r2
  405488:	b002      	add	sp, #8
  40548a:	4770      	bx	lr
  40548c:	f06f 0001 	mvn.w	r0, #1
  405490:	e7f4      	b.n	40547c <__ascii_mbtowc+0x14>
  405492:	bf00      	nop

00405494 <memmove>:
  405494:	4288      	cmp	r0, r1
  405496:	b5f0      	push	{r4, r5, r6, r7, lr}
  405498:	d90d      	bls.n	4054b6 <memmove+0x22>
  40549a:	188b      	adds	r3, r1, r2
  40549c:	4298      	cmp	r0, r3
  40549e:	d20a      	bcs.n	4054b6 <memmove+0x22>
  4054a0:	1884      	adds	r4, r0, r2
  4054a2:	2a00      	cmp	r2, #0
  4054a4:	d051      	beq.n	40554a <memmove+0xb6>
  4054a6:	4622      	mov	r2, r4
  4054a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4054ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4054b0:	4299      	cmp	r1, r3
  4054b2:	d1f9      	bne.n	4054a8 <memmove+0x14>
  4054b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4054b6:	2a0f      	cmp	r2, #15
  4054b8:	d948      	bls.n	40554c <memmove+0xb8>
  4054ba:	ea41 0300 	orr.w	r3, r1, r0
  4054be:	079b      	lsls	r3, r3, #30
  4054c0:	d146      	bne.n	405550 <memmove+0xbc>
  4054c2:	f100 0410 	add.w	r4, r0, #16
  4054c6:	f101 0310 	add.w	r3, r1, #16
  4054ca:	4615      	mov	r5, r2
  4054cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4054d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4054d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4054d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4054dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4054e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4054e4:	3d10      	subs	r5, #16
  4054e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4054ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4054ee:	2d0f      	cmp	r5, #15
  4054f0:	f103 0310 	add.w	r3, r3, #16
  4054f4:	f104 0410 	add.w	r4, r4, #16
  4054f8:	d8e8      	bhi.n	4054cc <memmove+0x38>
  4054fa:	f1a2 0310 	sub.w	r3, r2, #16
  4054fe:	f023 030f 	bic.w	r3, r3, #15
  405502:	f002 0e0f 	and.w	lr, r2, #15
  405506:	3310      	adds	r3, #16
  405508:	f1be 0f03 	cmp.w	lr, #3
  40550c:	4419      	add	r1, r3
  40550e:	4403      	add	r3, r0
  405510:	d921      	bls.n	405556 <memmove+0xc2>
  405512:	1f1e      	subs	r6, r3, #4
  405514:	460d      	mov	r5, r1
  405516:	4674      	mov	r4, lr
  405518:	3c04      	subs	r4, #4
  40551a:	f855 7b04 	ldr.w	r7, [r5], #4
  40551e:	f846 7f04 	str.w	r7, [r6, #4]!
  405522:	2c03      	cmp	r4, #3
  405524:	d8f8      	bhi.n	405518 <memmove+0x84>
  405526:	f1ae 0404 	sub.w	r4, lr, #4
  40552a:	f024 0403 	bic.w	r4, r4, #3
  40552e:	3404      	adds	r4, #4
  405530:	4421      	add	r1, r4
  405532:	4423      	add	r3, r4
  405534:	f002 0203 	and.w	r2, r2, #3
  405538:	b162      	cbz	r2, 405554 <memmove+0xc0>
  40553a:	3b01      	subs	r3, #1
  40553c:	440a      	add	r2, r1
  40553e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405542:	f803 4f01 	strb.w	r4, [r3, #1]!
  405546:	428a      	cmp	r2, r1
  405548:	d1f9      	bne.n	40553e <memmove+0xaa>
  40554a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40554c:	4603      	mov	r3, r0
  40554e:	e7f3      	b.n	405538 <memmove+0xa4>
  405550:	4603      	mov	r3, r0
  405552:	e7f2      	b.n	40553a <memmove+0xa6>
  405554:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405556:	4672      	mov	r2, lr
  405558:	e7ee      	b.n	405538 <memmove+0xa4>
  40555a:	bf00      	nop

0040555c <_realloc_r>:
  40555c:	2900      	cmp	r1, #0
  40555e:	f000 8095 	beq.w	40568c <_realloc_r+0x130>
  405562:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405566:	460d      	mov	r5, r1
  405568:	4616      	mov	r6, r2
  40556a:	b083      	sub	sp, #12
  40556c:	4680      	mov	r8, r0
  40556e:	f106 070b 	add.w	r7, r6, #11
  405572:	f7ff f997 	bl	4048a4 <__malloc_lock>
  405576:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40557a:	2f16      	cmp	r7, #22
  40557c:	f02e 0403 	bic.w	r4, lr, #3
  405580:	f1a5 0908 	sub.w	r9, r5, #8
  405584:	d83c      	bhi.n	405600 <_realloc_r+0xa4>
  405586:	2210      	movs	r2, #16
  405588:	4617      	mov	r7, r2
  40558a:	42be      	cmp	r6, r7
  40558c:	d83d      	bhi.n	40560a <_realloc_r+0xae>
  40558e:	4294      	cmp	r4, r2
  405590:	da43      	bge.n	40561a <_realloc_r+0xbe>
  405592:	4bc4      	ldr	r3, [pc, #784]	; (4058a4 <_realloc_r+0x348>)
  405594:	6899      	ldr	r1, [r3, #8]
  405596:	eb09 0004 	add.w	r0, r9, r4
  40559a:	4288      	cmp	r0, r1
  40559c:	f000 80b4 	beq.w	405708 <_realloc_r+0x1ac>
  4055a0:	6843      	ldr	r3, [r0, #4]
  4055a2:	f023 0101 	bic.w	r1, r3, #1
  4055a6:	4401      	add	r1, r0
  4055a8:	6849      	ldr	r1, [r1, #4]
  4055aa:	07c9      	lsls	r1, r1, #31
  4055ac:	d54c      	bpl.n	405648 <_realloc_r+0xec>
  4055ae:	f01e 0f01 	tst.w	lr, #1
  4055b2:	f000 809b 	beq.w	4056ec <_realloc_r+0x190>
  4055b6:	4631      	mov	r1, r6
  4055b8:	4640      	mov	r0, r8
  4055ba:	f7fe fdd7 	bl	40416c <_malloc_r>
  4055be:	4606      	mov	r6, r0
  4055c0:	2800      	cmp	r0, #0
  4055c2:	d03a      	beq.n	40563a <_realloc_r+0xde>
  4055c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4055c8:	f023 0301 	bic.w	r3, r3, #1
  4055cc:	444b      	add	r3, r9
  4055ce:	f1a0 0208 	sub.w	r2, r0, #8
  4055d2:	429a      	cmp	r2, r3
  4055d4:	f000 8121 	beq.w	40581a <_realloc_r+0x2be>
  4055d8:	1f22      	subs	r2, r4, #4
  4055da:	2a24      	cmp	r2, #36	; 0x24
  4055dc:	f200 8107 	bhi.w	4057ee <_realloc_r+0x292>
  4055e0:	2a13      	cmp	r2, #19
  4055e2:	f200 80db 	bhi.w	40579c <_realloc_r+0x240>
  4055e6:	4603      	mov	r3, r0
  4055e8:	462a      	mov	r2, r5
  4055ea:	6811      	ldr	r1, [r2, #0]
  4055ec:	6019      	str	r1, [r3, #0]
  4055ee:	6851      	ldr	r1, [r2, #4]
  4055f0:	6059      	str	r1, [r3, #4]
  4055f2:	6892      	ldr	r2, [r2, #8]
  4055f4:	609a      	str	r2, [r3, #8]
  4055f6:	4629      	mov	r1, r5
  4055f8:	4640      	mov	r0, r8
  4055fa:	f7ff fe4f 	bl	40529c <_free_r>
  4055fe:	e01c      	b.n	40563a <_realloc_r+0xde>
  405600:	f027 0707 	bic.w	r7, r7, #7
  405604:	2f00      	cmp	r7, #0
  405606:	463a      	mov	r2, r7
  405608:	dabf      	bge.n	40558a <_realloc_r+0x2e>
  40560a:	2600      	movs	r6, #0
  40560c:	230c      	movs	r3, #12
  40560e:	4630      	mov	r0, r6
  405610:	f8c8 3000 	str.w	r3, [r8]
  405614:	b003      	add	sp, #12
  405616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40561a:	462e      	mov	r6, r5
  40561c:	1be3      	subs	r3, r4, r7
  40561e:	2b0f      	cmp	r3, #15
  405620:	d81e      	bhi.n	405660 <_realloc_r+0x104>
  405622:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405626:	f003 0301 	and.w	r3, r3, #1
  40562a:	4323      	orrs	r3, r4
  40562c:	444c      	add	r4, r9
  40562e:	f8c9 3004 	str.w	r3, [r9, #4]
  405632:	6863      	ldr	r3, [r4, #4]
  405634:	f043 0301 	orr.w	r3, r3, #1
  405638:	6063      	str	r3, [r4, #4]
  40563a:	4640      	mov	r0, r8
  40563c:	f7ff f938 	bl	4048b0 <__malloc_unlock>
  405640:	4630      	mov	r0, r6
  405642:	b003      	add	sp, #12
  405644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405648:	f023 0303 	bic.w	r3, r3, #3
  40564c:	18e1      	adds	r1, r4, r3
  40564e:	4291      	cmp	r1, r2
  405650:	db1f      	blt.n	405692 <_realloc_r+0x136>
  405652:	68c3      	ldr	r3, [r0, #12]
  405654:	6882      	ldr	r2, [r0, #8]
  405656:	462e      	mov	r6, r5
  405658:	60d3      	str	r3, [r2, #12]
  40565a:	460c      	mov	r4, r1
  40565c:	609a      	str	r2, [r3, #8]
  40565e:	e7dd      	b.n	40561c <_realloc_r+0xc0>
  405660:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405664:	eb09 0107 	add.w	r1, r9, r7
  405668:	f002 0201 	and.w	r2, r2, #1
  40566c:	444c      	add	r4, r9
  40566e:	f043 0301 	orr.w	r3, r3, #1
  405672:	4317      	orrs	r7, r2
  405674:	f8c9 7004 	str.w	r7, [r9, #4]
  405678:	604b      	str	r3, [r1, #4]
  40567a:	6863      	ldr	r3, [r4, #4]
  40567c:	f043 0301 	orr.w	r3, r3, #1
  405680:	3108      	adds	r1, #8
  405682:	6063      	str	r3, [r4, #4]
  405684:	4640      	mov	r0, r8
  405686:	f7ff fe09 	bl	40529c <_free_r>
  40568a:	e7d6      	b.n	40563a <_realloc_r+0xde>
  40568c:	4611      	mov	r1, r2
  40568e:	f7fe bd6d 	b.w	40416c <_malloc_r>
  405692:	f01e 0f01 	tst.w	lr, #1
  405696:	d18e      	bne.n	4055b6 <_realloc_r+0x5a>
  405698:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40569c:	eba9 0a01 	sub.w	sl, r9, r1
  4056a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4056a4:	f021 0103 	bic.w	r1, r1, #3
  4056a8:	440b      	add	r3, r1
  4056aa:	4423      	add	r3, r4
  4056ac:	4293      	cmp	r3, r2
  4056ae:	db25      	blt.n	4056fc <_realloc_r+0x1a0>
  4056b0:	68c2      	ldr	r2, [r0, #12]
  4056b2:	6881      	ldr	r1, [r0, #8]
  4056b4:	4656      	mov	r6, sl
  4056b6:	60ca      	str	r2, [r1, #12]
  4056b8:	6091      	str	r1, [r2, #8]
  4056ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4056be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4056c2:	1f22      	subs	r2, r4, #4
  4056c4:	2a24      	cmp	r2, #36	; 0x24
  4056c6:	60c1      	str	r1, [r0, #12]
  4056c8:	6088      	str	r0, [r1, #8]
  4056ca:	f200 8094 	bhi.w	4057f6 <_realloc_r+0x29a>
  4056ce:	2a13      	cmp	r2, #19
  4056d0:	d96f      	bls.n	4057b2 <_realloc_r+0x256>
  4056d2:	6829      	ldr	r1, [r5, #0]
  4056d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4056d8:	6869      	ldr	r1, [r5, #4]
  4056da:	f8ca 100c 	str.w	r1, [sl, #12]
  4056de:	2a1b      	cmp	r2, #27
  4056e0:	f200 80a2 	bhi.w	405828 <_realloc_r+0x2cc>
  4056e4:	3508      	adds	r5, #8
  4056e6:	f10a 0210 	add.w	r2, sl, #16
  4056ea:	e063      	b.n	4057b4 <_realloc_r+0x258>
  4056ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4056f0:	eba9 0a03 	sub.w	sl, r9, r3
  4056f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4056f8:	f021 0103 	bic.w	r1, r1, #3
  4056fc:	1863      	adds	r3, r4, r1
  4056fe:	4293      	cmp	r3, r2
  405700:	f6ff af59 	blt.w	4055b6 <_realloc_r+0x5a>
  405704:	4656      	mov	r6, sl
  405706:	e7d8      	b.n	4056ba <_realloc_r+0x15e>
  405708:	6841      	ldr	r1, [r0, #4]
  40570a:	f021 0b03 	bic.w	fp, r1, #3
  40570e:	44a3      	add	fp, r4
  405710:	f107 0010 	add.w	r0, r7, #16
  405714:	4583      	cmp	fp, r0
  405716:	da56      	bge.n	4057c6 <_realloc_r+0x26a>
  405718:	f01e 0f01 	tst.w	lr, #1
  40571c:	f47f af4b 	bne.w	4055b6 <_realloc_r+0x5a>
  405720:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405724:	eba9 0a01 	sub.w	sl, r9, r1
  405728:	f8da 1004 	ldr.w	r1, [sl, #4]
  40572c:	f021 0103 	bic.w	r1, r1, #3
  405730:	448b      	add	fp, r1
  405732:	4558      	cmp	r0, fp
  405734:	dce2      	bgt.n	4056fc <_realloc_r+0x1a0>
  405736:	4656      	mov	r6, sl
  405738:	f8da 100c 	ldr.w	r1, [sl, #12]
  40573c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405740:	1f22      	subs	r2, r4, #4
  405742:	2a24      	cmp	r2, #36	; 0x24
  405744:	60c1      	str	r1, [r0, #12]
  405746:	6088      	str	r0, [r1, #8]
  405748:	f200 808f 	bhi.w	40586a <_realloc_r+0x30e>
  40574c:	2a13      	cmp	r2, #19
  40574e:	f240 808a 	bls.w	405866 <_realloc_r+0x30a>
  405752:	6829      	ldr	r1, [r5, #0]
  405754:	f8ca 1008 	str.w	r1, [sl, #8]
  405758:	6869      	ldr	r1, [r5, #4]
  40575a:	f8ca 100c 	str.w	r1, [sl, #12]
  40575e:	2a1b      	cmp	r2, #27
  405760:	f200 808a 	bhi.w	405878 <_realloc_r+0x31c>
  405764:	3508      	adds	r5, #8
  405766:	f10a 0210 	add.w	r2, sl, #16
  40576a:	6829      	ldr	r1, [r5, #0]
  40576c:	6011      	str	r1, [r2, #0]
  40576e:	6869      	ldr	r1, [r5, #4]
  405770:	6051      	str	r1, [r2, #4]
  405772:	68a9      	ldr	r1, [r5, #8]
  405774:	6091      	str	r1, [r2, #8]
  405776:	eb0a 0107 	add.w	r1, sl, r7
  40577a:	ebab 0207 	sub.w	r2, fp, r7
  40577e:	f042 0201 	orr.w	r2, r2, #1
  405782:	6099      	str	r1, [r3, #8]
  405784:	604a      	str	r2, [r1, #4]
  405786:	f8da 3004 	ldr.w	r3, [sl, #4]
  40578a:	f003 0301 	and.w	r3, r3, #1
  40578e:	431f      	orrs	r7, r3
  405790:	4640      	mov	r0, r8
  405792:	f8ca 7004 	str.w	r7, [sl, #4]
  405796:	f7ff f88b 	bl	4048b0 <__malloc_unlock>
  40579a:	e751      	b.n	405640 <_realloc_r+0xe4>
  40579c:	682b      	ldr	r3, [r5, #0]
  40579e:	6003      	str	r3, [r0, #0]
  4057a0:	686b      	ldr	r3, [r5, #4]
  4057a2:	6043      	str	r3, [r0, #4]
  4057a4:	2a1b      	cmp	r2, #27
  4057a6:	d82d      	bhi.n	405804 <_realloc_r+0x2a8>
  4057a8:	f100 0308 	add.w	r3, r0, #8
  4057ac:	f105 0208 	add.w	r2, r5, #8
  4057b0:	e71b      	b.n	4055ea <_realloc_r+0x8e>
  4057b2:	4632      	mov	r2, r6
  4057b4:	6829      	ldr	r1, [r5, #0]
  4057b6:	6011      	str	r1, [r2, #0]
  4057b8:	6869      	ldr	r1, [r5, #4]
  4057ba:	6051      	str	r1, [r2, #4]
  4057bc:	68a9      	ldr	r1, [r5, #8]
  4057be:	6091      	str	r1, [r2, #8]
  4057c0:	461c      	mov	r4, r3
  4057c2:	46d1      	mov	r9, sl
  4057c4:	e72a      	b.n	40561c <_realloc_r+0xc0>
  4057c6:	eb09 0107 	add.w	r1, r9, r7
  4057ca:	ebab 0b07 	sub.w	fp, fp, r7
  4057ce:	f04b 0201 	orr.w	r2, fp, #1
  4057d2:	6099      	str	r1, [r3, #8]
  4057d4:	604a      	str	r2, [r1, #4]
  4057d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4057da:	f003 0301 	and.w	r3, r3, #1
  4057de:	431f      	orrs	r7, r3
  4057e0:	4640      	mov	r0, r8
  4057e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4057e6:	f7ff f863 	bl	4048b0 <__malloc_unlock>
  4057ea:	462e      	mov	r6, r5
  4057ec:	e728      	b.n	405640 <_realloc_r+0xe4>
  4057ee:	4629      	mov	r1, r5
  4057f0:	f7ff fe50 	bl	405494 <memmove>
  4057f4:	e6ff      	b.n	4055f6 <_realloc_r+0x9a>
  4057f6:	4629      	mov	r1, r5
  4057f8:	4630      	mov	r0, r6
  4057fa:	461c      	mov	r4, r3
  4057fc:	46d1      	mov	r9, sl
  4057fe:	f7ff fe49 	bl	405494 <memmove>
  405802:	e70b      	b.n	40561c <_realloc_r+0xc0>
  405804:	68ab      	ldr	r3, [r5, #8]
  405806:	6083      	str	r3, [r0, #8]
  405808:	68eb      	ldr	r3, [r5, #12]
  40580a:	60c3      	str	r3, [r0, #12]
  40580c:	2a24      	cmp	r2, #36	; 0x24
  40580e:	d017      	beq.n	405840 <_realloc_r+0x2e4>
  405810:	f100 0310 	add.w	r3, r0, #16
  405814:	f105 0210 	add.w	r2, r5, #16
  405818:	e6e7      	b.n	4055ea <_realloc_r+0x8e>
  40581a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40581e:	f023 0303 	bic.w	r3, r3, #3
  405822:	441c      	add	r4, r3
  405824:	462e      	mov	r6, r5
  405826:	e6f9      	b.n	40561c <_realloc_r+0xc0>
  405828:	68a9      	ldr	r1, [r5, #8]
  40582a:	f8ca 1010 	str.w	r1, [sl, #16]
  40582e:	68e9      	ldr	r1, [r5, #12]
  405830:	f8ca 1014 	str.w	r1, [sl, #20]
  405834:	2a24      	cmp	r2, #36	; 0x24
  405836:	d00c      	beq.n	405852 <_realloc_r+0x2f6>
  405838:	3510      	adds	r5, #16
  40583a:	f10a 0218 	add.w	r2, sl, #24
  40583e:	e7b9      	b.n	4057b4 <_realloc_r+0x258>
  405840:	692b      	ldr	r3, [r5, #16]
  405842:	6103      	str	r3, [r0, #16]
  405844:	696b      	ldr	r3, [r5, #20]
  405846:	6143      	str	r3, [r0, #20]
  405848:	f105 0218 	add.w	r2, r5, #24
  40584c:	f100 0318 	add.w	r3, r0, #24
  405850:	e6cb      	b.n	4055ea <_realloc_r+0x8e>
  405852:	692a      	ldr	r2, [r5, #16]
  405854:	f8ca 2018 	str.w	r2, [sl, #24]
  405858:	696a      	ldr	r2, [r5, #20]
  40585a:	f8ca 201c 	str.w	r2, [sl, #28]
  40585e:	3518      	adds	r5, #24
  405860:	f10a 0220 	add.w	r2, sl, #32
  405864:	e7a6      	b.n	4057b4 <_realloc_r+0x258>
  405866:	4632      	mov	r2, r6
  405868:	e77f      	b.n	40576a <_realloc_r+0x20e>
  40586a:	4629      	mov	r1, r5
  40586c:	4630      	mov	r0, r6
  40586e:	9301      	str	r3, [sp, #4]
  405870:	f7ff fe10 	bl	405494 <memmove>
  405874:	9b01      	ldr	r3, [sp, #4]
  405876:	e77e      	b.n	405776 <_realloc_r+0x21a>
  405878:	68a9      	ldr	r1, [r5, #8]
  40587a:	f8ca 1010 	str.w	r1, [sl, #16]
  40587e:	68e9      	ldr	r1, [r5, #12]
  405880:	f8ca 1014 	str.w	r1, [sl, #20]
  405884:	2a24      	cmp	r2, #36	; 0x24
  405886:	d003      	beq.n	405890 <_realloc_r+0x334>
  405888:	3510      	adds	r5, #16
  40588a:	f10a 0218 	add.w	r2, sl, #24
  40588e:	e76c      	b.n	40576a <_realloc_r+0x20e>
  405890:	692a      	ldr	r2, [r5, #16]
  405892:	f8ca 2018 	str.w	r2, [sl, #24]
  405896:	696a      	ldr	r2, [r5, #20]
  405898:	f8ca 201c 	str.w	r2, [sl, #28]
  40589c:	3518      	adds	r5, #24
  40589e:	f10a 0220 	add.w	r2, sl, #32
  4058a2:	e762      	b.n	40576a <_realloc_r+0x20e>
  4058a4:	2040045c 	.word	0x2040045c

004058a8 <__ascii_wctomb>:
  4058a8:	b121      	cbz	r1, 4058b4 <__ascii_wctomb+0xc>
  4058aa:	2aff      	cmp	r2, #255	; 0xff
  4058ac:	d804      	bhi.n	4058b8 <__ascii_wctomb+0x10>
  4058ae:	700a      	strb	r2, [r1, #0]
  4058b0:	2001      	movs	r0, #1
  4058b2:	4770      	bx	lr
  4058b4:	4608      	mov	r0, r1
  4058b6:	4770      	bx	lr
  4058b8:	238a      	movs	r3, #138	; 0x8a
  4058ba:	6003      	str	r3, [r0, #0]
  4058bc:	f04f 30ff 	mov.w	r0, #4294967295
  4058c0:	4770      	bx	lr
  4058c2:	bf00      	nop

004058c4 <__aeabi_drsub>:
  4058c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4058c8:	e002      	b.n	4058d0 <__adddf3>
  4058ca:	bf00      	nop

004058cc <__aeabi_dsub>:
  4058cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004058d0 <__adddf3>:
  4058d0:	b530      	push	{r4, r5, lr}
  4058d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4058d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4058da:	ea94 0f05 	teq	r4, r5
  4058de:	bf08      	it	eq
  4058e0:	ea90 0f02 	teqeq	r0, r2
  4058e4:	bf1f      	itttt	ne
  4058e6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4058ea:	ea55 0c02 	orrsne.w	ip, r5, r2
  4058ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4058f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4058f6:	f000 80e2 	beq.w	405abe <__adddf3+0x1ee>
  4058fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4058fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405902:	bfb8      	it	lt
  405904:	426d      	neglt	r5, r5
  405906:	dd0c      	ble.n	405922 <__adddf3+0x52>
  405908:	442c      	add	r4, r5
  40590a:	ea80 0202 	eor.w	r2, r0, r2
  40590e:	ea81 0303 	eor.w	r3, r1, r3
  405912:	ea82 0000 	eor.w	r0, r2, r0
  405916:	ea83 0101 	eor.w	r1, r3, r1
  40591a:	ea80 0202 	eor.w	r2, r0, r2
  40591e:	ea81 0303 	eor.w	r3, r1, r3
  405922:	2d36      	cmp	r5, #54	; 0x36
  405924:	bf88      	it	hi
  405926:	bd30      	pophi	{r4, r5, pc}
  405928:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40592c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405930:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405934:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405938:	d002      	beq.n	405940 <__adddf3+0x70>
  40593a:	4240      	negs	r0, r0
  40593c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405940:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405944:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405948:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40594c:	d002      	beq.n	405954 <__adddf3+0x84>
  40594e:	4252      	negs	r2, r2
  405950:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405954:	ea94 0f05 	teq	r4, r5
  405958:	f000 80a7 	beq.w	405aaa <__adddf3+0x1da>
  40595c:	f1a4 0401 	sub.w	r4, r4, #1
  405960:	f1d5 0e20 	rsbs	lr, r5, #32
  405964:	db0d      	blt.n	405982 <__adddf3+0xb2>
  405966:	fa02 fc0e 	lsl.w	ip, r2, lr
  40596a:	fa22 f205 	lsr.w	r2, r2, r5
  40596e:	1880      	adds	r0, r0, r2
  405970:	f141 0100 	adc.w	r1, r1, #0
  405974:	fa03 f20e 	lsl.w	r2, r3, lr
  405978:	1880      	adds	r0, r0, r2
  40597a:	fa43 f305 	asr.w	r3, r3, r5
  40597e:	4159      	adcs	r1, r3
  405980:	e00e      	b.n	4059a0 <__adddf3+0xd0>
  405982:	f1a5 0520 	sub.w	r5, r5, #32
  405986:	f10e 0e20 	add.w	lr, lr, #32
  40598a:	2a01      	cmp	r2, #1
  40598c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405990:	bf28      	it	cs
  405992:	f04c 0c02 	orrcs.w	ip, ip, #2
  405996:	fa43 f305 	asr.w	r3, r3, r5
  40599a:	18c0      	adds	r0, r0, r3
  40599c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4059a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4059a4:	d507      	bpl.n	4059b6 <__adddf3+0xe6>
  4059a6:	f04f 0e00 	mov.w	lr, #0
  4059aa:	f1dc 0c00 	rsbs	ip, ip, #0
  4059ae:	eb7e 0000 	sbcs.w	r0, lr, r0
  4059b2:	eb6e 0101 	sbc.w	r1, lr, r1
  4059b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4059ba:	d31b      	bcc.n	4059f4 <__adddf3+0x124>
  4059bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4059c0:	d30c      	bcc.n	4059dc <__adddf3+0x10c>
  4059c2:	0849      	lsrs	r1, r1, #1
  4059c4:	ea5f 0030 	movs.w	r0, r0, rrx
  4059c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4059cc:	f104 0401 	add.w	r4, r4, #1
  4059d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4059d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4059d8:	f080 809a 	bcs.w	405b10 <__adddf3+0x240>
  4059dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4059e0:	bf08      	it	eq
  4059e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4059e6:	f150 0000 	adcs.w	r0, r0, #0
  4059ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4059ee:	ea41 0105 	orr.w	r1, r1, r5
  4059f2:	bd30      	pop	{r4, r5, pc}
  4059f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4059f8:	4140      	adcs	r0, r0
  4059fa:	eb41 0101 	adc.w	r1, r1, r1
  4059fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a02:	f1a4 0401 	sub.w	r4, r4, #1
  405a06:	d1e9      	bne.n	4059dc <__adddf3+0x10c>
  405a08:	f091 0f00 	teq	r1, #0
  405a0c:	bf04      	itt	eq
  405a0e:	4601      	moveq	r1, r0
  405a10:	2000      	moveq	r0, #0
  405a12:	fab1 f381 	clz	r3, r1
  405a16:	bf08      	it	eq
  405a18:	3320      	addeq	r3, #32
  405a1a:	f1a3 030b 	sub.w	r3, r3, #11
  405a1e:	f1b3 0220 	subs.w	r2, r3, #32
  405a22:	da0c      	bge.n	405a3e <__adddf3+0x16e>
  405a24:	320c      	adds	r2, #12
  405a26:	dd08      	ble.n	405a3a <__adddf3+0x16a>
  405a28:	f102 0c14 	add.w	ip, r2, #20
  405a2c:	f1c2 020c 	rsb	r2, r2, #12
  405a30:	fa01 f00c 	lsl.w	r0, r1, ip
  405a34:	fa21 f102 	lsr.w	r1, r1, r2
  405a38:	e00c      	b.n	405a54 <__adddf3+0x184>
  405a3a:	f102 0214 	add.w	r2, r2, #20
  405a3e:	bfd8      	it	le
  405a40:	f1c2 0c20 	rsble	ip, r2, #32
  405a44:	fa01 f102 	lsl.w	r1, r1, r2
  405a48:	fa20 fc0c 	lsr.w	ip, r0, ip
  405a4c:	bfdc      	itt	le
  405a4e:	ea41 010c 	orrle.w	r1, r1, ip
  405a52:	4090      	lslle	r0, r2
  405a54:	1ae4      	subs	r4, r4, r3
  405a56:	bfa2      	ittt	ge
  405a58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405a5c:	4329      	orrge	r1, r5
  405a5e:	bd30      	popge	{r4, r5, pc}
  405a60:	ea6f 0404 	mvn.w	r4, r4
  405a64:	3c1f      	subs	r4, #31
  405a66:	da1c      	bge.n	405aa2 <__adddf3+0x1d2>
  405a68:	340c      	adds	r4, #12
  405a6a:	dc0e      	bgt.n	405a8a <__adddf3+0x1ba>
  405a6c:	f104 0414 	add.w	r4, r4, #20
  405a70:	f1c4 0220 	rsb	r2, r4, #32
  405a74:	fa20 f004 	lsr.w	r0, r0, r4
  405a78:	fa01 f302 	lsl.w	r3, r1, r2
  405a7c:	ea40 0003 	orr.w	r0, r0, r3
  405a80:	fa21 f304 	lsr.w	r3, r1, r4
  405a84:	ea45 0103 	orr.w	r1, r5, r3
  405a88:	bd30      	pop	{r4, r5, pc}
  405a8a:	f1c4 040c 	rsb	r4, r4, #12
  405a8e:	f1c4 0220 	rsb	r2, r4, #32
  405a92:	fa20 f002 	lsr.w	r0, r0, r2
  405a96:	fa01 f304 	lsl.w	r3, r1, r4
  405a9a:	ea40 0003 	orr.w	r0, r0, r3
  405a9e:	4629      	mov	r1, r5
  405aa0:	bd30      	pop	{r4, r5, pc}
  405aa2:	fa21 f004 	lsr.w	r0, r1, r4
  405aa6:	4629      	mov	r1, r5
  405aa8:	bd30      	pop	{r4, r5, pc}
  405aaa:	f094 0f00 	teq	r4, #0
  405aae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405ab2:	bf06      	itte	eq
  405ab4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405ab8:	3401      	addeq	r4, #1
  405aba:	3d01      	subne	r5, #1
  405abc:	e74e      	b.n	40595c <__adddf3+0x8c>
  405abe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ac2:	bf18      	it	ne
  405ac4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ac8:	d029      	beq.n	405b1e <__adddf3+0x24e>
  405aca:	ea94 0f05 	teq	r4, r5
  405ace:	bf08      	it	eq
  405ad0:	ea90 0f02 	teqeq	r0, r2
  405ad4:	d005      	beq.n	405ae2 <__adddf3+0x212>
  405ad6:	ea54 0c00 	orrs.w	ip, r4, r0
  405ada:	bf04      	itt	eq
  405adc:	4619      	moveq	r1, r3
  405ade:	4610      	moveq	r0, r2
  405ae0:	bd30      	pop	{r4, r5, pc}
  405ae2:	ea91 0f03 	teq	r1, r3
  405ae6:	bf1e      	ittt	ne
  405ae8:	2100      	movne	r1, #0
  405aea:	2000      	movne	r0, #0
  405aec:	bd30      	popne	{r4, r5, pc}
  405aee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405af2:	d105      	bne.n	405b00 <__adddf3+0x230>
  405af4:	0040      	lsls	r0, r0, #1
  405af6:	4149      	adcs	r1, r1
  405af8:	bf28      	it	cs
  405afa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405afe:	bd30      	pop	{r4, r5, pc}
  405b00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405b04:	bf3c      	itt	cc
  405b06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405b0a:	bd30      	popcc	{r4, r5, pc}
  405b0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405b10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405b14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405b18:	f04f 0000 	mov.w	r0, #0
  405b1c:	bd30      	pop	{r4, r5, pc}
  405b1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405b22:	bf1a      	itte	ne
  405b24:	4619      	movne	r1, r3
  405b26:	4610      	movne	r0, r2
  405b28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405b2c:	bf1c      	itt	ne
  405b2e:	460b      	movne	r3, r1
  405b30:	4602      	movne	r2, r0
  405b32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405b36:	bf06      	itte	eq
  405b38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405b3c:	ea91 0f03 	teqeq	r1, r3
  405b40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405b44:	bd30      	pop	{r4, r5, pc}
  405b46:	bf00      	nop

00405b48 <__aeabi_ui2d>:
  405b48:	f090 0f00 	teq	r0, #0
  405b4c:	bf04      	itt	eq
  405b4e:	2100      	moveq	r1, #0
  405b50:	4770      	bxeq	lr
  405b52:	b530      	push	{r4, r5, lr}
  405b54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b5c:	f04f 0500 	mov.w	r5, #0
  405b60:	f04f 0100 	mov.w	r1, #0
  405b64:	e750      	b.n	405a08 <__adddf3+0x138>
  405b66:	bf00      	nop

00405b68 <__aeabi_i2d>:
  405b68:	f090 0f00 	teq	r0, #0
  405b6c:	bf04      	itt	eq
  405b6e:	2100      	moveq	r1, #0
  405b70:	4770      	bxeq	lr
  405b72:	b530      	push	{r4, r5, lr}
  405b74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405b80:	bf48      	it	mi
  405b82:	4240      	negmi	r0, r0
  405b84:	f04f 0100 	mov.w	r1, #0
  405b88:	e73e      	b.n	405a08 <__adddf3+0x138>
  405b8a:	bf00      	nop

00405b8c <__aeabi_f2d>:
  405b8c:	0042      	lsls	r2, r0, #1
  405b8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405b92:	ea4f 0131 	mov.w	r1, r1, rrx
  405b96:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405b9a:	bf1f      	itttt	ne
  405b9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405ba0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405ba4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405ba8:	4770      	bxne	lr
  405baa:	f092 0f00 	teq	r2, #0
  405bae:	bf14      	ite	ne
  405bb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405bb4:	4770      	bxeq	lr
  405bb6:	b530      	push	{r4, r5, lr}
  405bb8:	f44f 7460 	mov.w	r4, #896	; 0x380
  405bbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405bc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405bc4:	e720      	b.n	405a08 <__adddf3+0x138>
  405bc6:	bf00      	nop

00405bc8 <__aeabi_ul2d>:
  405bc8:	ea50 0201 	orrs.w	r2, r0, r1
  405bcc:	bf08      	it	eq
  405bce:	4770      	bxeq	lr
  405bd0:	b530      	push	{r4, r5, lr}
  405bd2:	f04f 0500 	mov.w	r5, #0
  405bd6:	e00a      	b.n	405bee <__aeabi_l2d+0x16>

00405bd8 <__aeabi_l2d>:
  405bd8:	ea50 0201 	orrs.w	r2, r0, r1
  405bdc:	bf08      	it	eq
  405bde:	4770      	bxeq	lr
  405be0:	b530      	push	{r4, r5, lr}
  405be2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405be6:	d502      	bpl.n	405bee <__aeabi_l2d+0x16>
  405be8:	4240      	negs	r0, r0
  405bea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405bee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405bf2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405bf6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405bfa:	f43f aedc 	beq.w	4059b6 <__adddf3+0xe6>
  405bfe:	f04f 0203 	mov.w	r2, #3
  405c02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405c06:	bf18      	it	ne
  405c08:	3203      	addne	r2, #3
  405c0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405c0e:	bf18      	it	ne
  405c10:	3203      	addne	r2, #3
  405c12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405c16:	f1c2 0320 	rsb	r3, r2, #32
  405c1a:	fa00 fc03 	lsl.w	ip, r0, r3
  405c1e:	fa20 f002 	lsr.w	r0, r0, r2
  405c22:	fa01 fe03 	lsl.w	lr, r1, r3
  405c26:	ea40 000e 	orr.w	r0, r0, lr
  405c2a:	fa21 f102 	lsr.w	r1, r1, r2
  405c2e:	4414      	add	r4, r2
  405c30:	e6c1      	b.n	4059b6 <__adddf3+0xe6>
  405c32:	bf00      	nop

00405c34 <__aeabi_dmul>:
  405c34:	b570      	push	{r4, r5, r6, lr}
  405c36:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405c3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405c3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405c42:	bf1d      	ittte	ne
  405c44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405c48:	ea94 0f0c 	teqne	r4, ip
  405c4c:	ea95 0f0c 	teqne	r5, ip
  405c50:	f000 f8de 	bleq	405e10 <__aeabi_dmul+0x1dc>
  405c54:	442c      	add	r4, r5
  405c56:	ea81 0603 	eor.w	r6, r1, r3
  405c5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405c5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405c62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405c66:	bf18      	it	ne
  405c68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405c6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405c74:	d038      	beq.n	405ce8 <__aeabi_dmul+0xb4>
  405c76:	fba0 ce02 	umull	ip, lr, r0, r2
  405c7a:	f04f 0500 	mov.w	r5, #0
  405c7e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405c82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405c86:	fbe0 e503 	umlal	lr, r5, r0, r3
  405c8a:	f04f 0600 	mov.w	r6, #0
  405c8e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405c92:	f09c 0f00 	teq	ip, #0
  405c96:	bf18      	it	ne
  405c98:	f04e 0e01 	orrne.w	lr, lr, #1
  405c9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405ca0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405ca4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405ca8:	d204      	bcs.n	405cb4 <__aeabi_dmul+0x80>
  405caa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405cae:	416d      	adcs	r5, r5
  405cb0:	eb46 0606 	adc.w	r6, r6, r6
  405cb4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405cb8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405cbc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405cc0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405cc4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405cc8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405ccc:	bf88      	it	hi
  405cce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405cd2:	d81e      	bhi.n	405d12 <__aeabi_dmul+0xde>
  405cd4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405cd8:	bf08      	it	eq
  405cda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405cde:	f150 0000 	adcs.w	r0, r0, #0
  405ce2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ce6:	bd70      	pop	{r4, r5, r6, pc}
  405ce8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405cec:	ea46 0101 	orr.w	r1, r6, r1
  405cf0:	ea40 0002 	orr.w	r0, r0, r2
  405cf4:	ea81 0103 	eor.w	r1, r1, r3
  405cf8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405cfc:	bfc2      	ittt	gt
  405cfe:	ebd4 050c 	rsbsgt	r5, r4, ip
  405d02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405d06:	bd70      	popgt	{r4, r5, r6, pc}
  405d08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d0c:	f04f 0e00 	mov.w	lr, #0
  405d10:	3c01      	subs	r4, #1
  405d12:	f300 80ab 	bgt.w	405e6c <__aeabi_dmul+0x238>
  405d16:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405d1a:	bfde      	ittt	le
  405d1c:	2000      	movle	r0, #0
  405d1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405d22:	bd70      	pople	{r4, r5, r6, pc}
  405d24:	f1c4 0400 	rsb	r4, r4, #0
  405d28:	3c20      	subs	r4, #32
  405d2a:	da35      	bge.n	405d98 <__aeabi_dmul+0x164>
  405d2c:	340c      	adds	r4, #12
  405d2e:	dc1b      	bgt.n	405d68 <__aeabi_dmul+0x134>
  405d30:	f104 0414 	add.w	r4, r4, #20
  405d34:	f1c4 0520 	rsb	r5, r4, #32
  405d38:	fa00 f305 	lsl.w	r3, r0, r5
  405d3c:	fa20 f004 	lsr.w	r0, r0, r4
  405d40:	fa01 f205 	lsl.w	r2, r1, r5
  405d44:	ea40 0002 	orr.w	r0, r0, r2
  405d48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405d4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405d50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405d54:	fa21 f604 	lsr.w	r6, r1, r4
  405d58:	eb42 0106 	adc.w	r1, r2, r6
  405d5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d60:	bf08      	it	eq
  405d62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d66:	bd70      	pop	{r4, r5, r6, pc}
  405d68:	f1c4 040c 	rsb	r4, r4, #12
  405d6c:	f1c4 0520 	rsb	r5, r4, #32
  405d70:	fa00 f304 	lsl.w	r3, r0, r4
  405d74:	fa20 f005 	lsr.w	r0, r0, r5
  405d78:	fa01 f204 	lsl.w	r2, r1, r4
  405d7c:	ea40 0002 	orr.w	r0, r0, r2
  405d80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405d88:	f141 0100 	adc.w	r1, r1, #0
  405d8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d90:	bf08      	it	eq
  405d92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d96:	bd70      	pop	{r4, r5, r6, pc}
  405d98:	f1c4 0520 	rsb	r5, r4, #32
  405d9c:	fa00 f205 	lsl.w	r2, r0, r5
  405da0:	ea4e 0e02 	orr.w	lr, lr, r2
  405da4:	fa20 f304 	lsr.w	r3, r0, r4
  405da8:	fa01 f205 	lsl.w	r2, r1, r5
  405dac:	ea43 0302 	orr.w	r3, r3, r2
  405db0:	fa21 f004 	lsr.w	r0, r1, r4
  405db4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405db8:	fa21 f204 	lsr.w	r2, r1, r4
  405dbc:	ea20 0002 	bic.w	r0, r0, r2
  405dc0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405dc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405dc8:	bf08      	it	eq
  405dca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405dce:	bd70      	pop	{r4, r5, r6, pc}
  405dd0:	f094 0f00 	teq	r4, #0
  405dd4:	d10f      	bne.n	405df6 <__aeabi_dmul+0x1c2>
  405dd6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405dda:	0040      	lsls	r0, r0, #1
  405ddc:	eb41 0101 	adc.w	r1, r1, r1
  405de0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405de4:	bf08      	it	eq
  405de6:	3c01      	subeq	r4, #1
  405de8:	d0f7      	beq.n	405dda <__aeabi_dmul+0x1a6>
  405dea:	ea41 0106 	orr.w	r1, r1, r6
  405dee:	f095 0f00 	teq	r5, #0
  405df2:	bf18      	it	ne
  405df4:	4770      	bxne	lr
  405df6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405dfa:	0052      	lsls	r2, r2, #1
  405dfc:	eb43 0303 	adc.w	r3, r3, r3
  405e00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405e04:	bf08      	it	eq
  405e06:	3d01      	subeq	r5, #1
  405e08:	d0f7      	beq.n	405dfa <__aeabi_dmul+0x1c6>
  405e0a:	ea43 0306 	orr.w	r3, r3, r6
  405e0e:	4770      	bx	lr
  405e10:	ea94 0f0c 	teq	r4, ip
  405e14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405e18:	bf18      	it	ne
  405e1a:	ea95 0f0c 	teqne	r5, ip
  405e1e:	d00c      	beq.n	405e3a <__aeabi_dmul+0x206>
  405e20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405e24:	bf18      	it	ne
  405e26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405e2a:	d1d1      	bne.n	405dd0 <__aeabi_dmul+0x19c>
  405e2c:	ea81 0103 	eor.w	r1, r1, r3
  405e30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e34:	f04f 0000 	mov.w	r0, #0
  405e38:	bd70      	pop	{r4, r5, r6, pc}
  405e3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405e3e:	bf06      	itte	eq
  405e40:	4610      	moveq	r0, r2
  405e42:	4619      	moveq	r1, r3
  405e44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405e48:	d019      	beq.n	405e7e <__aeabi_dmul+0x24a>
  405e4a:	ea94 0f0c 	teq	r4, ip
  405e4e:	d102      	bne.n	405e56 <__aeabi_dmul+0x222>
  405e50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405e54:	d113      	bne.n	405e7e <__aeabi_dmul+0x24a>
  405e56:	ea95 0f0c 	teq	r5, ip
  405e5a:	d105      	bne.n	405e68 <__aeabi_dmul+0x234>
  405e5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405e60:	bf1c      	itt	ne
  405e62:	4610      	movne	r0, r2
  405e64:	4619      	movne	r1, r3
  405e66:	d10a      	bne.n	405e7e <__aeabi_dmul+0x24a>
  405e68:	ea81 0103 	eor.w	r1, r1, r3
  405e6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405e78:	f04f 0000 	mov.w	r0, #0
  405e7c:	bd70      	pop	{r4, r5, r6, pc}
  405e7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405e86:	bd70      	pop	{r4, r5, r6, pc}

00405e88 <__aeabi_ddiv>:
  405e88:	b570      	push	{r4, r5, r6, lr}
  405e8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e96:	bf1d      	ittte	ne
  405e98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e9c:	ea94 0f0c 	teqne	r4, ip
  405ea0:	ea95 0f0c 	teqne	r5, ip
  405ea4:	f000 f8a7 	bleq	405ff6 <__aeabi_ddiv+0x16e>
  405ea8:	eba4 0405 	sub.w	r4, r4, r5
  405eac:	ea81 0e03 	eor.w	lr, r1, r3
  405eb0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405eb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405eb8:	f000 8088 	beq.w	405fcc <__aeabi_ddiv+0x144>
  405ebc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405ec0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405ec4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405ec8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405ecc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405ed0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405ed4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405ed8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405edc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405ee0:	429d      	cmp	r5, r3
  405ee2:	bf08      	it	eq
  405ee4:	4296      	cmpeq	r6, r2
  405ee6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405eea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405eee:	d202      	bcs.n	405ef6 <__aeabi_ddiv+0x6e>
  405ef0:	085b      	lsrs	r3, r3, #1
  405ef2:	ea4f 0232 	mov.w	r2, r2, rrx
  405ef6:	1ab6      	subs	r6, r6, r2
  405ef8:	eb65 0503 	sbc.w	r5, r5, r3
  405efc:	085b      	lsrs	r3, r3, #1
  405efe:	ea4f 0232 	mov.w	r2, r2, rrx
  405f02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405f06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405f0a:	ebb6 0e02 	subs.w	lr, r6, r2
  405f0e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f12:	bf22      	ittt	cs
  405f14:	1ab6      	subcs	r6, r6, r2
  405f16:	4675      	movcs	r5, lr
  405f18:	ea40 000c 	orrcs.w	r0, r0, ip
  405f1c:	085b      	lsrs	r3, r3, #1
  405f1e:	ea4f 0232 	mov.w	r2, r2, rrx
  405f22:	ebb6 0e02 	subs.w	lr, r6, r2
  405f26:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f2a:	bf22      	ittt	cs
  405f2c:	1ab6      	subcs	r6, r6, r2
  405f2e:	4675      	movcs	r5, lr
  405f30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405f34:	085b      	lsrs	r3, r3, #1
  405f36:	ea4f 0232 	mov.w	r2, r2, rrx
  405f3a:	ebb6 0e02 	subs.w	lr, r6, r2
  405f3e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f42:	bf22      	ittt	cs
  405f44:	1ab6      	subcs	r6, r6, r2
  405f46:	4675      	movcs	r5, lr
  405f48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405f4c:	085b      	lsrs	r3, r3, #1
  405f4e:	ea4f 0232 	mov.w	r2, r2, rrx
  405f52:	ebb6 0e02 	subs.w	lr, r6, r2
  405f56:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f5a:	bf22      	ittt	cs
  405f5c:	1ab6      	subcs	r6, r6, r2
  405f5e:	4675      	movcs	r5, lr
  405f60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405f64:	ea55 0e06 	orrs.w	lr, r5, r6
  405f68:	d018      	beq.n	405f9c <__aeabi_ddiv+0x114>
  405f6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405f6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405f72:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405f76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405f7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405f7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405f82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405f86:	d1c0      	bne.n	405f0a <__aeabi_ddiv+0x82>
  405f88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f8c:	d10b      	bne.n	405fa6 <__aeabi_ddiv+0x11e>
  405f8e:	ea41 0100 	orr.w	r1, r1, r0
  405f92:	f04f 0000 	mov.w	r0, #0
  405f96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405f9a:	e7b6      	b.n	405f0a <__aeabi_ddiv+0x82>
  405f9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405fa0:	bf04      	itt	eq
  405fa2:	4301      	orreq	r1, r0
  405fa4:	2000      	moveq	r0, #0
  405fa6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405faa:	bf88      	it	hi
  405fac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405fb0:	f63f aeaf 	bhi.w	405d12 <__aeabi_dmul+0xde>
  405fb4:	ebb5 0c03 	subs.w	ip, r5, r3
  405fb8:	bf04      	itt	eq
  405fba:	ebb6 0c02 	subseq.w	ip, r6, r2
  405fbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405fc2:	f150 0000 	adcs.w	r0, r0, #0
  405fc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405fca:	bd70      	pop	{r4, r5, r6, pc}
  405fcc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405fd0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405fd4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405fd8:	bfc2      	ittt	gt
  405fda:	ebd4 050c 	rsbsgt	r5, r4, ip
  405fde:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405fe2:	bd70      	popgt	{r4, r5, r6, pc}
  405fe4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405fe8:	f04f 0e00 	mov.w	lr, #0
  405fec:	3c01      	subs	r4, #1
  405fee:	e690      	b.n	405d12 <__aeabi_dmul+0xde>
  405ff0:	ea45 0e06 	orr.w	lr, r5, r6
  405ff4:	e68d      	b.n	405d12 <__aeabi_dmul+0xde>
  405ff6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ffa:	ea94 0f0c 	teq	r4, ip
  405ffe:	bf08      	it	eq
  406000:	ea95 0f0c 	teqeq	r5, ip
  406004:	f43f af3b 	beq.w	405e7e <__aeabi_dmul+0x24a>
  406008:	ea94 0f0c 	teq	r4, ip
  40600c:	d10a      	bne.n	406024 <__aeabi_ddiv+0x19c>
  40600e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406012:	f47f af34 	bne.w	405e7e <__aeabi_dmul+0x24a>
  406016:	ea95 0f0c 	teq	r5, ip
  40601a:	f47f af25 	bne.w	405e68 <__aeabi_dmul+0x234>
  40601e:	4610      	mov	r0, r2
  406020:	4619      	mov	r1, r3
  406022:	e72c      	b.n	405e7e <__aeabi_dmul+0x24a>
  406024:	ea95 0f0c 	teq	r5, ip
  406028:	d106      	bne.n	406038 <__aeabi_ddiv+0x1b0>
  40602a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40602e:	f43f aefd 	beq.w	405e2c <__aeabi_dmul+0x1f8>
  406032:	4610      	mov	r0, r2
  406034:	4619      	mov	r1, r3
  406036:	e722      	b.n	405e7e <__aeabi_dmul+0x24a>
  406038:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40603c:	bf18      	it	ne
  40603e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406042:	f47f aec5 	bne.w	405dd0 <__aeabi_dmul+0x19c>
  406046:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40604a:	f47f af0d 	bne.w	405e68 <__aeabi_dmul+0x234>
  40604e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406052:	f47f aeeb 	bne.w	405e2c <__aeabi_dmul+0x1f8>
  406056:	e712      	b.n	405e7e <__aeabi_dmul+0x24a>

00406058 <__gedf2>:
  406058:	f04f 3cff 	mov.w	ip, #4294967295
  40605c:	e006      	b.n	40606c <__cmpdf2+0x4>
  40605e:	bf00      	nop

00406060 <__ledf2>:
  406060:	f04f 0c01 	mov.w	ip, #1
  406064:	e002      	b.n	40606c <__cmpdf2+0x4>
  406066:	bf00      	nop

00406068 <__cmpdf2>:
  406068:	f04f 0c01 	mov.w	ip, #1
  40606c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406070:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406074:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406078:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40607c:	bf18      	it	ne
  40607e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406082:	d01b      	beq.n	4060bc <__cmpdf2+0x54>
  406084:	b001      	add	sp, #4
  406086:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40608a:	bf0c      	ite	eq
  40608c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406090:	ea91 0f03 	teqne	r1, r3
  406094:	bf02      	ittt	eq
  406096:	ea90 0f02 	teqeq	r0, r2
  40609a:	2000      	moveq	r0, #0
  40609c:	4770      	bxeq	lr
  40609e:	f110 0f00 	cmn.w	r0, #0
  4060a2:	ea91 0f03 	teq	r1, r3
  4060a6:	bf58      	it	pl
  4060a8:	4299      	cmppl	r1, r3
  4060aa:	bf08      	it	eq
  4060ac:	4290      	cmpeq	r0, r2
  4060ae:	bf2c      	ite	cs
  4060b0:	17d8      	asrcs	r0, r3, #31
  4060b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4060b6:	f040 0001 	orr.w	r0, r0, #1
  4060ba:	4770      	bx	lr
  4060bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4060c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060c4:	d102      	bne.n	4060cc <__cmpdf2+0x64>
  4060c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4060ca:	d107      	bne.n	4060dc <__cmpdf2+0x74>
  4060cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4060d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060d4:	d1d6      	bne.n	406084 <__cmpdf2+0x1c>
  4060d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4060da:	d0d3      	beq.n	406084 <__cmpdf2+0x1c>
  4060dc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4060e0:	4770      	bx	lr
  4060e2:	bf00      	nop

004060e4 <__aeabi_cdrcmple>:
  4060e4:	4684      	mov	ip, r0
  4060e6:	4610      	mov	r0, r2
  4060e8:	4662      	mov	r2, ip
  4060ea:	468c      	mov	ip, r1
  4060ec:	4619      	mov	r1, r3
  4060ee:	4663      	mov	r3, ip
  4060f0:	e000      	b.n	4060f4 <__aeabi_cdcmpeq>
  4060f2:	bf00      	nop

004060f4 <__aeabi_cdcmpeq>:
  4060f4:	b501      	push	{r0, lr}
  4060f6:	f7ff ffb7 	bl	406068 <__cmpdf2>
  4060fa:	2800      	cmp	r0, #0
  4060fc:	bf48      	it	mi
  4060fe:	f110 0f00 	cmnmi.w	r0, #0
  406102:	bd01      	pop	{r0, pc}

00406104 <__aeabi_dcmpeq>:
  406104:	f84d ed08 	str.w	lr, [sp, #-8]!
  406108:	f7ff fff4 	bl	4060f4 <__aeabi_cdcmpeq>
  40610c:	bf0c      	ite	eq
  40610e:	2001      	moveq	r0, #1
  406110:	2000      	movne	r0, #0
  406112:	f85d fb08 	ldr.w	pc, [sp], #8
  406116:	bf00      	nop

00406118 <__aeabi_dcmplt>:
  406118:	f84d ed08 	str.w	lr, [sp, #-8]!
  40611c:	f7ff ffea 	bl	4060f4 <__aeabi_cdcmpeq>
  406120:	bf34      	ite	cc
  406122:	2001      	movcc	r0, #1
  406124:	2000      	movcs	r0, #0
  406126:	f85d fb08 	ldr.w	pc, [sp], #8
  40612a:	bf00      	nop

0040612c <__aeabi_dcmple>:
  40612c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406130:	f7ff ffe0 	bl	4060f4 <__aeabi_cdcmpeq>
  406134:	bf94      	ite	ls
  406136:	2001      	movls	r0, #1
  406138:	2000      	movhi	r0, #0
  40613a:	f85d fb08 	ldr.w	pc, [sp], #8
  40613e:	bf00      	nop

00406140 <__aeabi_dcmpge>:
  406140:	f84d ed08 	str.w	lr, [sp, #-8]!
  406144:	f7ff ffce 	bl	4060e4 <__aeabi_cdrcmple>
  406148:	bf94      	ite	ls
  40614a:	2001      	movls	r0, #1
  40614c:	2000      	movhi	r0, #0
  40614e:	f85d fb08 	ldr.w	pc, [sp], #8
  406152:	bf00      	nop

00406154 <__aeabi_dcmpgt>:
  406154:	f84d ed08 	str.w	lr, [sp, #-8]!
  406158:	f7ff ffc4 	bl	4060e4 <__aeabi_cdrcmple>
  40615c:	bf34      	ite	cc
  40615e:	2001      	movcc	r0, #1
  406160:	2000      	movcs	r0, #0
  406162:	f85d fb08 	ldr.w	pc, [sp], #8
  406166:	bf00      	nop

00406168 <__aeabi_dcmpun>:
  406168:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40616c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406170:	d102      	bne.n	406178 <__aeabi_dcmpun+0x10>
  406172:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406176:	d10a      	bne.n	40618e <__aeabi_dcmpun+0x26>
  406178:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40617c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406180:	d102      	bne.n	406188 <__aeabi_dcmpun+0x20>
  406182:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406186:	d102      	bne.n	40618e <__aeabi_dcmpun+0x26>
  406188:	f04f 0000 	mov.w	r0, #0
  40618c:	4770      	bx	lr
  40618e:	f04f 0001 	mov.w	r0, #1
  406192:	4770      	bx	lr

00406194 <__aeabi_d2iz>:
  406194:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406198:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40619c:	d215      	bcs.n	4061ca <__aeabi_d2iz+0x36>
  40619e:	d511      	bpl.n	4061c4 <__aeabi_d2iz+0x30>
  4061a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4061a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4061a8:	d912      	bls.n	4061d0 <__aeabi_d2iz+0x3c>
  4061aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4061ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4061b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4061b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4061ba:	fa23 f002 	lsr.w	r0, r3, r2
  4061be:	bf18      	it	ne
  4061c0:	4240      	negne	r0, r0
  4061c2:	4770      	bx	lr
  4061c4:	f04f 0000 	mov.w	r0, #0
  4061c8:	4770      	bx	lr
  4061ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4061ce:	d105      	bne.n	4061dc <__aeabi_d2iz+0x48>
  4061d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4061d4:	bf08      	it	eq
  4061d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4061da:	4770      	bx	lr
  4061dc:	f04f 0000 	mov.w	r0, #0
  4061e0:	4770      	bx	lr
  4061e2:	bf00      	nop

004061e4 <__aeabi_uldivmod>:
  4061e4:	b953      	cbnz	r3, 4061fc <__aeabi_uldivmod+0x18>
  4061e6:	b94a      	cbnz	r2, 4061fc <__aeabi_uldivmod+0x18>
  4061e8:	2900      	cmp	r1, #0
  4061ea:	bf08      	it	eq
  4061ec:	2800      	cmpeq	r0, #0
  4061ee:	bf1c      	itt	ne
  4061f0:	f04f 31ff 	movne.w	r1, #4294967295
  4061f4:	f04f 30ff 	movne.w	r0, #4294967295
  4061f8:	f000 b97a 	b.w	4064f0 <__aeabi_idiv0>
  4061fc:	f1ad 0c08 	sub.w	ip, sp, #8
  406200:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406204:	f000 f806 	bl	406214 <__udivmoddi4>
  406208:	f8dd e004 	ldr.w	lr, [sp, #4]
  40620c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406210:	b004      	add	sp, #16
  406212:	4770      	bx	lr

00406214 <__udivmoddi4>:
  406214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406218:	468c      	mov	ip, r1
  40621a:	460d      	mov	r5, r1
  40621c:	4604      	mov	r4, r0
  40621e:	9e08      	ldr	r6, [sp, #32]
  406220:	2b00      	cmp	r3, #0
  406222:	d151      	bne.n	4062c8 <__udivmoddi4+0xb4>
  406224:	428a      	cmp	r2, r1
  406226:	4617      	mov	r7, r2
  406228:	d96d      	bls.n	406306 <__udivmoddi4+0xf2>
  40622a:	fab2 fe82 	clz	lr, r2
  40622e:	f1be 0f00 	cmp.w	lr, #0
  406232:	d00b      	beq.n	40624c <__udivmoddi4+0x38>
  406234:	f1ce 0c20 	rsb	ip, lr, #32
  406238:	fa01 f50e 	lsl.w	r5, r1, lr
  40623c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406240:	fa02 f70e 	lsl.w	r7, r2, lr
  406244:	ea4c 0c05 	orr.w	ip, ip, r5
  406248:	fa00 f40e 	lsl.w	r4, r0, lr
  40624c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406250:	0c25      	lsrs	r5, r4, #16
  406252:	fbbc f8fa 	udiv	r8, ip, sl
  406256:	fa1f f987 	uxth.w	r9, r7
  40625a:	fb0a cc18 	mls	ip, sl, r8, ip
  40625e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406262:	fb08 f309 	mul.w	r3, r8, r9
  406266:	42ab      	cmp	r3, r5
  406268:	d90a      	bls.n	406280 <__udivmoddi4+0x6c>
  40626a:	19ed      	adds	r5, r5, r7
  40626c:	f108 32ff 	add.w	r2, r8, #4294967295
  406270:	f080 8123 	bcs.w	4064ba <__udivmoddi4+0x2a6>
  406274:	42ab      	cmp	r3, r5
  406276:	f240 8120 	bls.w	4064ba <__udivmoddi4+0x2a6>
  40627a:	f1a8 0802 	sub.w	r8, r8, #2
  40627e:	443d      	add	r5, r7
  406280:	1aed      	subs	r5, r5, r3
  406282:	b2a4      	uxth	r4, r4
  406284:	fbb5 f0fa 	udiv	r0, r5, sl
  406288:	fb0a 5510 	mls	r5, sl, r0, r5
  40628c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406290:	fb00 f909 	mul.w	r9, r0, r9
  406294:	45a1      	cmp	r9, r4
  406296:	d909      	bls.n	4062ac <__udivmoddi4+0x98>
  406298:	19e4      	adds	r4, r4, r7
  40629a:	f100 33ff 	add.w	r3, r0, #4294967295
  40629e:	f080 810a 	bcs.w	4064b6 <__udivmoddi4+0x2a2>
  4062a2:	45a1      	cmp	r9, r4
  4062a4:	f240 8107 	bls.w	4064b6 <__udivmoddi4+0x2a2>
  4062a8:	3802      	subs	r0, #2
  4062aa:	443c      	add	r4, r7
  4062ac:	eba4 0409 	sub.w	r4, r4, r9
  4062b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4062b4:	2100      	movs	r1, #0
  4062b6:	2e00      	cmp	r6, #0
  4062b8:	d061      	beq.n	40637e <__udivmoddi4+0x16a>
  4062ba:	fa24 f40e 	lsr.w	r4, r4, lr
  4062be:	2300      	movs	r3, #0
  4062c0:	6034      	str	r4, [r6, #0]
  4062c2:	6073      	str	r3, [r6, #4]
  4062c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062c8:	428b      	cmp	r3, r1
  4062ca:	d907      	bls.n	4062dc <__udivmoddi4+0xc8>
  4062cc:	2e00      	cmp	r6, #0
  4062ce:	d054      	beq.n	40637a <__udivmoddi4+0x166>
  4062d0:	2100      	movs	r1, #0
  4062d2:	e886 0021 	stmia.w	r6, {r0, r5}
  4062d6:	4608      	mov	r0, r1
  4062d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062dc:	fab3 f183 	clz	r1, r3
  4062e0:	2900      	cmp	r1, #0
  4062e2:	f040 808e 	bne.w	406402 <__udivmoddi4+0x1ee>
  4062e6:	42ab      	cmp	r3, r5
  4062e8:	d302      	bcc.n	4062f0 <__udivmoddi4+0xdc>
  4062ea:	4282      	cmp	r2, r0
  4062ec:	f200 80fa 	bhi.w	4064e4 <__udivmoddi4+0x2d0>
  4062f0:	1a84      	subs	r4, r0, r2
  4062f2:	eb65 0503 	sbc.w	r5, r5, r3
  4062f6:	2001      	movs	r0, #1
  4062f8:	46ac      	mov	ip, r5
  4062fa:	2e00      	cmp	r6, #0
  4062fc:	d03f      	beq.n	40637e <__udivmoddi4+0x16a>
  4062fe:	e886 1010 	stmia.w	r6, {r4, ip}
  406302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406306:	b912      	cbnz	r2, 40630e <__udivmoddi4+0xfa>
  406308:	2701      	movs	r7, #1
  40630a:	fbb7 f7f2 	udiv	r7, r7, r2
  40630e:	fab7 fe87 	clz	lr, r7
  406312:	f1be 0f00 	cmp.w	lr, #0
  406316:	d134      	bne.n	406382 <__udivmoddi4+0x16e>
  406318:	1beb      	subs	r3, r5, r7
  40631a:	0c3a      	lsrs	r2, r7, #16
  40631c:	fa1f fc87 	uxth.w	ip, r7
  406320:	2101      	movs	r1, #1
  406322:	fbb3 f8f2 	udiv	r8, r3, r2
  406326:	0c25      	lsrs	r5, r4, #16
  406328:	fb02 3318 	mls	r3, r2, r8, r3
  40632c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406330:	fb0c f308 	mul.w	r3, ip, r8
  406334:	42ab      	cmp	r3, r5
  406336:	d907      	bls.n	406348 <__udivmoddi4+0x134>
  406338:	19ed      	adds	r5, r5, r7
  40633a:	f108 30ff 	add.w	r0, r8, #4294967295
  40633e:	d202      	bcs.n	406346 <__udivmoddi4+0x132>
  406340:	42ab      	cmp	r3, r5
  406342:	f200 80d1 	bhi.w	4064e8 <__udivmoddi4+0x2d4>
  406346:	4680      	mov	r8, r0
  406348:	1aed      	subs	r5, r5, r3
  40634a:	b2a3      	uxth	r3, r4
  40634c:	fbb5 f0f2 	udiv	r0, r5, r2
  406350:	fb02 5510 	mls	r5, r2, r0, r5
  406354:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406358:	fb0c fc00 	mul.w	ip, ip, r0
  40635c:	45a4      	cmp	ip, r4
  40635e:	d907      	bls.n	406370 <__udivmoddi4+0x15c>
  406360:	19e4      	adds	r4, r4, r7
  406362:	f100 33ff 	add.w	r3, r0, #4294967295
  406366:	d202      	bcs.n	40636e <__udivmoddi4+0x15a>
  406368:	45a4      	cmp	ip, r4
  40636a:	f200 80b8 	bhi.w	4064de <__udivmoddi4+0x2ca>
  40636e:	4618      	mov	r0, r3
  406370:	eba4 040c 	sub.w	r4, r4, ip
  406374:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406378:	e79d      	b.n	4062b6 <__udivmoddi4+0xa2>
  40637a:	4631      	mov	r1, r6
  40637c:	4630      	mov	r0, r6
  40637e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406382:	f1ce 0420 	rsb	r4, lr, #32
  406386:	fa05 f30e 	lsl.w	r3, r5, lr
  40638a:	fa07 f70e 	lsl.w	r7, r7, lr
  40638e:	fa20 f804 	lsr.w	r8, r0, r4
  406392:	0c3a      	lsrs	r2, r7, #16
  406394:	fa25 f404 	lsr.w	r4, r5, r4
  406398:	ea48 0803 	orr.w	r8, r8, r3
  40639c:	fbb4 f1f2 	udiv	r1, r4, r2
  4063a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4063a4:	fb02 4411 	mls	r4, r2, r1, r4
  4063a8:	fa1f fc87 	uxth.w	ip, r7
  4063ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4063b0:	fb01 f30c 	mul.w	r3, r1, ip
  4063b4:	42ab      	cmp	r3, r5
  4063b6:	fa00 f40e 	lsl.w	r4, r0, lr
  4063ba:	d909      	bls.n	4063d0 <__udivmoddi4+0x1bc>
  4063bc:	19ed      	adds	r5, r5, r7
  4063be:	f101 30ff 	add.w	r0, r1, #4294967295
  4063c2:	f080 808a 	bcs.w	4064da <__udivmoddi4+0x2c6>
  4063c6:	42ab      	cmp	r3, r5
  4063c8:	f240 8087 	bls.w	4064da <__udivmoddi4+0x2c6>
  4063cc:	3902      	subs	r1, #2
  4063ce:	443d      	add	r5, r7
  4063d0:	1aeb      	subs	r3, r5, r3
  4063d2:	fa1f f588 	uxth.w	r5, r8
  4063d6:	fbb3 f0f2 	udiv	r0, r3, r2
  4063da:	fb02 3310 	mls	r3, r2, r0, r3
  4063de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4063e2:	fb00 f30c 	mul.w	r3, r0, ip
  4063e6:	42ab      	cmp	r3, r5
  4063e8:	d907      	bls.n	4063fa <__udivmoddi4+0x1e6>
  4063ea:	19ed      	adds	r5, r5, r7
  4063ec:	f100 38ff 	add.w	r8, r0, #4294967295
  4063f0:	d26f      	bcs.n	4064d2 <__udivmoddi4+0x2be>
  4063f2:	42ab      	cmp	r3, r5
  4063f4:	d96d      	bls.n	4064d2 <__udivmoddi4+0x2be>
  4063f6:	3802      	subs	r0, #2
  4063f8:	443d      	add	r5, r7
  4063fa:	1aeb      	subs	r3, r5, r3
  4063fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406400:	e78f      	b.n	406322 <__udivmoddi4+0x10e>
  406402:	f1c1 0720 	rsb	r7, r1, #32
  406406:	fa22 f807 	lsr.w	r8, r2, r7
  40640a:	408b      	lsls	r3, r1
  40640c:	fa05 f401 	lsl.w	r4, r5, r1
  406410:	ea48 0303 	orr.w	r3, r8, r3
  406414:	fa20 fe07 	lsr.w	lr, r0, r7
  406418:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40641c:	40fd      	lsrs	r5, r7
  40641e:	ea4e 0e04 	orr.w	lr, lr, r4
  406422:	fbb5 f9fc 	udiv	r9, r5, ip
  406426:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40642a:	fb0c 5519 	mls	r5, ip, r9, r5
  40642e:	fa1f f883 	uxth.w	r8, r3
  406432:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406436:	fb09 f408 	mul.w	r4, r9, r8
  40643a:	42ac      	cmp	r4, r5
  40643c:	fa02 f201 	lsl.w	r2, r2, r1
  406440:	fa00 fa01 	lsl.w	sl, r0, r1
  406444:	d908      	bls.n	406458 <__udivmoddi4+0x244>
  406446:	18ed      	adds	r5, r5, r3
  406448:	f109 30ff 	add.w	r0, r9, #4294967295
  40644c:	d243      	bcs.n	4064d6 <__udivmoddi4+0x2c2>
  40644e:	42ac      	cmp	r4, r5
  406450:	d941      	bls.n	4064d6 <__udivmoddi4+0x2c2>
  406452:	f1a9 0902 	sub.w	r9, r9, #2
  406456:	441d      	add	r5, r3
  406458:	1b2d      	subs	r5, r5, r4
  40645a:	fa1f fe8e 	uxth.w	lr, lr
  40645e:	fbb5 f0fc 	udiv	r0, r5, ip
  406462:	fb0c 5510 	mls	r5, ip, r0, r5
  406466:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40646a:	fb00 f808 	mul.w	r8, r0, r8
  40646e:	45a0      	cmp	r8, r4
  406470:	d907      	bls.n	406482 <__udivmoddi4+0x26e>
  406472:	18e4      	adds	r4, r4, r3
  406474:	f100 35ff 	add.w	r5, r0, #4294967295
  406478:	d229      	bcs.n	4064ce <__udivmoddi4+0x2ba>
  40647a:	45a0      	cmp	r8, r4
  40647c:	d927      	bls.n	4064ce <__udivmoddi4+0x2ba>
  40647e:	3802      	subs	r0, #2
  406480:	441c      	add	r4, r3
  406482:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406486:	eba4 0408 	sub.w	r4, r4, r8
  40648a:	fba0 8902 	umull	r8, r9, r0, r2
  40648e:	454c      	cmp	r4, r9
  406490:	46c6      	mov	lr, r8
  406492:	464d      	mov	r5, r9
  406494:	d315      	bcc.n	4064c2 <__udivmoddi4+0x2ae>
  406496:	d012      	beq.n	4064be <__udivmoddi4+0x2aa>
  406498:	b156      	cbz	r6, 4064b0 <__udivmoddi4+0x29c>
  40649a:	ebba 030e 	subs.w	r3, sl, lr
  40649e:	eb64 0405 	sbc.w	r4, r4, r5
  4064a2:	fa04 f707 	lsl.w	r7, r4, r7
  4064a6:	40cb      	lsrs	r3, r1
  4064a8:	431f      	orrs	r7, r3
  4064aa:	40cc      	lsrs	r4, r1
  4064ac:	6037      	str	r7, [r6, #0]
  4064ae:	6074      	str	r4, [r6, #4]
  4064b0:	2100      	movs	r1, #0
  4064b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064b6:	4618      	mov	r0, r3
  4064b8:	e6f8      	b.n	4062ac <__udivmoddi4+0x98>
  4064ba:	4690      	mov	r8, r2
  4064bc:	e6e0      	b.n	406280 <__udivmoddi4+0x6c>
  4064be:	45c2      	cmp	sl, r8
  4064c0:	d2ea      	bcs.n	406498 <__udivmoddi4+0x284>
  4064c2:	ebb8 0e02 	subs.w	lr, r8, r2
  4064c6:	eb69 0503 	sbc.w	r5, r9, r3
  4064ca:	3801      	subs	r0, #1
  4064cc:	e7e4      	b.n	406498 <__udivmoddi4+0x284>
  4064ce:	4628      	mov	r0, r5
  4064d0:	e7d7      	b.n	406482 <__udivmoddi4+0x26e>
  4064d2:	4640      	mov	r0, r8
  4064d4:	e791      	b.n	4063fa <__udivmoddi4+0x1e6>
  4064d6:	4681      	mov	r9, r0
  4064d8:	e7be      	b.n	406458 <__udivmoddi4+0x244>
  4064da:	4601      	mov	r1, r0
  4064dc:	e778      	b.n	4063d0 <__udivmoddi4+0x1bc>
  4064de:	3802      	subs	r0, #2
  4064e0:	443c      	add	r4, r7
  4064e2:	e745      	b.n	406370 <__udivmoddi4+0x15c>
  4064e4:	4608      	mov	r0, r1
  4064e6:	e708      	b.n	4062fa <__udivmoddi4+0xe6>
  4064e8:	f1a8 0802 	sub.w	r8, r8, #2
  4064ec:	443d      	add	r5, r7
  4064ee:	e72b      	b.n	406348 <__udivmoddi4+0x134>

004064f0 <__aeabi_idiv0>:
  4064f0:	4770      	bx	lr
  4064f2:	bf00      	nop

004064f4 <sysfont_glyphs>:
	...
  406514:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406524:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406534:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  40654c:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  40655c:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  40656c:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406584:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406594:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4065a4:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4065bc:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4065d8:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4065e8:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4065f8:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406608:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  406630:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406658:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406668:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40668c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40669c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4066ac:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4066bc:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4066d4:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4066e4:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4066f4:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40670c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40671c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  40672c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406744:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406754:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406764:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  40677c:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40678c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40679c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4067b4:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4067c4:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4067d4:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4067f0:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406800:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406810:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  40682c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406844:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  40685c:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  40686c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  40687c:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406894:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4068a4:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4068b4:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4068cc:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4068dc:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4068ec:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406904:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406914:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406924:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  40693c:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  40694c:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  40695c:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406974:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406984:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406994:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4069ac:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4069bc:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4069cc:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4069e4:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4069f4:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406a04:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406a1c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406a2c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406a3c:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406a54:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406a64:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406a74:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406a8c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406a9c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406aac:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406ac4:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406ad4:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406ae4:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406afc:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406b0c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406b1c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406b34:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406b44:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406b54:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406b6c:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406b7c:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406b8c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406ba4:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406bb4:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406bc4:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406bec:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406bfc:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406c18:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406c30:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406c40:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406c50:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406c68:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406c78:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406c88:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406ca0:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406cb0:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406cc0:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406cd0:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406ce0:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406cf0:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406d00:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406d10:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406d20:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406d30:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406d48:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406d58:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406d68:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406d84:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406da0:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406dbc:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406dcc:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406ddc:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406df4:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406e10:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406e2c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406e48:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406e64:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406e80:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406e9c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406eb8:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406ec8:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406ed8:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406ee8:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406ef8:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406f08:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406f18:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406f28:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406f38:	0000 0000 7325 7325 7325 7325 7325 0000     ....%s%s%s%s%s..
  406f48:	0020 0000                                    ...

00406f4c <_global_impure_ptr>:
  406f4c:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406f5c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406f6c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406f7c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406f8c:	296c 0000 0030 0000                         l)..0...

00406f94 <blanks.7223>:
  406f94:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406fa4 <zeroes.7224>:
  406fa4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406fb4:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
  406fc4:	6867 6a69 6c6b 6e6d 706f 7271 7473 7675     ghijklmnopqrstuv
  406fd4:	7877 7a79 0000 0000 6e49 6966 696e 7974     wxyz....Infinity
  406fe4:	0000 0000 614e 004e 0000 0000               ....NaN.....

00406ff0 <__mprec_bigtens>:
  406ff0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407000:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407010:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407018 <__mprec_tens>:
  407018:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407028:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407038:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407048:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407058:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407068:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407078:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407088:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407098:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4070a8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4070b8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4070c8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4070d8:	9db4 79d9 7843 44ea                         ...yCx.D

004070e0 <p05.6055>:
  4070e0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4070f0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004070fc <_ctype_>:
  4070fc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40710c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40711c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40712c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40713c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40714c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40715c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40716c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40717c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407200 <_init>:
  407200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407202:	bf00      	nop
  407204:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407206:	bc08      	pop	{r3}
  407208:	469e      	mov	lr, r3
  40720a:	4770      	bx	lr

0040720c <__init_array_start>:
  40720c:	00403175 	.word	0x00403175

00407210 <__frame_dummy_init_array_entry>:
  407210:	00400165                                e.@.

00407214 <_fini>:
  407214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407216:	bf00      	nop
  407218:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40721a:	bc08      	pop	{r3}
  40721c:	469e      	mov	lr, r3
  40721e:	4770      	bx	lr

00407220 <__fini_array_start>:
  407220:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 64f4 0040 0e0a 7d20               .....d@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq1>:
20400020:	0005 0000                                   ....

20400024 <freq2>:
20400024:	000a 0000                                   ....

20400028 <freq3>:
20400028:	0001 0000                                   ....

2040002c <_impure_ptr>:
2040002c:	0030 2040                                   0.@ 

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cb8 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	58a9 0040 5469 0040 0000 0000 70fc 0040     .X@.iT@......p@.
2040095c:	70f8 0040 6f70 0040 6f70 0040 6f70 0040     .p@.po@.po@.po@.
2040096c:	6f70 0040 6f70 0040 6f70 0040 6f70 0040     po@.po@.po@.po@.
2040097c:	6f70 0040 6f70 0040 ffff ffff ffff ffff     po@.po@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
