// Seed: 3486400512
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand id_3;
  supply1 id_4;
  assign id_3 = {1{1 == 1}};
  wire id_5;
  tri0 id_6;
  assign id_6 = 1 >= 1'b0;
  initial
    #1 begin
      id_4 = 1;
      $display;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = id_3[1&1];
  module_0(
      id_5, id_5
  );
  wire id_6;
  assign id_6 = id_4;
endmodule
