{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685368727650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685368727651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 10:58:47 2023 " "Processing started: Mon May 29 10:58:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685368727651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368727651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368727651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685368727974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685368727974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-comportamento " "Found design unit 1: UnidadeControleULA-comportamento" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/UnidadeControleULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738576 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/UnidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULAMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738577 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULAMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_bit_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_bit_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_bit_final-comportamento " "Found design unit 1: ULA_bit_final-comportamento" {  } { { "ULA_bit_final.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA_bit_final.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_bit_final " "Found entity 1: ULA_bit_final" {  } { { "ULA_bit_final.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA_bit_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-comportamento " "Found design unit 1: ULA1bit-comportamento" {  } { { "ULA1bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA1bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorULA-comportamento " "Found design unit 1: SomadorULA-comportamento" {  } { { "SomadorULA.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/SomadorULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738579 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorULA " "Found entity 1: SomadorULA" {  } { { "SomadorULA.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/SomadorULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738580 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738580 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738581 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738582 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x11_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x11_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x11_bit-comportamento " "Found design unit 1: muxGenerico4x11_bit-comportamento" {  } { { "muxGenerico4x11_bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico4x11_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738582 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x11_bit " "Found entity 1: muxGenerico4x11_bit" {  } { { "muxGenerico4x11_bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico4x11_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738583 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738584 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arquitetura " "Found design unit 1: MIPS-arquitetura" {  } { { "MIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738584 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738585 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738586 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738586 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderOpcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderOpcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOpcode-comportamento " "Found design unit 1: decoderOpcode-comportamento" {  } { { "decoderOpcode.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderOpcode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738587 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOpcode " "Found entity 1: decoderOpcode" {  } { { "decoderOpcode.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunct-comportamento " "Found design unit 1: decoderFunct-comportamento" {  } { { "decoderFunct.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderFunct.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738587 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunct " "Found entity 1: decoderFunct" {  } { { "decoderFunct.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/decoderFunct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738588 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738588 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738588 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685368738588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368738588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685368738658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "MIPS.vhd" "Somador" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:Somador2 " "Elaborating entity \"somador\" for hierarchy \"somador:Somador2\"" {  } { { "MIPS.vhd" "Somador2" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS.vhd" "PC" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS.vhd" "ROM" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738691 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685368738691 "|MIPS|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS.vhd" "RAM" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "MIPS.vhd" "BANCO_REG" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA1 " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA1\"" {  } { { "MIPS.vhd" "ULA1" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULAMIPS:ULA1\|ULA1bit:ULABIT_0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULAMIPS:ULA1\|ULA1bit:ULABIT_0\"" {  } { { "ULAMIPS.vhd" "ULABIT_0" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULAMIPS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|muxGenerico2x1_1bit:MUX2x1 " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|muxGenerico2x1_1bit:MUX2x1\"" {  } { { "ULA1bit.vhd" "MUX2x1" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA1bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x11_bit ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|muxGenerico4x11_bit:MUX4X1 " "Elaborating entity \"muxGenerico4x11_bit\" for hierarchy \"ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|muxGenerico4x11_bit:MUX4X1\"" {  } { { "ULA1bit.vhd" "MUX4X1" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA1bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorULA ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|SomadorULA:SOMADOR " "Elaborating entity \"SomadorULA\" for hierarchy \"ULAMIPS:ULA1\|ULA1bit:ULABIT_0\|SomadorULA:SOMADOR\"" {  } { { "ULA1bit.vhd" "SOMADOR" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULA1bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_bit_final ULAMIPS:ULA1\|ULA_bit_final:ULABIT_31 " "Elaborating entity \"ULA_bit_final\" for hierarchy \"ULAMIPS:ULA1\|ULA_bit_final:ULABIT_31\"" {  } { { "ULAMIPS.vhd" "ULABIT_31" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ULAMIPS.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RtRd\"" {  } { { "MIPS.vhd" "MUX_RtRd" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BEQ\"" {  } { { "MIPS.vhd" "MUX_BEQ" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:UnidadeControleULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:UnidadeControleULA\"" {  } { { "MIPS.vhd" "UnidadeControleULA" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOpcode UnidadeControleULA:UnidadeControleULA\|decoderOpcode:decoderOpcode " "Elaborating entity \"decoderOpcode\" for hierarchy \"UnidadeControleULA:UnidadeControleULA\|decoderOpcode:decoderOpcode\"" {  } { { "UnidadeControleULA.vhd" "decoderOpcode" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/UnidadeControleULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFunct UnidadeControleULA:UnidadeControleULA\|decoderFunct:decoderFunct " "Elaborating entity \"decoderFunct\" for hierarchy \"UnidadeControleULA:UnidadeControleULA\|decoderFunct:decoderFunct\"" {  } { { "UnidadeControleULA.vhd" "decoderFunct" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/UnidadeControleULA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 UnidadeControleULA:UnidadeControleULA\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"UnidadeControleULA:UnidadeControleULA\|muxGenerico2x1:MUX\"" {  } { { "UnidadeControleULA.vhd" "MUX" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/UnidadeControleULA.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:Decoder " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:Decoder\"" {  } { { "MIPS.vhd" "Decoder" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstendeSinal\"" {  } { { "MIPS.vhd" "EstendeSinal" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display_HEX0\"" {  } { { "MIPS.vhd" "display_HEX0" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368738749 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685368739184 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685368739184 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685368739184 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685368739184 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685368739191 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685368739191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685368743036 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685368745765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685368746082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685368746082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/entregaIntermed (copy)/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685368746354 "|MIPS|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685368746354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3487 " "Implemented 3487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685368746366 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685368746366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3434 " "Implemented 3434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685368746366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685368746366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685368746395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 10:59:06 2023 " "Processing ended: Mon May 29 10:59:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685368746395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685368746395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685368746395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685368746395 ""}
