Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 23:11:53 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3285)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9504)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3285)
---------------------------
 There are 3285 register/latch pins with no clock driven by root clock pin: clock_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9504)
---------------------------------------------------
 There are 9504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9537          inf        0.000                      0                 9537           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9537 Endpoints
Min Delay          9537 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1975]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X33Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[1975]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1994]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X33Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[1994]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2013]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X33Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2013]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2032]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X33Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2032]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2051]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2051]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2070]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2070]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2089]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2089]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2108]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.636ns  (logic 1.182ns (6.019%)  route 18.454ns (93.981%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.804    19.636    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y61         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[2108]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1081]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.618ns  (logic 1.182ns (6.025%)  route 18.436ns (93.975%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.785    19.618    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X31Y53         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[1081]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1100]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.618ns  (logic 1.182ns (6.025%)  route 18.436ns (93.975%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/C
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  tbs_core_0/uart_0/uart_rx_0/n3048_reg[4]/Q
                         net (fo=7, routed)           1.434     1.890    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[4]
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.014 f  tbs_core_0/uart_0/uart_rx_0/n1117_i_6/O
                         net (fo=7, routed)           1.008     3.022    tbs_core_0/uart_0/uart_rx_0/n1117_i_6_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I3_O)        0.152     3.174 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10/O
                         net (fo=2, routed)           0.831     4.005    tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_10_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.331 r  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=6, routed)           1.378     5.709    tbs_core_0/uart_0/uart_rx_0/n1224_reg
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.833 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3021, routed)       13.785    19.618    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X31Y53         FDCE                                         f  tbs_core_0/spike_memory_0/n2152_reg[1100]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/sync_chain_0/n1145_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/dac_control_0/sync_chain_0/n1145_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE                         0.000     0.000 r  tbs_core_0/dac_control_0/sync_chain_0/n1145_reg[0]/C
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/dac_control_0/sync_chain_0/n1145_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    tbs_core_0/dac_control_0/sync_chain_0/n1145[0]
    SLICE_X37Y31         FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/n1145_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/C
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    tbs_core_0/debouncer_5/sync_chain_0/n1139[1]
    SLICE_X39Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[966]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[985]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[966]/C
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[966]/Q
                         net (fo=2, routed)           0.074     0.202    tbs_core_0/spike_memory_0/p_49_in[16]
    SLICE_X32Y39         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[985]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[965]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[984]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.599%)  route 0.076ns (37.401%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[965]/C
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[965]/Q
                         net (fo=2, routed)           0.076     0.204    tbs_core_0/spike_memory_0/p_49_in[15]
    SLICE_X24Y20         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[984]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[23]/C
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[23]/Q
                         net (fo=2, routed)           0.067     0.208    tbs_core_0/spike_memory_0/p_0_in[4]
    SLICE_X15Y19         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[24]/C
    SLICE_X21Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[24]/Q
                         net (fo=2, routed)           0.067     0.208    tbs_core_0/spike_memory_0/p_0_in[5]
    SLICE_X21Y38         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[0]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/n2152_reg_n_0_[0]
    SLICE_X31Y37         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1099]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1118]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1099]/C
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[1099]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/p_56_in[16]
    SLICE_X32Y38         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1118]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1867]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1886]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1867]/C
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[1867]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/p_97_in[5]
    SLICE_X28Y41         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1886]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[473]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[492]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[473]/C
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[473]/Q
                         net (fo=2, routed)           0.071     0.212    tbs_core_0/spike_memory_0/p_23_in[17]
    SLICE_X38Y48         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[492]/D
  -------------------------------------------------------------------    -------------------





