Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 19:00:40 2019
| Host         : AK113-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RockPaperScissors_control_sets_placed.rpt
| Design       : RockPaperScissors
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             105 |           30 |
| Yes          | No                    | No                     |              14 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------+------------------------------------+------------------+----------------+
|  B0/C0/clk_out         |                                      |                                    |                1 |              1 |
|  B1/C0/clk_out_reg_0   |                                      |                                    |                1 |              1 |
|  B2/C0/clk_out_reg_0   |                                      |                                    |                1 |              1 |
|  disp/C0/clk_out_reg_0 |                                      |                                    |                1 |              4 |
|  disp/C1/clk_out_reg_0 |                                      |                                    |                1 |              6 |
|  clk_IBUF_BUFG         | disp/sel/E[0]                        |                                    |                3 |              7 |
|  clk_IBUF_BUFG         | game/FSM_onehot_nextState[6]_i_1_n_0 |                                    |                5 |              7 |
|  clk_IBUF_BUFG         |                                      |                                    |               13 |             20 |
|  clk_IBUF_BUFG         |                                      | disp/C0/period_count[0]_i_1__0_n_0 |                6 |             21 |
|  clk_IBUF_BUFG         |                                      | disp/C1/period_count[0]_i_1_n_0    |                6 |             21 |
|  clk_IBUF_BUFG         |                                      | B0/C0/clear                        |                6 |             21 |
|  clk_IBUF_BUFG         |                                      | B1/C0/period_count[0]_i_1__2_n_0   |                6 |             21 |
|  clk_IBUF_BUFG         |                                      | B2/C0/period_count[0]_i_1__3_n_0   |                6 |             21 |
+------------------------+--------------------------------------+------------------------------------+------------------+----------------+


