INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Docencia/Downloads/VHDL-ALU/project_1.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nombre_Entidad_testbench'
