TimeQuest Timing Analyzer report for First_project
Sun Aug 20 22:07:07 2017
Quartus II 64-Bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk50'
 13. Slow Model Hold: 'clk50'
 14. Slow Model Minimum Pulse Width: 'clk50'
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk50'
 28. Fast Model Hold: 'clk50'
 29. Fast Model Minimum Pulse Width: 'clk50'
 30. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Progagation Delay
 43. Minimum Progagation Delay
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; First_project                                                    ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C5T144C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; First_project.sdc ; OK     ; Sun Aug 20 22:07:06 2017 ;
+-------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk50               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50M }              ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.52 MHz ; 103.52 MHz      ; clk50      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk50 ; 10.340 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk50 ; 0.255 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50               ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 97.223 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.001      ; 9.701      ;
; 10.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.001      ; 9.182      ;
; 10.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 9.130      ;
; 11.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.963      ;
; 11.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.926      ;
; 11.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.892      ;
; 11.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.006      ; 8.894      ;
; 11.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.876      ;
; 11.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.001      ; 8.760      ;
; 11.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.737      ;
; 11.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.711      ;
; 11.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.709      ;
; 11.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.611      ;
; 11.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; -0.002     ; 8.601      ;
; 11.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.588      ;
; 11.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 8.588      ;
; 11.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.001      ; 8.580      ;
; 11.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 8.574      ;
; 11.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.001      ; 8.554      ;
; 11.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.545      ;
; 11.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.444      ;
; 11.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.407      ;
; 11.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; -0.002     ; 8.399      ;
; 11.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.373      ;
; 11.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.006      ; 8.375      ;
; 11.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.357      ;
; 11.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.357      ;
; 11.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.218      ;
; 11.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.192      ;
; 11.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.190      ;
; 11.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.189      ;
; 11.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; -0.014     ; 8.151      ;
; 11.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 8.113      ;
; 11.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.004     ; 8.112      ;
; 11.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.115      ;
; 11.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; -0.002     ; 8.082      ;
; 11.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.069      ;
; 11.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 8.069      ;
; 11.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 8.059      ;
; 11.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 8.055      ;
; 12.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; 0.004      ; 8.033      ;
; 12.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.026      ;
; 12.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.022      ;
; 12.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 8.009      ;
; 12.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.985      ;
; 12.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.983      ;
; 12.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.954      ;
; 12.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.951      ;
; 12.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.006      ; 7.953      ;
; 12.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.935      ;
; 12.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.924      ;
; 12.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]            ; clk50        ; clk50       ; 20.000       ; 0.001      ; 7.920      ;
; 12.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.904      ;
; 12.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.900      ;
; 12.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; -0.014     ; 7.876      ;
; 12.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; -0.002     ; 7.880      ;
; 12.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.847      ;
; 12.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.845      ;
; 12.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.844      ;
; 12.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.842      ;
; 12.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.838      ;
; 12.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.829      ;
; 12.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.828      ;
; 12.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.816      ;
; 12.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.805      ;
; 12.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.796      ;
; 12.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.779      ;
; 12.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.771      ;
; 12.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.766      ;
; 12.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.770      ;
; 12.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.765      ;
; 12.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.768      ;
; 12.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.006      ; 7.773      ;
; 12.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.755      ;
; 12.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.745      ;
; 12.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.006      ; 7.747      ;
; 12.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.729      ;
; 12.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; clk50        ; clk50       ; 20.000       ; -0.014     ; 7.714      ;
; 12.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; clk50        ; clk50       ; 20.000       ; 0.001      ; 7.711      ;
; 12.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.019     ; 7.681      ;
; 12.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.019     ; 7.680      ;
; 12.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.688      ;
; 12.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]            ; clk50        ; clk50       ; 20.000       ; -0.004     ; 7.685      ;
; 12.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.672      ;
; 12.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; -0.002     ; 7.660      ;
; 12.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.647      ;
; 12.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; clk50        ; clk50       ; 20.000       ; -0.014     ; 7.632      ;
; 12.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 7.647      ;
; 12.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.638      ;
; 12.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.637      ;
; 12.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.003      ; 7.633      ;
; 12.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.616      ;
; 12.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.609      ;
; 12.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.604      ;
; 12.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.590      ;
; 12.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.590      ;
; 12.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.588      ;
; 12.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.576      ;
; 12.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk50        ; clk50       ; 20.000       ; -0.005     ; 7.575      ;
; 12.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; clk50        ; clk50       ; 20.000       ; 0.000      ; 7.564      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.255 ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.949      ; 1.510      ;
; 0.401 ; frqdiv:FGD|z[3]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.949      ; 1.656      ;
; 0.499 ; PWM:p_w_m|cnt[0]                                                                                                                                                                                                                                                                                    ; PWM:p_w_m|cnt[0]                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_slave:SPI_MODULE|HYM_send[0]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[0]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[2]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; frqdiv:FGD|clk1hz                                                                                                                                                                                                                                                                                   ; frqdiv:FGD|clk1hz                                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                    ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.584 ; frqdiv:FGD|z[2]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.949      ; 1.839      ;
; 0.717 ; frqdiv:FGD|z[5]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.949      ; 1.972      ;
; 0.737 ; SPI_slave:SPI_MODULE|MOSIr[0]                                                                                                                                                                                                                                                                       ; SPI_slave:SPI_MODULE|MOSIr[1]                                                                                                                                                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.043      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; SPI_slave:SPI_MODULE|HYM_send[29]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[30]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; SPI_slave:SPI_MODULE|HYM_send[19]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[20]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; SPI_slave:SPI_MODULE|HYM_send[16]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[17]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; SPI_slave:SPI_MODULE|HYM_send[5]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[6]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; SPI_slave:SPI_MODULE|byte_data_received[6]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[7]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; SPI_slave:SPI_MODULE|HYM_send[24]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[25]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; SPI_slave:SPI_MODULE|HYM_send[21]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[22]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; SPI_slave:SPI_MODULE|HYM_send[18]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[19]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; SPI_slave:SPI_MODULE|HYM_send[13]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[14]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                      ; SPI_slave:SPI_MODULE|byte_received                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; SPI_slave:SPI_MODULE|byte_data_received[4]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[5]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; frqdiv:FGD|z[5]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|z[5]                                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_slave:SPI_MODULE|HYM_send[4]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[5]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                      ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; frqdiv:FGD|i[31]                                                                                                                                                                                                                                                                                    ; frqdiv:FGD|i[31]                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; SPI_slave:SPI_MODULE|byte_data_received[5]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[6]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.062      ;
; 0.758 ; SPI_slave:SPI_MODULE|byte_data_received[0]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[1]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.066      ;
; 0.771 ; SPI_slave:SPI_MODULE|byte_data_received[13]                                                                                                                                                                                                                                                         ; SPI_slave:SPI_MODULE|byte_data_received[14]                                                                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.077      ;
; 0.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.084      ;
; 0.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.088      ;
; 0.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.090      ;
; 0.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.091      ;
; 0.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.091      ;
; 0.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.092      ;
; 0.786 ; frqdiv:FGD|z[4]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.949      ; 2.041      ;
; 0.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.093      ;
; 0.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.093      ;
; 0.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.094      ;
; 0.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.094      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.096      ;
; 0.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.196      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.198      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.198      ;
; 0.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.205      ;
; 0.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.206      ;
; 0.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.206      ;
; 0.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.207      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; clk50      ; 5.410 ; 5.410 ; Rise       ; clk50           ;
; SCK       ; clk50      ; 5.599 ; 5.599 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; 5.841 ; 5.841 ; Rise       ; clk50           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; clk50      ; -5.144 ; -5.144 ; Rise       ; clk50           ;
; SCK       ; clk50      ; -5.333 ; -5.333 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; -5.189 ; -5.189 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; MISO               ; clk50      ; 10.040 ; 10.040 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 10.792 ; 10.792 ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 12.110 ; 12.110 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 10.803 ; 10.803 ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 9.067  ; 9.067  ; Rise       ; clk50           ;
; led1               ; clk50      ; 10.989 ; 10.989 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 7.926  ; 7.926  ; Rise       ; clk50           ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; MISO               ; clk50      ; 10.040 ; 10.040 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 9.533  ; 9.533  ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 10.266 ; 10.266 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 8.942  ; 8.942  ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 9.067  ; 9.067  ; Rise       ; clk50           ;
; led1               ; clk50      ; 10.989 ; 10.989 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 7.926  ; 7.926  ; Rise       ; clk50           ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 5.389 ;    ;    ; 5.389 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 5.389 ;    ;    ; 5.389 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk50 ; 16.926 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk50 ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.001      ; 3.107      ;
; 17.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.954      ;
; 17.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.937      ;
; 17.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.919      ;
; 17.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.913      ;
; 17.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.906      ;
; 17.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.001      ; 2.906      ;
; 17.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.005      ; 2.898      ;
; 17.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.879      ;
; 17.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.878      ;
; 17.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.844      ;
; 17.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.001     ; 2.810      ;
; 17.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.807      ;
; 17.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.803      ;
; 17.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.805      ;
; 17.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.794      ;
; 17.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.753      ;
; 17.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.001      ; 2.759      ;
; 17.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.748      ;
; 17.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.001     ; 2.750      ;
; 17.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.736      ;
; 17.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.718      ;
; 17.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.712      ;
; 17.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.015     ; 2.698      ;
; 17.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.001      ; 2.713      ;
; 17.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.705      ;
; 17.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.001      ; 2.699      ;
; 17.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.005      ; 2.697      ;
; 17.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.678      ;
; 17.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.677      ;
; 17.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.643      ;
; 17.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.004      ; 2.642      ;
; 17.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.606      ;
; 17.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.001     ; 2.609      ;
; 17.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.606      ;
; 17.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.602      ;
; 17.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.604      ;
; 17.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.593      ;
; 17.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.589      ;
; 17.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.015     ; 2.563      ;
; 17.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.571      ;
; 17.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.565      ;
; 17.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.015     ; 2.553      ;
; 17.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.560      ;
; 17.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.561      ;
; 17.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.558      ;
; 17.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.559      ;
; 17.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.558      ;
; 17.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; clk50        ; clk50       ; 20.000       ; -0.019     ; 2.537      ;
; 17.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; clk50        ; clk50       ; 20.000       ; -0.019     ; 2.535      ;
; 17.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.547      ;
; 17.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.546      ;
; 17.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.001     ; 2.549      ;
; 17.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.543      ;
; 17.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.005      ; 2.550      ;
; 17.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.531      ;
; 17.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.530      ;
; 17.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.529      ;
; 17.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.525      ;
; 17.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.519      ;
; 17.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.512      ;
; 17.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.511      ;
; 17.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                ; clk50        ; clk50       ; 20.000       ; 0.001      ; 2.516      ;
; 17.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.504      ;
; 17.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.502      ;
; 17.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.505      ;
; 17.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.015     ; 2.495      ;
; 17.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                               ; clk50        ; clk50       ; 20.000       ; 0.000      ; 2.508      ;
; 17.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.004      ; 2.511      ;
; 17.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.498      ;
; 17.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.496      ;
; 17.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.492      ;
; 17.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.490      ;
; 17.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.005      ; 2.504      ;
; 17.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.493      ;
; 17.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.485      ;
; 17.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.484      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a9~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a9~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a1~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a1~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a2~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a2~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a3~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a3~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a4~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a4~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a13~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a13~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a14~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a14~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a5~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a5~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a15~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a15~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a6~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a6~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a7~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a7~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a16~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a16~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a17~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a17~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a8~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a8~portb_memory_reg0  ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                ; clk50        ; clk50       ; 20.000       ; -0.003     ; 2.483      ;
; 17.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.476      ;
; 17.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; 0.005      ; 2.490      ;
; 17.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; clk50        ; clk50       ; 20.000       ; -0.010     ; 2.474      ;
; 17.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                 ; clk50        ; clk50       ; 20.000       ; -0.006     ; 2.471      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; PWM:p_w_m|cnt[0]                                                                                                                                                                                                                                                                                    ; PWM:p_w_m|cnt[0]                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_slave:SPI_MODULE|HYM_send[0]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[0]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[1]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[0]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|full_go[2]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; frqdiv:FGD|clk1hz                                                                                                                                                                                                                                                                                   ; frqdiv:FGD|clk1hz                                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                    ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; SPI_slave:SPI_MODULE|MOSIr[0]                                                                                                                                                                                                                                                                       ; SPI_slave:SPI_MODULE|MOSIr[1]                                                                                                                                                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_slave:SPI_MODULE|byte_data_received[6]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[7]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_slave:SPI_MODULE|byte_data_received[4]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[5]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_slave:SPI_MODULE|HYM_send[29]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[30]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_slave:SPI_MODULE|HYM_send[5]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[6]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; SPI_slave:SPI_MODULE|HYM_send[24]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[25]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_slave:SPI_MODULE|HYM_send[21]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[22]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_slave:SPI_MODULE|HYM_send[19]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[20]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_slave:SPI_MODULE|HYM_send[18]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[19]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_slave:SPI_MODULE|HYM_send[16]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[17]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                      ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_slave:SPI_MODULE|HYM_send[13]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[14]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; SPI_slave:SPI_MODULE|byte_data_received[5]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[6]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; frqdiv:FGD|i[31]                                                                                                                                                                                                                                                                                    ; frqdiv:FGD|i[31]                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; frqdiv:FGD|z[5]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|z[5]                                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_slave:SPI_MODULE|HYM_send[4]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[5]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_slave:SPI_MODULE|bitcnt[6]                                                                                                                                                                                                                                                                      ; SPI_slave:SPI_MODULE|byte_received                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; SPI_slave:SPI_MODULE|byte_data_received[0]                                                                                                                                                                                                                                                          ; SPI_slave:SPI_MODULE|byte_data_received[1]                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.401      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a3~portb_datain_reg0                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.456      ;
; 0.255 ; SPI_slave:SPI_MODULE|byte_data_received[13]                                                                                                                                                                                                                                                         ; SPI_slave:SPI_MODULE|byte_data_received[14]                                                                                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.111      ; 0.529      ;
; 0.290 ; SPI_slave:SPI_MODULE|HYM_send[17]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[18]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; SPI_slave:SPI_MODULE|HYM_send[1]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[2]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; SPI_slave:SPI_MODULE|HYM_send[12]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[13]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_slave:SPI_MODULE|HYM_send[7]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[8]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_slave:SPI_MODULE|HYM_send[3]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[4]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.446      ;
; 0.297 ; SPI_slave:SPI_MODULE|HYM_send[9]                                                                                                                                                                                                                                                                    ; SPI_slave:SPI_MODULE|HYM_send[10]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.449      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.454      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.459      ;
; 0.309 ; frqdiv:FGD|z[1]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|z[3]                                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.461      ;
; 0.317 ; frqdiv:FGD|z[3]                                                                                                                                                                                                                                                                                     ; frqdiv:FGD|clk1M                                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.111      ; 0.580      ;
; 0.318 ; SPI_slave:SPI_MODULE|HYM_send[11]                                                                                                                                                                                                                                                                   ; SPI_slave:SPI_MODULE|HYM_send[12]                                                                                                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.470      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; clk50      ; 2.419 ; 2.419 ; Rise       ; clk50           ;
; SCK       ; clk50      ; 2.450 ; 2.450 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; 2.679 ; 2.679 ; Rise       ; clk50           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; clk50      ; -2.299 ; -2.299 ; Rise       ; clk50           ;
; SCK       ; clk50      ; -2.330 ; -2.330 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; -2.321 ; -2.321 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; MISO               ; clk50      ; 4.373 ; 4.373 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 4.589 ; 4.589 ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 5.022 ; 5.022 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 4.548 ; 4.548 ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 3.995 ; 3.995 ; Rise       ; clk50           ;
; led1               ; clk50      ; 4.403 ; 4.403 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 3.635 ; 3.635 ; Rise       ; clk50           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; MISO               ; clk50      ; 4.373 ; 4.373 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 4.186 ; 4.186 ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 4.402 ; 4.402 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 3.926 ; 3.926 ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 3.995 ; 3.995 ; Rise       ; clk50           ;
; led1               ; clk50      ; 4.403 ; 4.403 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 3.635 ; 3.635 ; Rise       ; clk50           ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 2.437 ;    ;    ; 2.437 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 2.437 ;    ;    ; 2.437 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 10.340 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.223              ;
;  clk50               ; 10.340 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk50               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; clk50      ; 5.410 ; 5.410 ; Rise       ; clk50           ;
; SCK       ; clk50      ; 5.599 ; 5.599 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; 5.841 ; 5.841 ; Rise       ; clk50           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; clk50      ; -2.299 ; -2.299 ; Rise       ; clk50           ;
; SCK       ; clk50      ; -2.330 ; -2.330 ; Rise       ; clk50           ;
; SSEL      ; clk50      ; -2.321 ; -2.321 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; MISO               ; clk50      ; 10.040 ; 10.040 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 10.792 ; 10.792 ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 12.110 ; 12.110 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 10.803 ; 10.803 ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 9.067  ; 9.067  ; Rise       ; clk50           ;
; led1               ; clk50      ; 10.989 ; 10.989 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 7.926  ; 7.926  ; Rise       ; clk50           ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; MISO               ; clk50      ; 4.373 ; 4.373 ; Rise       ; clk50           ;
; PWM_out            ; clk50      ; 4.186 ; 4.186 ; Rise       ; clk50           ;
; PWM_out2           ; clk50      ; 4.402 ; 4.402 ; Rise       ; clk50           ;
; PWM_out_vent       ; clk50      ; 3.926 ; 3.926 ; Rise       ; clk50           ;
; byte_received      ; clk50      ; 3.995 ; 3.995 ; Rise       ; clk50           ;
; led1               ; clk50      ; 4.403 ; 4.403 ; Rise       ; clk50           ;
; test_word_received ; clk50      ; 3.635 ; 3.635 ; Rise       ; clk50           ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 5.389 ;    ;    ; 5.389 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key0       ; led0        ; 2.437 ;    ;    ; 2.437 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 6525     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 6525     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Aug 20 22:07:04 2017
Info: Command: quartus_sta First_project -c First_project
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'First_project.sdc'
Warning (332060): Node: frqdiv:FGD|clk1hz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: frqdiv:FGD|clk1M was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 10.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.340         0.000 clk50 
Info (332146): Worst-case hold slack is 0.255
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.255         0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk50 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 22 output pins without output pin load capacitance assignment
    Info (306007): Pin "Data_H" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "led0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "led1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "MISO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OUT_final[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OUT_final[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OUT_final[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OUT_final[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out8" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out9" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PWM_out_vent" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "flag_five_sec" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Data_H_test" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "test_word_received" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "byte_received" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (332060): Node: frqdiv:FGD|clk1hz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: frqdiv:FGD|clk1M was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 16.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.926         0.000 clk50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk50 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 383 megabytes
    Info: Processing ended: Sun Aug 20 22:07:07 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


