$comment
	File created using the following command:
		vcd file Block1.msim.vcd -direction
$end
$date
	Mon May 30 21:49:08 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Block1_vlg_vec_tst $end
$var reg 1 ! A1 $end
$var reg 1 " A2 $end
$var reg 1 # A3 $end
$var reg 1 $ A4 $end
$var reg 1 % B1 $end
$var reg 1 & B2 $end
$var reg 1 ' B3 $end
$var reg 1 ( B4 $end
$var reg 1 ) Key $end
$var wire 1 * onea $end
$var wire 1 + oneb $end
$var wire 1 , onec $end
$var wire 1 - oned $end
$var wire 1 . onee $end
$var wire 1 / onef $end
$var wire 1 0 oneg $end
$var wire 1 1 RED $end
$var wire 1 2 TENA $end
$var wire 1 3 TEND $end
$var wire 1 4 TENE $end
$var wire 1 5 TENF $end
$var wire 1 6 TNEB $end
$var wire 1 7 TNEC $end
$var wire 1 8 TNEG $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? RED~output_o $end
$var wire 1 @ onea~output_o $end
$var wire 1 A oneb~output_o $end
$var wire 1 B onec~output_o $end
$var wire 1 C oned~output_o $end
$var wire 1 D onee~output_o $end
$var wire 1 E onef~output_o $end
$var wire 1 F oneg~output_o $end
$var wire 1 G TENA~output_o $end
$var wire 1 H TNEB~output_o $end
$var wire 1 I TNEC~output_o $end
$var wire 1 J TEND~output_o $end
$var wire 1 K TENE~output_o $end
$var wire 1 L TENF~output_o $end
$var wire 1 M TNEG~output_o $end
$var wire 1 N Key~input_o $end
$var wire 1 O B3~input_o $end
$var wire 1 P B2~input_o $end
$var wire 1 Q B1~input_o $end
$var wire 1 R A1~input_o $end
$var wire 1 S inst|sub|104~0_combout $end
$var wire 1 T A2~input_o $end
$var wire 1 U inst|sub|105~0_combout $end
$var wire 1 V A3~input_o $end
$var wire 1 W inst|sub|106~0_combout $end
$var wire 1 X A4~input_o $end
$var wire 1 Y B4~input_o $end
$var wire 1 Z inst172|4~combout $end
$var wire 1 [ inst1|sub|83~0_combout $end
$var wire 1 \ inst|sub|107~0_combout $end
$var wire 1 ] inst127|4~0_combout $end
$var wire 1 ^ inst116|4~0_combout $end
$var wire 1 _ inst1|sub|79~0_combout $end
$var wire 1 ` inst1|sub|95~combout $end
$var wire 1 a inst1|sub|83~1_combout $end
$var wire 1 b inst1|sub|83~2_combout $end
$var wire 1 c inst1|sub|79~1_combout $end
$var wire 1 d inst1|sub|79~2_combout $end
$var wire 1 e inst1|sub|81~combout $end
$var wire 1 f inst7|81~combout $end
$var wire 1 g inst3|sub|78~combout $end
$var wire 1 h inst3|sub|80~0_combout $end
$var wire 1 i inst7|82~2_combout $end
$var wire 1 j inst7|5~2_combout $end
$var wire 1 k inst7|84~2_combout $end
$var wire 1 l inst7|85~combout $end
$var wire 1 m inst7|86~0_combout $end
$var wire 1 n inst7|87~4_combout $end
$var wire 1 o inst7|87~2_combout $end
$var wire 1 p inst7|87~3_combout $end
$var wire 1 q inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
0&
0'
0(
0)
0*
0+
1,
0-
0.
1/
00
01
02
03
04
05
06
07
18
09
1:
x;
1<
1=
1>
0?
0@
0A
1B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
1Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
1`
0a
0b
1c
1d
1e
0f
1g
1h
0i
1j
0k
0l
1m
1n
0o
0p
0q
$end
#1000000
