{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678978005543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678978005544 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalMasterHardware 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"finalMasterHardware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678978005562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678978005587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678978005587 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1678978005630 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1678978005630 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1678978005630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678978005811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678978005815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678978006018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678978006018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 13583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678978006032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 13585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678978006032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 13587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678978006032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 13589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678978006032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678978006032 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678978006032 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678978006032 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678978006032 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678978006032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678978006036 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678978006443 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678978007643 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1678978007643 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678978007687 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.sdc " "Reading SDC File: '/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678978007700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register finalHardware:u0\|finalHardware_dram:dram\|m_addr\[0\] MAX10_CLK1_50 " "Register finalHardware:u0\|finalHardware_dram:dram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678978007724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1678978007724 "|top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678978007725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678978007725 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678978007763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678978007763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1678978007763 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678978007764 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678978007764 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678978007764 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1678978007764 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678978007764 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678978007764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678978007764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678978007764 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678978007764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678978008324 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678978008324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678978008324 ""}  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678978008324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678978008324 ""}  } { { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 12942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678978008324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalHardware:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node finalHardware:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[0\] " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[0\]" {  } { { "db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[1\] " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[1\]" {  } { { "db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[2\] " "Destination node finalHardware:u0\|finalHardware_accelerometer_spi:accelerometer_spi\|readdata\[2\]" {  } { { "db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678978008324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1678978008324 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678978008324 ""}  } { { "db/ip/finalHardware/submodules/altera_reset_controller.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678978008324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678978009095 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678978009103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678978009103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678978009112 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678978009138 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1678978009138 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1678978009138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678978009138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678978009154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678978009865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678978009873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 Embedded multiplier block " "Packed 6 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678978009873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678978009873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678978009873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "40 " "Created 40 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1678978009873 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678978009873 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"finalHardware:u0\|finalHardware_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nea2.tdf" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/finalHardware/submodules/altera_up_altpll.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v" 35 0 0 } } { "db/ip/finalHardware/finalHardware.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v" 451 0 0 } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 100 0 0 } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1678978009997 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678978010419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678978010429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678978011666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678978012206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678978012264 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678978013159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678978013159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678978014333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678978016285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678978016285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678978016709 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678978016709 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678978016709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678978016710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678978016937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678978016974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678978017916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678978017918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678978019174 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678978020428 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678978021022 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678978021054 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1678978021054 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "54 " "Following 54 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "top.v" "" { Text "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678978021056 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678978021056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/output_files/finalMasterHardware.fit.smsg " "Generated suppressed messages file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/output_files/finalMasterHardware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678978021394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2158 " "Peak virtual memory: 2158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678978022351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 14:47:02 2023 " "Processing ended: Thu Mar 16 14:47:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678978022351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678978022351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678978022351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678978022351 ""}
