Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Oct  9 19:10:15 2022
| Host         : DESKTOP-7O83OJ9 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 429
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 429        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[9][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[6][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[6][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[6][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[6][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[15][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[15][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[1]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[28]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[29]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[8][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[8][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[8][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[9][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[0][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[0][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[12][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30]/CEA2 (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[15][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[15][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[22]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_weights_memory/v3_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_weights_memory/v3_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_weights_memory/q_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_weights_memory/q_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/m_reg_reg[14][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/m_reg_reg[14][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[6][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[1][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x8_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x8_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x9_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x9_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x9_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x9_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[2][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.261 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[2][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[25]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[29]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[3][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[3][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[3][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[3][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[1][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[31]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[6][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[6]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.468 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[7]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.468 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[23]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x0_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x8_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.560 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.560 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.560 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.560 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x7_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x7_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.593 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.623 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[5][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.658 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/m_reg_reg[11][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[6][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[6][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[6][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x0_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x0_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.697 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[0][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[32]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.747 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9]/CEP (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/m_reg_reg[11][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[11][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x7_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x7_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[0][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.782 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.782 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[5][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[3][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[8][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[9][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[9][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[9][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[0][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[0][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[3][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.888 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x0_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.888 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x6_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.921 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.921 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[1][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[2][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.966 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[7][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.975 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_weights_memory/m11_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.975 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_weights_memory/m4_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.988 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x4_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x5_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -10.121 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -10.298 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -10.451 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -10.511 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -10.645 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -10.661 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -10.735 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -10.756 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -10.759 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -10.775 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -10.849 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -10.870 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -10.874 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -10.890 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -10.964 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -10.985 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/output_pixel_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -11.884 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -12.059 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -12.207 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -12.272 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -12.381 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -12.401 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -12.477 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -12.485 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -12.529 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -12.549 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -12.625 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -12.633 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -12.645 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -12.665 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -12.741 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -12.749 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x1_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x2_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/x3_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[4][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[5][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[10][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -2.048 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -2.048 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[14][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/m_reg_reg[4][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[12][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[13][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[7][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -2.171 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add1_reg[7][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -2.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -2.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -2.266 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[5][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[1][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[2][2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[3][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -2.345 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[4][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[1][4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -2.426 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[5][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -2.426 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[5][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[32]_rep__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -2.455 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[0][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -2.455 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[1][6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[2]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -2.528 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[3]/RSTB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -2.559 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -2.559 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[6][3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -2.563 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/done_reg/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[2][5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -2.924 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_weights_memory/w_reg[10]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/adder_reg[32]_rep/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -5.562 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -5.774 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -5.774 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -5.776 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -5.779 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -5.806 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -5.811 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -5.822 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -5.827 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -5.859 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -5.864 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -5.882 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/add4_reg[6]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/exp_LUT_addr_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -7.253 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -7.428 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -7.576 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -7.641 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -7.784 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -7.849 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -7.854 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -7.964 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -7.984 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -8.060 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -8.068 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -8.081 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -8.101 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -8.177 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -8.185 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/adder_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/output_pixel_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -8.359 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -8.534 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -8.682 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -8.747 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -8.856 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -8.876 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -8.952 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -8.960 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -8.972 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -8.992 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -9.068 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -9.076 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -9.089 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -9.109 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -9.185 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -9.193 ns between design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/relu_reg[0]/C (clocked by clk_fpga_0) and design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


