|sc_interrupt
CLK_50 => comb.DATAIN
resetn => comb.DATAIN
inst[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
aluout[0] <= aluout[0].DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= aluout[1].DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= aluout[2].DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= aluout[3].DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= aluout[4].DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= aluout[5].DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= aluout[6].DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= aluout[7].DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= aluout[8].DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= aluout[9].DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= aluout[10].DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= aluout[11].DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= aluout[12].DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= aluout[13].DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= aluout[14].DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= aluout[15].DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= aluout[16].DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= aluout[17].DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= aluout[18].DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= aluout[19].DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= aluout[20].DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= aluout[21].DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= aluout[22].DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= aluout[23].DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= aluout[24].DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= aluout[25].DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= aluout[26].DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= aluout[27].DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= aluout[28].DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= aluout[29].DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= aluout[30].DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= aluout[31].DB_MAX_OUTPUT_PORT_TYPE
memout[0] <= memout[0].DB_MAX_OUTPUT_PORT_TYPE
memout[1] <= memout[1].DB_MAX_OUTPUT_PORT_TYPE
memout[2] <= memout[2].DB_MAX_OUTPUT_PORT_TYPE
memout[3] <= memout[3].DB_MAX_OUTPUT_PORT_TYPE
memout[4] <= memout[4].DB_MAX_OUTPUT_PORT_TYPE
memout[5] <= memout[5].DB_MAX_OUTPUT_PORT_TYPE
memout[6] <= memout[6].DB_MAX_OUTPUT_PORT_TYPE
memout[7] <= memout[7].DB_MAX_OUTPUT_PORT_TYPE
memout[8] <= memout[8].DB_MAX_OUTPUT_PORT_TYPE
memout[9] <= memout[9].DB_MAX_OUTPUT_PORT_TYPE
memout[10] <= memout[10].DB_MAX_OUTPUT_PORT_TYPE
memout[11] <= memout[11].DB_MAX_OUTPUT_PORT_TYPE
memout[12] <= memout[12].DB_MAX_OUTPUT_PORT_TYPE
memout[13] <= memout[13].DB_MAX_OUTPUT_PORT_TYPE
memout[14] <= memout[14].DB_MAX_OUTPUT_PORT_TYPE
memout[15] <= memout[15].DB_MAX_OUTPUT_PORT_TYPE
memout[16] <= memout[16].DB_MAX_OUTPUT_PORT_TYPE
memout[17] <= memout[17].DB_MAX_OUTPUT_PORT_TYPE
memout[18] <= memout[18].DB_MAX_OUTPUT_PORT_TYPE
memout[19] <= memout[19].DB_MAX_OUTPUT_PORT_TYPE
memout[20] <= memout[20].DB_MAX_OUTPUT_PORT_TYPE
memout[21] <= memout[21].DB_MAX_OUTPUT_PORT_TYPE
memout[22] <= memout[22].DB_MAX_OUTPUT_PORT_TYPE
memout[23] <= memout[23].DB_MAX_OUTPUT_PORT_TYPE
memout[24] <= memout[24].DB_MAX_OUTPUT_PORT_TYPE
memout[25] <= memout[25].DB_MAX_OUTPUT_PORT_TYPE
memout[26] <= memout[26].DB_MAX_OUTPUT_PORT_TYPE
memout[27] <= memout[27].DB_MAX_OUTPUT_PORT_TYPE
memout[28] <= memout[28].DB_MAX_OUTPUT_PORT_TYPE
memout[29] <= memout[29].DB_MAX_OUTPUT_PORT_TYPE
memout[30] <= memout[30].DB_MAX_OUTPUT_PORT_TYPE
memout[31] <= memout[31].DB_MAX_OUTPUT_PORT_TYPE
mem_clk => ~NO_FANOUT~
intr => intr.IN1
inta <= sccpu_intr:cpu.port9
overflow <= sccpu_intr:cpu.port10
HEX0[0] <= display:u0.port1
HEX0[1] <= display:u0.port1
HEX0[2] <= display:u0.port1
HEX0[3] <= display:u0.port1
HEX0[4] <= display:u0.port1
HEX0[5] <= display:u0.port1
HEX0[6] <= display:u0.port1
HEX1[0] <= display:u1.port1
HEX1[1] <= display:u1.port1
HEX1[2] <= display:u1.port1
HEX1[3] <= display:u1.port1
HEX1[4] <= display:u1.port1
HEX1[5] <= display:u1.port1
HEX1[6] <= display:u1.port1
HEX2[0] <= display:u2.port1
HEX2[1] <= display:u2.port1
HEX2[2] <= display:u2.port1
HEX2[3] <= display:u2.port1
HEX2[4] <= display:u2.port1
HEX2[5] <= display:u2.port1
HEX2[6] <= display:u2.port1
HEX3[0] <= display:u3.port1
HEX3[1] <= display:u3.port1
HEX3[2] <= display:u3.port1
HEX3[3] <= display:u3.port1
HEX3[4] <= display:u3.port1
HEX3[5] <= display:u3.port1
HEX3[6] <= display:u3.port1
HEX4[0] <= display:u4.port1
HEX4[1] <= display:u4.port1
HEX4[2] <= display:u4.port1
HEX4[3] <= display:u4.port1
HEX4[4] <= display:u4.port1
HEX4[5] <= display:u4.port1
HEX4[6] <= display:u4.port1
HEX5[0] <= display:u5.port1
HEX5[1] <= display:u5.port1
HEX5[2] <= display:u5.port1
HEX5[3] <= display:u5.port1
HEX5[4] <= display:u5.port1
HEX5[5] <= display:u5.port1
HEX5[6] <= display:u5.port1


|sc_interrupt|clk_div:u
clk_in => clk_out~reg0.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => cnt[9].CLK
clk_in => cnt[10].CLK
clk_in => cnt[11].CLK
clk_in => cnt[12].CLK
clk_in => cnt[13].CLK
clk_in => cnt[14].CLK
clk_in => cnt[15].CLK
clk_in => cnt[16].CLK
clk_in => cnt[17].CLK
clk_in => cnt[18].CLK
clk_in => cnt[19].CLK
clk_in => cnt[20].CLK
clk_in => cnt[21].CLK
clk_in => cnt[22].CLK
clk_in => cnt[23].CLK
clk_in => cnt[24].CLK
clk_in => cnt[25].CLK
clk_in => cnt[26].CLK
clk_in => cnt[27].CLK
clk_in => cnt[28].CLK
clk_in => cnt[29].CLK
clk_in => cnt[30].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu
clock => clock.IN5
resetn => resetn.IN5
inst[0] => inst[0].IN4
inst[1] => inst[1].IN4
inst[2] => inst[2].IN4
inst[3] => inst[3].IN4
inst[4] => inst[4].IN4
inst[5] => inst[5].IN4
inst[6] => jpc[8].IN4
inst[7] => jpc[9].IN4
inst[8] => jpc[10].IN4
inst[9] => jpc[11].IN4
inst[10] => jpc[12].IN4
inst[11] => inst[11].IN5
inst[12] => inst[12].IN5
inst[13] => inst[13].IN5
inst[14] => inst[14].IN5
inst[15] => inst[15].IN5
inst[16] => inst[16].IN3
inst[17] => inst[17].IN3
inst[18] => inst[18].IN3
inst[19] => inst[19].IN3
inst[20] => inst[20].IN3
inst[21] => inst[21].IN3
inst[22] => inst[22].IN3
inst[23] => inst[23].IN3
inst[24] => inst[24].IN3
inst[25] => inst[25].IN3
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
mem[0] => mem[0].IN1
mem[1] => mem[1].IN1
mem[2] => mem[2].IN1
mem[3] => mem[3].IN1
mem[4] => mem[4].IN1
mem[5] => mem[5].IN1
mem[6] => mem[6].IN1
mem[7] => mem[7].IN1
mem[8] => mem[8].IN1
mem[9] => mem[9].IN1
mem[10] => mem[10].IN1
mem[11] => mem[11].IN1
mem[12] => mem[12].IN1
mem[13] => mem[13].IN1
mem[14] => mem[14].IN1
mem[15] => mem[15].IN1
mem[16] => mem[16].IN1
mem[17] => mem[17].IN1
mem[18] => mem[18].IN1
mem[19] => mem[19].IN1
mem[20] => mem[20].IN1
mem[21] => mem[21].IN1
mem[22] => mem[22].IN1
mem[23] => mem[23].IN1
mem[24] => mem[24].IN1
mem[25] => mem[25].IN1
mem[26] => mem[26].IN1
mem[27] => mem[27].IN1
mem[28] => mem[28].IN1
mem[29] => mem[29].IN1
mem[30] => mem[30].IN1
mem[31] => mem[31].IN1
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
wmem <= sccu_intr:cu.port5
alu[0] <= alu[0].DB_MAX_OUTPUT_PORT_TYPE
alu[1] <= alu[1].DB_MAX_OUTPUT_PORT_TYPE
alu[2] <= alu[2].DB_MAX_OUTPUT_PORT_TYPE
alu[3] <= alu[3].DB_MAX_OUTPUT_PORT_TYPE
alu[4] <= alu[4].DB_MAX_OUTPUT_PORT_TYPE
alu[5] <= alu[5].DB_MAX_OUTPUT_PORT_TYPE
alu[6] <= alu[6].DB_MAX_OUTPUT_PORT_TYPE
alu[7] <= alu[7].DB_MAX_OUTPUT_PORT_TYPE
alu[8] <= alu[8].DB_MAX_OUTPUT_PORT_TYPE
alu[9] <= alu[9].DB_MAX_OUTPUT_PORT_TYPE
alu[10] <= alu[10].DB_MAX_OUTPUT_PORT_TYPE
alu[11] <= alu[11].DB_MAX_OUTPUT_PORT_TYPE
alu[12] <= alu[12].DB_MAX_OUTPUT_PORT_TYPE
alu[13] <= alu[13].DB_MAX_OUTPUT_PORT_TYPE
alu[14] <= alu[14].DB_MAX_OUTPUT_PORT_TYPE
alu[15] <= alu[15].DB_MAX_OUTPUT_PORT_TYPE
alu[16] <= alu[16].DB_MAX_OUTPUT_PORT_TYPE
alu[17] <= alu[17].DB_MAX_OUTPUT_PORT_TYPE
alu[18] <= alu[18].DB_MAX_OUTPUT_PORT_TYPE
alu[19] <= alu[19].DB_MAX_OUTPUT_PORT_TYPE
alu[20] <= alu[20].DB_MAX_OUTPUT_PORT_TYPE
alu[21] <= alu[21].DB_MAX_OUTPUT_PORT_TYPE
alu[22] <= alu[22].DB_MAX_OUTPUT_PORT_TYPE
alu[23] <= alu[23].DB_MAX_OUTPUT_PORT_TYPE
alu[24] <= alu[24].DB_MAX_OUTPUT_PORT_TYPE
alu[25] <= alu[25].DB_MAX_OUTPUT_PORT_TYPE
alu[26] <= alu[26].DB_MAX_OUTPUT_PORT_TYPE
alu[27] <= alu[27].DB_MAX_OUTPUT_PORT_TYPE
alu[28] <= alu[28].DB_MAX_OUTPUT_PORT_TYPE
alu[29] <= alu[29].DB_MAX_OUTPUT_PORT_TYPE
alu[30] <= alu[30].DB_MAX_OUTPUT_PORT_TYPE
alu[31] <= alu[31].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
intr => intr.IN1
inta <= inta.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|sccu_intr:cu
op[0] => WideNor0.IN0
op[0] => i_ori.IN1
op[0] => comb.IN1
op[0] => comb.IN1
op[0] => i_bne.IN1
op[0] => i_lui.IN1
op[0] => comb.IN1
op[0] => c0_type.IN1
op[0] => i_xori.IN1
op[0] => i_andi.IN1
op[0] => i_addi.IN1
op[0] => i_beq.IN1
op[0] => i_j.IN1
op[1] => WideNor0.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[2] => WideNor0.IN2
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[3] => WideNor0.IN3
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[4] => comb.IN0
op[4] => WideNor0.IN4
op[4] => comb.IN0
op[4] => comb.IN0
op[5] => WideNor0.IN5
op[5] => comb.IN1
op[5] => comb.IN1
op[5] => comb.IN1
op1[0] => i_mfc0.IN1
op1[0] => comb.IN1
op1[0] => i_mtc0.IN1
op1[1] => comb.IN1
op1[1] => comb.IN1
op1[1] => comb.IN1
op1[2] => comb.IN1
op1[2] => comb.IN1
op1[2] => comb.IN1
op1[3] => comb.IN1
op1[3] => comb.IN1
op1[4] => comb.IN1
op1[4] => comb.IN1
rd[0] => Equal0.IN4
rd[0] => Equal1.IN2
rd[0] => Equal2.IN4
rd[1] => Equal0.IN3
rd[1] => Equal1.IN4
rd[1] => Equal2.IN2
rd[2] => Equal0.IN1
rd[2] => Equal1.IN1
rd[2] => Equal2.IN1
rd[3] => Equal0.IN0
rd[3] => Equal1.IN0
rd[3] => Equal2.IN0
rd[4] => Equal0.IN2
rd[4] => Equal1.IN3
rd[4] => Equal2.IN3
func[0] => i_or.IN1
func[0] => comb.IN1
func[0] => i_srl.IN1
func[0] => i_sll.IN1
func[0] => i_xor.IN1
func[0] => i_and.IN1
func[0] => i_sub.IN1
func[0] => i_add.IN1
func[0] => i_jr.IN1
func[0] => i_syscall.IN1
func[0] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[5] => comb.IN1
func[5] => comb.IN1
func[5] => comb.IN1
z => pcsource.IN1
z => pcsource.IN1
wmem <= comb.DB_MAX_OUTPUT_PORT_TYPE
wreg <= wreg.DB_MAX_OUTPUT_PORT_TYPE
regrt <= regrt.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= comb.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
jal <= comb.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext.DB_MAX_OUTPUT_PORT_TYPE
intr => comb.IN0
inta <= comb.DB_MAX_OUTPUT_PORT_TYPE
ov => overflow.IN1
sta[0] => comb.IN1
sta[1] => exc_sys.IN1
sta[2] => exc_uni.IN1
sta[3] => exc_ovr.IN1
sta[4] => ~NO_FANOUT~
sta[5] => ~NO_FANOUT~
sta[6] => ~NO_FANOUT~
sta[7] => ~NO_FANOUT~
sta[8] => ~NO_FANOUT~
sta[9] => ~NO_FANOUT~
sta[10] => ~NO_FANOUT~
sta[11] => ~NO_FANOUT~
sta[12] => ~NO_FANOUT~
sta[13] => ~NO_FANOUT~
sta[14] => ~NO_FANOUT~
sta[15] => ~NO_FANOUT~
sta[16] => ~NO_FANOUT~
sta[17] => ~NO_FANOUT~
sta[18] => ~NO_FANOUT~
sta[19] => ~NO_FANOUT~
sta[20] => ~NO_FANOUT~
sta[21] => ~NO_FANOUT~
sta[22] => ~NO_FANOUT~
sta[23] => ~NO_FANOUT~
sta[24] => ~NO_FANOUT~
sta[25] => ~NO_FANOUT~
sta[26] => ~NO_FANOUT~
sta[27] => ~NO_FANOUT~
sta[28] => ~NO_FANOUT~
sta[29] => ~NO_FANOUT~
sta[30] => ~NO_FANOUT~
sta[31] => ~NO_FANOUT~
cause[0] <= <GND>
cause[1] <= <GND>
cause[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
cause[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
cause[4] <= <GND>
cause[5] <= <GND>
cause[6] <= <GND>
cause[7] <= <GND>
cause[8] <= <GND>
cause[9] <= <GND>
cause[10] <= <GND>
cause[11] <= <GND>
cause[12] <= <GND>
cause[13] <= <GND>
cause[14] <= <GND>
cause[15] <= <GND>
cause[16] <= <GND>
cause[17] <= <GND>
cause[18] <= <GND>
cause[19] <= <GND>
cause[20] <= <GND>
cause[21] <= <GND>
cause[22] <= <GND>
cause[23] <= <GND>
cause[24] <= <GND>
cause[25] <= <GND>
cause[26] <= <GND>
cause[27] <= <GND>
cause[28] <= <GND>
cause[29] <= <GND>
cause[30] <= <GND>
cause[31] <= <GND>
exc <= exc.DB_MAX_OUTPUT_PORT_TYPE
wsta <= wsta.DB_MAX_OUTPUT_PORT_TYPE
wcau <= wcau.DB_MAX_OUTPUT_PORT_TYPE
wepc <= wepc.DB_MAX_OUTPUT_PORT_TYPE
mtc0 <= i_mtc0.DB_MAX_OUTPUT_PORT_TYPE
mfc0[0] <= mfc0.DB_MAX_OUTPUT_PORT_TYPE
mfc0[1] <= mfc0.DB_MAX_OUTPUT_PORT_TYPE
selpc[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
selpc[1] <= exc.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|dff32:ip
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
ci => ci.IN1
s[0] <= cla_32:cla.port5
s[1] <= cla_32:cla.port5
s[2] <= cla_32:cla.port5
s[3] <= cla_32:cla.port5
s[4] <= cla_32:cla.port5
s[5] <= cla_32:cla.port5
s[6] <= cla_32:cla.port5
s[7] <= cla_32:cla.port5
s[8] <= cla_32:cla.port5
s[9] <= cla_32:cla.port5
s[10] <= cla_32:cla.port5
s[11] <= cla_32:cla.port5
s[12] <= cla_32:cla.port5
s[13] <= cla_32:cla.port5
s[14] <= cla_32:cla.port5
s[15] <= cla_32:cla.port5
s[16] <= cla_32:cla.port5
s[17] <= cla_32:cla.port5
s[18] <= cla_32:cla.port5
s[19] <= cla_32:cla.port5
s[20] <= cla_32:cla.port5
s[21] <= cla_32:cla.port5
s[22] <= cla_32:cla.port5
s[23] <= cla_32:cla.port5
s[24] <= cla_32:cla.port5
s[25] <= cla_32:cla.port5
s[26] <= cla_32:cla.port5
s[27] <= cla_32:cla.port5
s[28] <= cla_32:cla.port5
s[29] <= cla_32:cla.port5
s[30] <= cla_32:cla.port5
s[31] <= cla_32:cla.port5
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_16:c1a0.port5
s[1] <= cla_16:c1a0.port5
s[2] <= cla_16:c1a0.port5
s[3] <= cla_16:c1a0.port5
s[4] <= cla_16:c1a0.port5
s[5] <= cla_16:c1a0.port5
s[6] <= cla_16:c1a0.port5
s[7] <= cla_16:c1a0.port5
s[8] <= cla_16:c1a0.port5
s[9] <= cla_16:c1a0.port5
s[10] <= cla_16:c1a0.port5
s[11] <= cla_16:c1a0.port5
s[12] <= cla_16:c1a0.port5
s[13] <= cla_16:c1a0.port5
s[14] <= cla_16:c1a0.port5
s[15] <= cla_16:c1a0.port5
s[16] <= cla_16:c1a1.port5
s[17] <= cla_16:c1a1.port5
s[18] <= cla_16:c1a1.port5
s[19] <= cla_16:c1a1.port5
s[20] <= cla_16:c1a1.port5
s[21] <= cla_16:c1a1.port5
s[22] <= cla_16:c1a1.port5
s[23] <= cla_16:c1a1.port5
s[24] <= cla_16:c1a1.port5
s[25] <= cla_16:c1a1.port5
s[26] <= cla_16:c1a1.port5
s[27] <= cla_16:c1a1.port5
s[28] <= cla_16:c1a1.port5
s[29] <= cla_16:c1a1.port5
s[30] <= cla_16:c1a1.port5
s[31] <= cla_16:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|cla_16:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:pcplus4|cla_32:cla|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
ci => ci.IN1
s[0] <= cla_32:cla.port5
s[1] <= cla_32:cla.port5
s[2] <= cla_32:cla.port5
s[3] <= cla_32:cla.port5
s[4] <= cla_32:cla.port5
s[5] <= cla_32:cla.port5
s[6] <= cla_32:cla.port5
s[7] <= cla_32:cla.port5
s[8] <= cla_32:cla.port5
s[9] <= cla_32:cla.port5
s[10] <= cla_32:cla.port5
s[11] <= cla_32:cla.port5
s[12] <= cla_32:cla.port5
s[13] <= cla_32:cla.port5
s[14] <= cla_32:cla.port5
s[15] <= cla_32:cla.port5
s[16] <= cla_32:cla.port5
s[17] <= cla_32:cla.port5
s[18] <= cla_32:cla.port5
s[19] <= cla_32:cla.port5
s[20] <= cla_32:cla.port5
s[21] <= cla_32:cla.port5
s[22] <= cla_32:cla.port5
s[23] <= cla_32:cla.port5
s[24] <= cla_32:cla.port5
s[25] <= cla_32:cla.port5
s[26] <= cla_32:cla.port5
s[27] <= cla_32:cla.port5
s[28] <= cla_32:cla.port5
s[29] <= cla_32:cla.port5
s[30] <= cla_32:cla.port5
s[31] <= cla_32:cla.port5
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_16:c1a0.port5
s[1] <= cla_16:c1a0.port5
s[2] <= cla_16:c1a0.port5
s[3] <= cla_16:c1a0.port5
s[4] <= cla_16:c1a0.port5
s[5] <= cla_16:c1a0.port5
s[6] <= cla_16:c1a0.port5
s[7] <= cla_16:c1a0.port5
s[8] <= cla_16:c1a0.port5
s[9] <= cla_16:c1a0.port5
s[10] <= cla_16:c1a0.port5
s[11] <= cla_16:c1a0.port5
s[12] <= cla_16:c1a0.port5
s[13] <= cla_16:c1a0.port5
s[14] <= cla_16:c1a0.port5
s[15] <= cla_16:c1a0.port5
s[16] <= cla_16:c1a1.port5
s[17] <= cla_16:c1a1.port5
s[18] <= cla_16:c1a1.port5
s[19] <= cla_16:c1a1.port5
s[20] <= cla_16:c1a1.port5
s[21] <= cla_16:c1a1.port5
s[22] <= cla_16:c1a1.port5
s[23] <= cla_16:c1a1.port5
s[24] <= cla_16:c1a1.port5
s[25] <= cla_16:c1a1.port5
s[26] <= cla_16:c1a1.port5
s[27] <= cla_16:c1a1.port5
s[28] <= cla_16:c1a1.port5
s[29] <= cla_16:c1a1.port5
s[30] <= cla_16:c1a1.port5
s[31] <= cla_16:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|cla_16:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|cla32:br_adr|cla_32:cla|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:alu_b
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:alu_a
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:result
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:link
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x5:reg_wn
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux4x32:nextpc
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|regfile:rf
rna[0] => Mux0.IN5
rna[0] => Mux1.IN5
rna[0] => Mux2.IN5
rna[0] => Mux3.IN5
rna[0] => Mux4.IN5
rna[0] => Mux5.IN5
rna[0] => Mux6.IN5
rna[0] => Mux7.IN5
rna[0] => Mux8.IN5
rna[0] => Mux9.IN5
rna[0] => Mux10.IN5
rna[0] => Mux11.IN5
rna[0] => Mux12.IN5
rna[0] => Mux13.IN5
rna[0] => Mux14.IN5
rna[0] => Mux15.IN5
rna[0] => Mux16.IN5
rna[0] => Mux17.IN5
rna[0] => Mux18.IN5
rna[0] => Mux19.IN5
rna[0] => Mux20.IN5
rna[0] => Mux21.IN5
rna[0] => Mux22.IN5
rna[0] => Mux23.IN5
rna[0] => Mux24.IN5
rna[0] => Mux25.IN5
rna[0] => Mux26.IN5
rna[0] => Mux27.IN5
rna[0] => Mux28.IN5
rna[0] => Mux29.IN5
rna[0] => Mux30.IN5
rna[0] => Mux31.IN5
rna[0] => Equal0.IN31
rna[1] => Mux0.IN4
rna[1] => Mux1.IN4
rna[1] => Mux2.IN4
rna[1] => Mux3.IN4
rna[1] => Mux4.IN4
rna[1] => Mux5.IN4
rna[1] => Mux6.IN4
rna[1] => Mux7.IN4
rna[1] => Mux8.IN4
rna[1] => Mux9.IN4
rna[1] => Mux10.IN4
rna[1] => Mux11.IN4
rna[1] => Mux12.IN4
rna[1] => Mux13.IN4
rna[1] => Mux14.IN4
rna[1] => Mux15.IN4
rna[1] => Mux16.IN4
rna[1] => Mux17.IN4
rna[1] => Mux18.IN4
rna[1] => Mux19.IN4
rna[1] => Mux20.IN4
rna[1] => Mux21.IN4
rna[1] => Mux22.IN4
rna[1] => Mux23.IN4
rna[1] => Mux24.IN4
rna[1] => Mux25.IN4
rna[1] => Mux26.IN4
rna[1] => Mux27.IN4
rna[1] => Mux28.IN4
rna[1] => Mux29.IN4
rna[1] => Mux30.IN4
rna[1] => Mux31.IN4
rna[1] => Equal0.IN30
rna[2] => Mux0.IN3
rna[2] => Mux1.IN3
rna[2] => Mux2.IN3
rna[2] => Mux3.IN3
rna[2] => Mux4.IN3
rna[2] => Mux5.IN3
rna[2] => Mux6.IN3
rna[2] => Mux7.IN3
rna[2] => Mux8.IN3
rna[2] => Mux9.IN3
rna[2] => Mux10.IN3
rna[2] => Mux11.IN3
rna[2] => Mux12.IN3
rna[2] => Mux13.IN3
rna[2] => Mux14.IN3
rna[2] => Mux15.IN3
rna[2] => Mux16.IN3
rna[2] => Mux17.IN3
rna[2] => Mux18.IN3
rna[2] => Mux19.IN3
rna[2] => Mux20.IN3
rna[2] => Mux21.IN3
rna[2] => Mux22.IN3
rna[2] => Mux23.IN3
rna[2] => Mux24.IN3
rna[2] => Mux25.IN3
rna[2] => Mux26.IN3
rna[2] => Mux27.IN3
rna[2] => Mux28.IN3
rna[2] => Mux29.IN3
rna[2] => Mux30.IN3
rna[2] => Mux31.IN3
rna[2] => Equal0.IN29
rna[3] => Mux0.IN2
rna[3] => Mux1.IN2
rna[3] => Mux2.IN2
rna[3] => Mux3.IN2
rna[3] => Mux4.IN2
rna[3] => Mux5.IN2
rna[3] => Mux6.IN2
rna[3] => Mux7.IN2
rna[3] => Mux8.IN2
rna[3] => Mux9.IN2
rna[3] => Mux10.IN2
rna[3] => Mux11.IN2
rna[3] => Mux12.IN2
rna[3] => Mux13.IN2
rna[3] => Mux14.IN2
rna[3] => Mux15.IN2
rna[3] => Mux16.IN2
rna[3] => Mux17.IN2
rna[3] => Mux18.IN2
rna[3] => Mux19.IN2
rna[3] => Mux20.IN2
rna[3] => Mux21.IN2
rna[3] => Mux22.IN2
rna[3] => Mux23.IN2
rna[3] => Mux24.IN2
rna[3] => Mux25.IN2
rna[3] => Mux26.IN2
rna[3] => Mux27.IN2
rna[3] => Mux28.IN2
rna[3] => Mux29.IN2
rna[3] => Mux30.IN2
rna[3] => Mux31.IN2
rna[3] => Equal0.IN28
rna[4] => Mux0.IN1
rna[4] => Mux1.IN1
rna[4] => Mux2.IN1
rna[4] => Mux3.IN1
rna[4] => Mux4.IN1
rna[4] => Mux5.IN1
rna[4] => Mux6.IN1
rna[4] => Mux7.IN1
rna[4] => Mux8.IN1
rna[4] => Mux9.IN1
rna[4] => Mux10.IN1
rna[4] => Mux11.IN1
rna[4] => Mux12.IN1
rna[4] => Mux13.IN1
rna[4] => Mux14.IN1
rna[4] => Mux15.IN1
rna[4] => Mux16.IN1
rna[4] => Mux17.IN1
rna[4] => Mux18.IN1
rna[4] => Mux19.IN1
rna[4] => Mux20.IN1
rna[4] => Mux21.IN1
rna[4] => Mux22.IN1
rna[4] => Mux23.IN1
rna[4] => Mux24.IN1
rna[4] => Mux25.IN1
rna[4] => Mux26.IN1
rna[4] => Mux27.IN1
rna[4] => Mux28.IN1
rna[4] => Mux29.IN1
rna[4] => Mux30.IN1
rna[4] => Mux31.IN1
rna[4] => Equal0.IN27
rnb[0] => Mux32.IN5
rnb[0] => Mux33.IN5
rnb[0] => Mux34.IN5
rnb[0] => Mux35.IN5
rnb[0] => Mux36.IN5
rnb[0] => Mux37.IN5
rnb[0] => Mux38.IN5
rnb[0] => Mux39.IN5
rnb[0] => Mux40.IN5
rnb[0] => Mux41.IN5
rnb[0] => Mux42.IN5
rnb[0] => Mux43.IN5
rnb[0] => Mux44.IN5
rnb[0] => Mux45.IN5
rnb[0] => Mux46.IN5
rnb[0] => Mux47.IN5
rnb[0] => Mux48.IN5
rnb[0] => Mux49.IN5
rnb[0] => Mux50.IN5
rnb[0] => Mux51.IN5
rnb[0] => Mux52.IN5
rnb[0] => Mux53.IN5
rnb[0] => Mux54.IN5
rnb[0] => Mux55.IN5
rnb[0] => Mux56.IN5
rnb[0] => Mux57.IN5
rnb[0] => Mux58.IN5
rnb[0] => Mux59.IN5
rnb[0] => Mux60.IN5
rnb[0] => Mux61.IN5
rnb[0] => Mux62.IN5
rnb[0] => Mux63.IN5
rnb[0] => Equal1.IN31
rnb[1] => Mux32.IN4
rnb[1] => Mux33.IN4
rnb[1] => Mux34.IN4
rnb[1] => Mux35.IN4
rnb[1] => Mux36.IN4
rnb[1] => Mux37.IN4
rnb[1] => Mux38.IN4
rnb[1] => Mux39.IN4
rnb[1] => Mux40.IN4
rnb[1] => Mux41.IN4
rnb[1] => Mux42.IN4
rnb[1] => Mux43.IN4
rnb[1] => Mux44.IN4
rnb[1] => Mux45.IN4
rnb[1] => Mux46.IN4
rnb[1] => Mux47.IN4
rnb[1] => Mux48.IN4
rnb[1] => Mux49.IN4
rnb[1] => Mux50.IN4
rnb[1] => Mux51.IN4
rnb[1] => Mux52.IN4
rnb[1] => Mux53.IN4
rnb[1] => Mux54.IN4
rnb[1] => Mux55.IN4
rnb[1] => Mux56.IN4
rnb[1] => Mux57.IN4
rnb[1] => Mux58.IN4
rnb[1] => Mux59.IN4
rnb[1] => Mux60.IN4
rnb[1] => Mux61.IN4
rnb[1] => Mux62.IN4
rnb[1] => Mux63.IN4
rnb[1] => Equal1.IN30
rnb[2] => Mux32.IN3
rnb[2] => Mux33.IN3
rnb[2] => Mux34.IN3
rnb[2] => Mux35.IN3
rnb[2] => Mux36.IN3
rnb[2] => Mux37.IN3
rnb[2] => Mux38.IN3
rnb[2] => Mux39.IN3
rnb[2] => Mux40.IN3
rnb[2] => Mux41.IN3
rnb[2] => Mux42.IN3
rnb[2] => Mux43.IN3
rnb[2] => Mux44.IN3
rnb[2] => Mux45.IN3
rnb[2] => Mux46.IN3
rnb[2] => Mux47.IN3
rnb[2] => Mux48.IN3
rnb[2] => Mux49.IN3
rnb[2] => Mux50.IN3
rnb[2] => Mux51.IN3
rnb[2] => Mux52.IN3
rnb[2] => Mux53.IN3
rnb[2] => Mux54.IN3
rnb[2] => Mux55.IN3
rnb[2] => Mux56.IN3
rnb[2] => Mux57.IN3
rnb[2] => Mux58.IN3
rnb[2] => Mux59.IN3
rnb[2] => Mux60.IN3
rnb[2] => Mux61.IN3
rnb[2] => Mux62.IN3
rnb[2] => Mux63.IN3
rnb[2] => Equal1.IN29
rnb[3] => Mux32.IN2
rnb[3] => Mux33.IN2
rnb[3] => Mux34.IN2
rnb[3] => Mux35.IN2
rnb[3] => Mux36.IN2
rnb[3] => Mux37.IN2
rnb[3] => Mux38.IN2
rnb[3] => Mux39.IN2
rnb[3] => Mux40.IN2
rnb[3] => Mux41.IN2
rnb[3] => Mux42.IN2
rnb[3] => Mux43.IN2
rnb[3] => Mux44.IN2
rnb[3] => Mux45.IN2
rnb[3] => Mux46.IN2
rnb[3] => Mux47.IN2
rnb[3] => Mux48.IN2
rnb[3] => Mux49.IN2
rnb[3] => Mux50.IN2
rnb[3] => Mux51.IN2
rnb[3] => Mux52.IN2
rnb[3] => Mux53.IN2
rnb[3] => Mux54.IN2
rnb[3] => Mux55.IN2
rnb[3] => Mux56.IN2
rnb[3] => Mux57.IN2
rnb[3] => Mux58.IN2
rnb[3] => Mux59.IN2
rnb[3] => Mux60.IN2
rnb[3] => Mux61.IN2
rnb[3] => Mux62.IN2
rnb[3] => Mux63.IN2
rnb[3] => Equal1.IN28
rnb[4] => Mux32.IN1
rnb[4] => Mux33.IN1
rnb[4] => Mux34.IN1
rnb[4] => Mux35.IN1
rnb[4] => Mux36.IN1
rnb[4] => Mux37.IN1
rnb[4] => Mux38.IN1
rnb[4] => Mux39.IN1
rnb[4] => Mux40.IN1
rnb[4] => Mux41.IN1
rnb[4] => Mux42.IN1
rnb[4] => Mux43.IN1
rnb[4] => Mux44.IN1
rnb[4] => Mux45.IN1
rnb[4] => Mux46.IN1
rnb[4] => Mux47.IN1
rnb[4] => Mux48.IN1
rnb[4] => Mux49.IN1
rnb[4] => Mux50.IN1
rnb[4] => Mux51.IN1
rnb[4] => Mux52.IN1
rnb[4] => Mux53.IN1
rnb[4] => Mux54.IN1
rnb[4] => Mux55.IN1
rnb[4] => Mux56.IN1
rnb[4] => Mux57.IN1
rnb[4] => Mux58.IN1
rnb[4] => Mux59.IN1
rnb[4] => Mux60.IN1
rnb[4] => Mux61.IN1
rnb[4] => Mux62.IN1
rnb[4] => Mux63.IN1
rnb[4] => Equal1.IN27
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
wn[0] => Decoder0.IN4
wn[0] => Equal2.IN31
wn[1] => Decoder0.IN3
wn[1] => Equal2.IN30
wn[2] => Decoder0.IN2
wn[2] => Equal2.IN29
wn[3] => Decoder0.IN1
wn[3] => Equal2.IN28
wn[4] => Decoder0.IN0
wn[4] => Equal2.IN27
we => always0.IN1
clk => register[31][0].CLK
clk => register[31][1].CLK
clk => register[31][2].CLK
clk => register[31][3].CLK
clk => register[31][4].CLK
clk => register[31][5].CLK
clk => register[31][6].CLK
clk => register[31][7].CLK
clk => register[31][8].CLK
clk => register[31][9].CLK
clk => register[31][10].CLK
clk => register[31][11].CLK
clk => register[31][12].CLK
clk => register[31][13].CLK
clk => register[31][14].CLK
clk => register[31][15].CLK
clk => register[31][16].CLK
clk => register[31][17].CLK
clk => register[31][18].CLK
clk => register[31][19].CLK
clk => register[31][20].CLK
clk => register[31][21].CLK
clk => register[31][22].CLK
clk => register[31][23].CLK
clk => register[31][24].CLK
clk => register[31][25].CLK
clk => register[31][26].CLK
clk => register[31][27].CLK
clk => register[31][28].CLK
clk => register[31][29].CLK
clk => register[31][30].CLK
clk => register[31][31].CLK
clk => register[30][0].CLK
clk => register[30][1].CLK
clk => register[30][2].CLK
clk => register[30][3].CLK
clk => register[30][4].CLK
clk => register[30][5].CLK
clk => register[30][6].CLK
clk => register[30][7].CLK
clk => register[30][8].CLK
clk => register[30][9].CLK
clk => register[30][10].CLK
clk => register[30][11].CLK
clk => register[30][12].CLK
clk => register[30][13].CLK
clk => register[30][14].CLK
clk => register[30][15].CLK
clk => register[30][16].CLK
clk => register[30][17].CLK
clk => register[30][18].CLK
clk => register[30][19].CLK
clk => register[30][20].CLK
clk => register[30][21].CLK
clk => register[30][22].CLK
clk => register[30][23].CLK
clk => register[30][24].CLK
clk => register[30][25].CLK
clk => register[30][26].CLK
clk => register[30][27].CLK
clk => register[30][28].CLK
clk => register[30][29].CLK
clk => register[30][30].CLK
clk => register[30][31].CLK
clk => register[29][0].CLK
clk => register[29][1].CLK
clk => register[29][2].CLK
clk => register[29][3].CLK
clk => register[29][4].CLK
clk => register[29][5].CLK
clk => register[29][6].CLK
clk => register[29][7].CLK
clk => register[29][8].CLK
clk => register[29][9].CLK
clk => register[29][10].CLK
clk => register[29][11].CLK
clk => register[29][12].CLK
clk => register[29][13].CLK
clk => register[29][14].CLK
clk => register[29][15].CLK
clk => register[29][16].CLK
clk => register[29][17].CLK
clk => register[29][18].CLK
clk => register[29][19].CLK
clk => register[29][20].CLK
clk => register[29][21].CLK
clk => register[29][22].CLK
clk => register[29][23].CLK
clk => register[29][24].CLK
clk => register[29][25].CLK
clk => register[29][26].CLK
clk => register[29][27].CLK
clk => register[29][28].CLK
clk => register[29][29].CLK
clk => register[29][30].CLK
clk => register[29][31].CLK
clk => register[28][0].CLK
clk => register[28][1].CLK
clk => register[28][2].CLK
clk => register[28][3].CLK
clk => register[28][4].CLK
clk => register[28][5].CLK
clk => register[28][6].CLK
clk => register[28][7].CLK
clk => register[28][8].CLK
clk => register[28][9].CLK
clk => register[28][10].CLK
clk => register[28][11].CLK
clk => register[28][12].CLK
clk => register[28][13].CLK
clk => register[28][14].CLK
clk => register[28][15].CLK
clk => register[28][16].CLK
clk => register[28][17].CLK
clk => register[28][18].CLK
clk => register[28][19].CLK
clk => register[28][20].CLK
clk => register[28][21].CLK
clk => register[28][22].CLK
clk => register[28][23].CLK
clk => register[28][24].CLK
clk => register[28][25].CLK
clk => register[28][26].CLK
clk => register[28][27].CLK
clk => register[28][28].CLK
clk => register[28][29].CLK
clk => register[28][30].CLK
clk => register[28][31].CLK
clk => register[27][0].CLK
clk => register[27][1].CLK
clk => register[27][2].CLK
clk => register[27][3].CLK
clk => register[27][4].CLK
clk => register[27][5].CLK
clk => register[27][6].CLK
clk => register[27][7].CLK
clk => register[27][8].CLK
clk => register[27][9].CLK
clk => register[27][10].CLK
clk => register[27][11].CLK
clk => register[27][12].CLK
clk => register[27][13].CLK
clk => register[27][14].CLK
clk => register[27][15].CLK
clk => register[27][16].CLK
clk => register[27][17].CLK
clk => register[27][18].CLK
clk => register[27][19].CLK
clk => register[27][20].CLK
clk => register[27][21].CLK
clk => register[27][22].CLK
clk => register[27][23].CLK
clk => register[27][24].CLK
clk => register[27][25].CLK
clk => register[27][26].CLK
clk => register[27][27].CLK
clk => register[27][28].CLK
clk => register[27][29].CLK
clk => register[27][30].CLK
clk => register[27][31].CLK
clk => register[26][0].CLK
clk => register[26][1].CLK
clk => register[26][2].CLK
clk => register[26][3].CLK
clk => register[26][4].CLK
clk => register[26][5].CLK
clk => register[26][6].CLK
clk => register[26][7].CLK
clk => register[26][8].CLK
clk => register[26][9].CLK
clk => register[26][10].CLK
clk => register[26][11].CLK
clk => register[26][12].CLK
clk => register[26][13].CLK
clk => register[26][14].CLK
clk => register[26][15].CLK
clk => register[26][16].CLK
clk => register[26][17].CLK
clk => register[26][18].CLK
clk => register[26][19].CLK
clk => register[26][20].CLK
clk => register[26][21].CLK
clk => register[26][22].CLK
clk => register[26][23].CLK
clk => register[26][24].CLK
clk => register[26][25].CLK
clk => register[26][26].CLK
clk => register[26][27].CLK
clk => register[26][28].CLK
clk => register[26][29].CLK
clk => register[26][30].CLK
clk => register[26][31].CLK
clk => register[25][0].CLK
clk => register[25][1].CLK
clk => register[25][2].CLK
clk => register[25][3].CLK
clk => register[25][4].CLK
clk => register[25][5].CLK
clk => register[25][6].CLK
clk => register[25][7].CLK
clk => register[25][8].CLK
clk => register[25][9].CLK
clk => register[25][10].CLK
clk => register[25][11].CLK
clk => register[25][12].CLK
clk => register[25][13].CLK
clk => register[25][14].CLK
clk => register[25][15].CLK
clk => register[25][16].CLK
clk => register[25][17].CLK
clk => register[25][18].CLK
clk => register[25][19].CLK
clk => register[25][20].CLK
clk => register[25][21].CLK
clk => register[25][22].CLK
clk => register[25][23].CLK
clk => register[25][24].CLK
clk => register[25][25].CLK
clk => register[25][26].CLK
clk => register[25][27].CLK
clk => register[25][28].CLK
clk => register[25][29].CLK
clk => register[25][30].CLK
clk => register[25][31].CLK
clk => register[24][0].CLK
clk => register[24][1].CLK
clk => register[24][2].CLK
clk => register[24][3].CLK
clk => register[24][4].CLK
clk => register[24][5].CLK
clk => register[24][6].CLK
clk => register[24][7].CLK
clk => register[24][8].CLK
clk => register[24][9].CLK
clk => register[24][10].CLK
clk => register[24][11].CLK
clk => register[24][12].CLK
clk => register[24][13].CLK
clk => register[24][14].CLK
clk => register[24][15].CLK
clk => register[24][16].CLK
clk => register[24][17].CLK
clk => register[24][18].CLK
clk => register[24][19].CLK
clk => register[24][20].CLK
clk => register[24][21].CLK
clk => register[24][22].CLK
clk => register[24][23].CLK
clk => register[24][24].CLK
clk => register[24][25].CLK
clk => register[24][26].CLK
clk => register[24][27].CLK
clk => register[24][28].CLK
clk => register[24][29].CLK
clk => register[24][30].CLK
clk => register[24][31].CLK
clk => register[23][0].CLK
clk => register[23][1].CLK
clk => register[23][2].CLK
clk => register[23][3].CLK
clk => register[23][4].CLK
clk => register[23][5].CLK
clk => register[23][6].CLK
clk => register[23][7].CLK
clk => register[23][8].CLK
clk => register[23][9].CLK
clk => register[23][10].CLK
clk => register[23][11].CLK
clk => register[23][12].CLK
clk => register[23][13].CLK
clk => register[23][14].CLK
clk => register[23][15].CLK
clk => register[23][16].CLK
clk => register[23][17].CLK
clk => register[23][18].CLK
clk => register[23][19].CLK
clk => register[23][20].CLK
clk => register[23][21].CLK
clk => register[23][22].CLK
clk => register[23][23].CLK
clk => register[23][24].CLK
clk => register[23][25].CLK
clk => register[23][26].CLK
clk => register[23][27].CLK
clk => register[23][28].CLK
clk => register[23][29].CLK
clk => register[23][30].CLK
clk => register[23][31].CLK
clk => register[22][0].CLK
clk => register[22][1].CLK
clk => register[22][2].CLK
clk => register[22][3].CLK
clk => register[22][4].CLK
clk => register[22][5].CLK
clk => register[22][6].CLK
clk => register[22][7].CLK
clk => register[22][8].CLK
clk => register[22][9].CLK
clk => register[22][10].CLK
clk => register[22][11].CLK
clk => register[22][12].CLK
clk => register[22][13].CLK
clk => register[22][14].CLK
clk => register[22][15].CLK
clk => register[22][16].CLK
clk => register[22][17].CLK
clk => register[22][18].CLK
clk => register[22][19].CLK
clk => register[22][20].CLK
clk => register[22][21].CLK
clk => register[22][22].CLK
clk => register[22][23].CLK
clk => register[22][24].CLK
clk => register[22][25].CLK
clk => register[22][26].CLK
clk => register[22][27].CLK
clk => register[22][28].CLK
clk => register[22][29].CLK
clk => register[22][30].CLK
clk => register[22][31].CLK
clk => register[21][0].CLK
clk => register[21][1].CLK
clk => register[21][2].CLK
clk => register[21][3].CLK
clk => register[21][4].CLK
clk => register[21][5].CLK
clk => register[21][6].CLK
clk => register[21][7].CLK
clk => register[21][8].CLK
clk => register[21][9].CLK
clk => register[21][10].CLK
clk => register[21][11].CLK
clk => register[21][12].CLK
clk => register[21][13].CLK
clk => register[21][14].CLK
clk => register[21][15].CLK
clk => register[21][16].CLK
clk => register[21][17].CLK
clk => register[21][18].CLK
clk => register[21][19].CLK
clk => register[21][20].CLK
clk => register[21][21].CLK
clk => register[21][22].CLK
clk => register[21][23].CLK
clk => register[21][24].CLK
clk => register[21][25].CLK
clk => register[21][26].CLK
clk => register[21][27].CLK
clk => register[21][28].CLK
clk => register[21][29].CLK
clk => register[21][30].CLK
clk => register[21][31].CLK
clk => register[20][0].CLK
clk => register[20][1].CLK
clk => register[20][2].CLK
clk => register[20][3].CLK
clk => register[20][4].CLK
clk => register[20][5].CLK
clk => register[20][6].CLK
clk => register[20][7].CLK
clk => register[20][8].CLK
clk => register[20][9].CLK
clk => register[20][10].CLK
clk => register[20][11].CLK
clk => register[20][12].CLK
clk => register[20][13].CLK
clk => register[20][14].CLK
clk => register[20][15].CLK
clk => register[20][16].CLK
clk => register[20][17].CLK
clk => register[20][18].CLK
clk => register[20][19].CLK
clk => register[20][20].CLK
clk => register[20][21].CLK
clk => register[20][22].CLK
clk => register[20][23].CLK
clk => register[20][24].CLK
clk => register[20][25].CLK
clk => register[20][26].CLK
clk => register[20][27].CLK
clk => register[20][28].CLK
clk => register[20][29].CLK
clk => register[20][30].CLK
clk => register[20][31].CLK
clk => register[19][0].CLK
clk => register[19][1].CLK
clk => register[19][2].CLK
clk => register[19][3].CLK
clk => register[19][4].CLK
clk => register[19][5].CLK
clk => register[19][6].CLK
clk => register[19][7].CLK
clk => register[19][8].CLK
clk => register[19][9].CLK
clk => register[19][10].CLK
clk => register[19][11].CLK
clk => register[19][12].CLK
clk => register[19][13].CLK
clk => register[19][14].CLK
clk => register[19][15].CLK
clk => register[19][16].CLK
clk => register[19][17].CLK
clk => register[19][18].CLK
clk => register[19][19].CLK
clk => register[19][20].CLK
clk => register[19][21].CLK
clk => register[19][22].CLK
clk => register[19][23].CLK
clk => register[19][24].CLK
clk => register[19][25].CLK
clk => register[19][26].CLK
clk => register[19][27].CLK
clk => register[19][28].CLK
clk => register[19][29].CLK
clk => register[19][30].CLK
clk => register[19][31].CLK
clk => register[18][0].CLK
clk => register[18][1].CLK
clk => register[18][2].CLK
clk => register[18][3].CLK
clk => register[18][4].CLK
clk => register[18][5].CLK
clk => register[18][6].CLK
clk => register[18][7].CLK
clk => register[18][8].CLK
clk => register[18][9].CLK
clk => register[18][10].CLK
clk => register[18][11].CLK
clk => register[18][12].CLK
clk => register[18][13].CLK
clk => register[18][14].CLK
clk => register[18][15].CLK
clk => register[18][16].CLK
clk => register[18][17].CLK
clk => register[18][18].CLK
clk => register[18][19].CLK
clk => register[18][20].CLK
clk => register[18][21].CLK
clk => register[18][22].CLK
clk => register[18][23].CLK
clk => register[18][24].CLK
clk => register[18][25].CLK
clk => register[18][26].CLK
clk => register[18][27].CLK
clk => register[18][28].CLK
clk => register[18][29].CLK
clk => register[18][30].CLK
clk => register[18][31].CLK
clk => register[17][0].CLK
clk => register[17][1].CLK
clk => register[17][2].CLK
clk => register[17][3].CLK
clk => register[17][4].CLK
clk => register[17][5].CLK
clk => register[17][6].CLK
clk => register[17][7].CLK
clk => register[17][8].CLK
clk => register[17][9].CLK
clk => register[17][10].CLK
clk => register[17][11].CLK
clk => register[17][12].CLK
clk => register[17][13].CLK
clk => register[17][14].CLK
clk => register[17][15].CLK
clk => register[17][16].CLK
clk => register[17][17].CLK
clk => register[17][18].CLK
clk => register[17][19].CLK
clk => register[17][20].CLK
clk => register[17][21].CLK
clk => register[17][22].CLK
clk => register[17][23].CLK
clk => register[17][24].CLK
clk => register[17][25].CLK
clk => register[17][26].CLK
clk => register[17][27].CLK
clk => register[17][28].CLK
clk => register[17][29].CLK
clk => register[17][30].CLK
clk => register[17][31].CLK
clk => register[16][0].CLK
clk => register[16][1].CLK
clk => register[16][2].CLK
clk => register[16][3].CLK
clk => register[16][4].CLK
clk => register[16][5].CLK
clk => register[16][6].CLK
clk => register[16][7].CLK
clk => register[16][8].CLK
clk => register[16][9].CLK
clk => register[16][10].CLK
clk => register[16][11].CLK
clk => register[16][12].CLK
clk => register[16][13].CLK
clk => register[16][14].CLK
clk => register[16][15].CLK
clk => register[16][16].CLK
clk => register[16][17].CLK
clk => register[16][18].CLK
clk => register[16][19].CLK
clk => register[16][20].CLK
clk => register[16][21].CLK
clk => register[16][22].CLK
clk => register[16][23].CLK
clk => register[16][24].CLK
clk => register[16][25].CLK
clk => register[16][26].CLK
clk => register[16][27].CLK
clk => register[16][28].CLK
clk => register[16][29].CLK
clk => register[16][30].CLK
clk => register[16][31].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
clk => register[15][4].CLK
clk => register[15][5].CLK
clk => register[15][6].CLK
clk => register[15][7].CLK
clk => register[15][8].CLK
clk => register[15][9].CLK
clk => register[15][10].CLK
clk => register[15][11].CLK
clk => register[15][12].CLK
clk => register[15][13].CLK
clk => register[15][14].CLK
clk => register[15][15].CLK
clk => register[15][16].CLK
clk => register[15][17].CLK
clk => register[15][18].CLK
clk => register[15][19].CLK
clk => register[15][20].CLK
clk => register[15][21].CLK
clk => register[15][22].CLK
clk => register[15][23].CLK
clk => register[15][24].CLK
clk => register[15][25].CLK
clk => register[15][26].CLK
clk => register[15][27].CLK
clk => register[15][28].CLK
clk => register[15][29].CLK
clk => register[15][30].CLK
clk => register[15][31].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[14][4].CLK
clk => register[14][5].CLK
clk => register[14][6].CLK
clk => register[14][7].CLK
clk => register[14][8].CLK
clk => register[14][9].CLK
clk => register[14][10].CLK
clk => register[14][11].CLK
clk => register[14][12].CLK
clk => register[14][13].CLK
clk => register[14][14].CLK
clk => register[14][15].CLK
clk => register[14][16].CLK
clk => register[14][17].CLK
clk => register[14][18].CLK
clk => register[14][19].CLK
clk => register[14][20].CLK
clk => register[14][21].CLK
clk => register[14][22].CLK
clk => register[14][23].CLK
clk => register[14][24].CLK
clk => register[14][25].CLK
clk => register[14][26].CLK
clk => register[14][27].CLK
clk => register[14][28].CLK
clk => register[14][29].CLK
clk => register[14][30].CLK
clk => register[14][31].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[13][4].CLK
clk => register[13][5].CLK
clk => register[13][6].CLK
clk => register[13][7].CLK
clk => register[13][8].CLK
clk => register[13][9].CLK
clk => register[13][10].CLK
clk => register[13][11].CLK
clk => register[13][12].CLK
clk => register[13][13].CLK
clk => register[13][14].CLK
clk => register[13][15].CLK
clk => register[13][16].CLK
clk => register[13][17].CLK
clk => register[13][18].CLK
clk => register[13][19].CLK
clk => register[13][20].CLK
clk => register[13][21].CLK
clk => register[13][22].CLK
clk => register[13][23].CLK
clk => register[13][24].CLK
clk => register[13][25].CLK
clk => register[13][26].CLK
clk => register[13][27].CLK
clk => register[13][28].CLK
clk => register[13][29].CLK
clk => register[13][30].CLK
clk => register[13][31].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[12][4].CLK
clk => register[12][5].CLK
clk => register[12][6].CLK
clk => register[12][7].CLK
clk => register[12][8].CLK
clk => register[12][9].CLK
clk => register[12][10].CLK
clk => register[12][11].CLK
clk => register[12][12].CLK
clk => register[12][13].CLK
clk => register[12][14].CLK
clk => register[12][15].CLK
clk => register[12][16].CLK
clk => register[12][17].CLK
clk => register[12][18].CLK
clk => register[12][19].CLK
clk => register[12][20].CLK
clk => register[12][21].CLK
clk => register[12][22].CLK
clk => register[12][23].CLK
clk => register[12][24].CLK
clk => register[12][25].CLK
clk => register[12][26].CLK
clk => register[12][27].CLK
clk => register[12][28].CLK
clk => register[12][29].CLK
clk => register[12][30].CLK
clk => register[12][31].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[11][4].CLK
clk => register[11][5].CLK
clk => register[11][6].CLK
clk => register[11][7].CLK
clk => register[11][8].CLK
clk => register[11][9].CLK
clk => register[11][10].CLK
clk => register[11][11].CLK
clk => register[11][12].CLK
clk => register[11][13].CLK
clk => register[11][14].CLK
clk => register[11][15].CLK
clk => register[11][16].CLK
clk => register[11][17].CLK
clk => register[11][18].CLK
clk => register[11][19].CLK
clk => register[11][20].CLK
clk => register[11][21].CLK
clk => register[11][22].CLK
clk => register[11][23].CLK
clk => register[11][24].CLK
clk => register[11][25].CLK
clk => register[11][26].CLK
clk => register[11][27].CLK
clk => register[11][28].CLK
clk => register[11][29].CLK
clk => register[11][30].CLK
clk => register[11][31].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[10][4].CLK
clk => register[10][5].CLK
clk => register[10][6].CLK
clk => register[10][7].CLK
clk => register[10][8].CLK
clk => register[10][9].CLK
clk => register[10][10].CLK
clk => register[10][11].CLK
clk => register[10][12].CLK
clk => register[10][13].CLK
clk => register[10][14].CLK
clk => register[10][15].CLK
clk => register[10][16].CLK
clk => register[10][17].CLK
clk => register[10][18].CLK
clk => register[10][19].CLK
clk => register[10][20].CLK
clk => register[10][21].CLK
clk => register[10][22].CLK
clk => register[10][23].CLK
clk => register[10][24].CLK
clk => register[10][25].CLK
clk => register[10][26].CLK
clk => register[10][27].CLK
clk => register[10][28].CLK
clk => register[10][29].CLK
clk => register[10][30].CLK
clk => register[10][31].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[9][4].CLK
clk => register[9][5].CLK
clk => register[9][6].CLK
clk => register[9][7].CLK
clk => register[9][8].CLK
clk => register[9][9].CLK
clk => register[9][10].CLK
clk => register[9][11].CLK
clk => register[9][12].CLK
clk => register[9][13].CLK
clk => register[9][14].CLK
clk => register[9][15].CLK
clk => register[9][16].CLK
clk => register[9][17].CLK
clk => register[9][18].CLK
clk => register[9][19].CLK
clk => register[9][20].CLK
clk => register[9][21].CLK
clk => register[9][22].CLK
clk => register[9][23].CLK
clk => register[9][24].CLK
clk => register[9][25].CLK
clk => register[9][26].CLK
clk => register[9][27].CLK
clk => register[9][28].CLK
clk => register[9][29].CLK
clk => register[9][30].CLK
clk => register[9][31].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[8][4].CLK
clk => register[8][5].CLK
clk => register[8][6].CLK
clk => register[8][7].CLK
clk => register[8][8].CLK
clk => register[8][9].CLK
clk => register[8][10].CLK
clk => register[8][11].CLK
clk => register[8][12].CLK
clk => register[8][13].CLK
clk => register[8][14].CLK
clk => register[8][15].CLK
clk => register[8][16].CLK
clk => register[8][17].CLK
clk => register[8][18].CLK
clk => register[8][19].CLK
clk => register[8][20].CLK
clk => register[8][21].CLK
clk => register[8][22].CLK
clk => register[8][23].CLK
clk => register[8][24].CLK
clk => register[8][25].CLK
clk => register[8][26].CLK
clk => register[8][27].CLK
clk => register[8][28].CLK
clk => register[8][29].CLK
clk => register[8][30].CLK
clk => register[8][31].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
clrn => register[31][0].ACLR
clrn => register[31][1].ACLR
clrn => register[31][2].ACLR
clrn => register[31][3].ACLR
clrn => register[31][4].ACLR
clrn => register[31][5].ACLR
clrn => register[31][6].ACLR
clrn => register[31][7].ACLR
clrn => register[31][8].ACLR
clrn => register[31][9].ACLR
clrn => register[31][10].ACLR
clrn => register[31][11].ACLR
clrn => register[31][12].ACLR
clrn => register[31][13].ACLR
clrn => register[31][14].ACLR
clrn => register[31][15].ACLR
clrn => register[31][16].ACLR
clrn => register[31][17].ACLR
clrn => register[31][18].ACLR
clrn => register[31][19].ACLR
clrn => register[31][20].ACLR
clrn => register[31][21].ACLR
clrn => register[31][22].ACLR
clrn => register[31][23].ACLR
clrn => register[31][24].ACLR
clrn => register[31][25].ACLR
clrn => register[31][26].ACLR
clrn => register[31][27].ACLR
clrn => register[31][28].ACLR
clrn => register[31][29].ACLR
clrn => register[31][30].ACLR
clrn => register[31][31].ACLR
clrn => register[30][0].ACLR
clrn => register[30][1].ACLR
clrn => register[30][2].ACLR
clrn => register[30][3].ACLR
clrn => register[30][4].ACLR
clrn => register[30][5].ACLR
clrn => register[30][6].ACLR
clrn => register[30][7].ACLR
clrn => register[30][8].ACLR
clrn => register[30][9].ACLR
clrn => register[30][10].ACLR
clrn => register[30][11].ACLR
clrn => register[30][12].ACLR
clrn => register[30][13].ACLR
clrn => register[30][14].ACLR
clrn => register[30][15].ACLR
clrn => register[30][16].ACLR
clrn => register[30][17].ACLR
clrn => register[30][18].ACLR
clrn => register[30][19].ACLR
clrn => register[30][20].ACLR
clrn => register[30][21].ACLR
clrn => register[30][22].ACLR
clrn => register[30][23].ACLR
clrn => register[30][24].ACLR
clrn => register[30][25].ACLR
clrn => register[30][26].ACLR
clrn => register[30][27].ACLR
clrn => register[30][28].ACLR
clrn => register[30][29].ACLR
clrn => register[30][30].ACLR
clrn => register[30][31].ACLR
clrn => register[29][0].ACLR
clrn => register[29][1].ACLR
clrn => register[29][2].ACLR
clrn => register[29][3].ACLR
clrn => register[29][4].ACLR
clrn => register[29][5].ACLR
clrn => register[29][6].ACLR
clrn => register[29][7].ACLR
clrn => register[29][8].ACLR
clrn => register[29][9].ACLR
clrn => register[29][10].ACLR
clrn => register[29][11].ACLR
clrn => register[29][12].ACLR
clrn => register[29][13].ACLR
clrn => register[29][14].ACLR
clrn => register[29][15].ACLR
clrn => register[29][16].ACLR
clrn => register[29][17].ACLR
clrn => register[29][18].ACLR
clrn => register[29][19].ACLR
clrn => register[29][20].ACLR
clrn => register[29][21].ACLR
clrn => register[29][22].ACLR
clrn => register[29][23].ACLR
clrn => register[29][24].ACLR
clrn => register[29][25].ACLR
clrn => register[29][26].ACLR
clrn => register[29][27].ACLR
clrn => register[29][28].ACLR
clrn => register[29][29].ACLR
clrn => register[29][30].ACLR
clrn => register[29][31].ACLR
clrn => register[28][0].ACLR
clrn => register[28][1].ACLR
clrn => register[28][2].ACLR
clrn => register[28][3].ACLR
clrn => register[28][4].ACLR
clrn => register[28][5].ACLR
clrn => register[28][6].ACLR
clrn => register[28][7].ACLR
clrn => register[28][8].ACLR
clrn => register[28][9].ACLR
clrn => register[28][10].ACLR
clrn => register[28][11].ACLR
clrn => register[28][12].ACLR
clrn => register[28][13].ACLR
clrn => register[28][14].ACLR
clrn => register[28][15].ACLR
clrn => register[28][16].ACLR
clrn => register[28][17].ACLR
clrn => register[28][18].ACLR
clrn => register[28][19].ACLR
clrn => register[28][20].ACLR
clrn => register[28][21].ACLR
clrn => register[28][22].ACLR
clrn => register[28][23].ACLR
clrn => register[28][24].ACLR
clrn => register[28][25].ACLR
clrn => register[28][26].ACLR
clrn => register[28][27].ACLR
clrn => register[28][28].ACLR
clrn => register[28][29].ACLR
clrn => register[28][30].ACLR
clrn => register[28][31].ACLR
clrn => register[27][0].ACLR
clrn => register[27][1].ACLR
clrn => register[27][2].ACLR
clrn => register[27][3].ACLR
clrn => register[27][4].ACLR
clrn => register[27][5].ACLR
clrn => register[27][6].ACLR
clrn => register[27][7].ACLR
clrn => register[27][8].ACLR
clrn => register[27][9].ACLR
clrn => register[27][10].ACLR
clrn => register[27][11].ACLR
clrn => register[27][12].ACLR
clrn => register[27][13].ACLR
clrn => register[27][14].ACLR
clrn => register[27][15].ACLR
clrn => register[27][16].ACLR
clrn => register[27][17].ACLR
clrn => register[27][18].ACLR
clrn => register[27][19].ACLR
clrn => register[27][20].ACLR
clrn => register[27][21].ACLR
clrn => register[27][22].ACLR
clrn => register[27][23].ACLR
clrn => register[27][24].ACLR
clrn => register[27][25].ACLR
clrn => register[27][26].ACLR
clrn => register[27][27].ACLR
clrn => register[27][28].ACLR
clrn => register[27][29].ACLR
clrn => register[27][30].ACLR
clrn => register[27][31].ACLR
clrn => register[26][0].ACLR
clrn => register[26][1].ACLR
clrn => register[26][2].ACLR
clrn => register[26][3].ACLR
clrn => register[26][4].ACLR
clrn => register[26][5].ACLR
clrn => register[26][6].ACLR
clrn => register[26][7].ACLR
clrn => register[26][8].ACLR
clrn => register[26][9].ACLR
clrn => register[26][10].ACLR
clrn => register[26][11].ACLR
clrn => register[26][12].ACLR
clrn => register[26][13].ACLR
clrn => register[26][14].ACLR
clrn => register[26][15].ACLR
clrn => register[26][16].ACLR
clrn => register[26][17].ACLR
clrn => register[26][18].ACLR
clrn => register[26][19].ACLR
clrn => register[26][20].ACLR
clrn => register[26][21].ACLR
clrn => register[26][22].ACLR
clrn => register[26][23].ACLR
clrn => register[26][24].ACLR
clrn => register[26][25].ACLR
clrn => register[26][26].ACLR
clrn => register[26][27].ACLR
clrn => register[26][28].ACLR
clrn => register[26][29].ACLR
clrn => register[26][30].ACLR
clrn => register[26][31].ACLR
clrn => register[25][0].ACLR
clrn => register[25][1].ACLR
clrn => register[25][2].ACLR
clrn => register[25][3].ACLR
clrn => register[25][4].ACLR
clrn => register[25][5].ACLR
clrn => register[25][6].ACLR
clrn => register[25][7].ACLR
clrn => register[25][8].ACLR
clrn => register[25][9].ACLR
clrn => register[25][10].ACLR
clrn => register[25][11].ACLR
clrn => register[25][12].ACLR
clrn => register[25][13].ACLR
clrn => register[25][14].ACLR
clrn => register[25][15].ACLR
clrn => register[25][16].ACLR
clrn => register[25][17].ACLR
clrn => register[25][18].ACLR
clrn => register[25][19].ACLR
clrn => register[25][20].ACLR
clrn => register[25][21].ACLR
clrn => register[25][22].ACLR
clrn => register[25][23].ACLR
clrn => register[25][24].ACLR
clrn => register[25][25].ACLR
clrn => register[25][26].ACLR
clrn => register[25][27].ACLR
clrn => register[25][28].ACLR
clrn => register[25][29].ACLR
clrn => register[25][30].ACLR
clrn => register[25][31].ACLR
clrn => register[24][0].ACLR
clrn => register[24][1].ACLR
clrn => register[24][2].ACLR
clrn => register[24][3].ACLR
clrn => register[24][4].ACLR
clrn => register[24][5].ACLR
clrn => register[24][6].ACLR
clrn => register[24][7].ACLR
clrn => register[24][8].ACLR
clrn => register[24][9].ACLR
clrn => register[24][10].ACLR
clrn => register[24][11].ACLR
clrn => register[24][12].ACLR
clrn => register[24][13].ACLR
clrn => register[24][14].ACLR
clrn => register[24][15].ACLR
clrn => register[24][16].ACLR
clrn => register[24][17].ACLR
clrn => register[24][18].ACLR
clrn => register[24][19].ACLR
clrn => register[24][20].ACLR
clrn => register[24][21].ACLR
clrn => register[24][22].ACLR
clrn => register[24][23].ACLR
clrn => register[24][24].ACLR
clrn => register[24][25].ACLR
clrn => register[24][26].ACLR
clrn => register[24][27].ACLR
clrn => register[24][28].ACLR
clrn => register[24][29].ACLR
clrn => register[24][30].ACLR
clrn => register[24][31].ACLR
clrn => register[23][0].ACLR
clrn => register[23][1].ACLR
clrn => register[23][2].ACLR
clrn => register[23][3].ACLR
clrn => register[23][4].ACLR
clrn => register[23][5].ACLR
clrn => register[23][6].ACLR
clrn => register[23][7].ACLR
clrn => register[23][8].ACLR
clrn => register[23][9].ACLR
clrn => register[23][10].ACLR
clrn => register[23][11].ACLR
clrn => register[23][12].ACLR
clrn => register[23][13].ACLR
clrn => register[23][14].ACLR
clrn => register[23][15].ACLR
clrn => register[23][16].ACLR
clrn => register[23][17].ACLR
clrn => register[23][18].ACLR
clrn => register[23][19].ACLR
clrn => register[23][20].ACLR
clrn => register[23][21].ACLR
clrn => register[23][22].ACLR
clrn => register[23][23].ACLR
clrn => register[23][24].ACLR
clrn => register[23][25].ACLR
clrn => register[23][26].ACLR
clrn => register[23][27].ACLR
clrn => register[23][28].ACLR
clrn => register[23][29].ACLR
clrn => register[23][30].ACLR
clrn => register[23][31].ACLR
clrn => register[22][0].ACLR
clrn => register[22][1].ACLR
clrn => register[22][2].ACLR
clrn => register[22][3].ACLR
clrn => register[22][4].ACLR
clrn => register[22][5].ACLR
clrn => register[22][6].ACLR
clrn => register[22][7].ACLR
clrn => register[22][8].ACLR
clrn => register[22][9].ACLR
clrn => register[22][10].ACLR
clrn => register[22][11].ACLR
clrn => register[22][12].ACLR
clrn => register[22][13].ACLR
clrn => register[22][14].ACLR
clrn => register[22][15].ACLR
clrn => register[22][16].ACLR
clrn => register[22][17].ACLR
clrn => register[22][18].ACLR
clrn => register[22][19].ACLR
clrn => register[22][20].ACLR
clrn => register[22][21].ACLR
clrn => register[22][22].ACLR
clrn => register[22][23].ACLR
clrn => register[22][24].ACLR
clrn => register[22][25].ACLR
clrn => register[22][26].ACLR
clrn => register[22][27].ACLR
clrn => register[22][28].ACLR
clrn => register[22][29].ACLR
clrn => register[22][30].ACLR
clrn => register[22][31].ACLR
clrn => register[21][0].ACLR
clrn => register[21][1].ACLR
clrn => register[21][2].ACLR
clrn => register[21][3].ACLR
clrn => register[21][4].ACLR
clrn => register[21][5].ACLR
clrn => register[21][6].ACLR
clrn => register[21][7].ACLR
clrn => register[21][8].ACLR
clrn => register[21][9].ACLR
clrn => register[21][10].ACLR
clrn => register[21][11].ACLR
clrn => register[21][12].ACLR
clrn => register[21][13].ACLR
clrn => register[21][14].ACLR
clrn => register[21][15].ACLR
clrn => register[21][16].ACLR
clrn => register[21][17].ACLR
clrn => register[21][18].ACLR
clrn => register[21][19].ACLR
clrn => register[21][20].ACLR
clrn => register[21][21].ACLR
clrn => register[21][22].ACLR
clrn => register[21][23].ACLR
clrn => register[21][24].ACLR
clrn => register[21][25].ACLR
clrn => register[21][26].ACLR
clrn => register[21][27].ACLR
clrn => register[21][28].ACLR
clrn => register[21][29].ACLR
clrn => register[21][30].ACLR
clrn => register[21][31].ACLR
clrn => register[20][0].ACLR
clrn => register[20][1].ACLR
clrn => register[20][2].ACLR
clrn => register[20][3].ACLR
clrn => register[20][4].ACLR
clrn => register[20][5].ACLR
clrn => register[20][6].ACLR
clrn => register[20][7].ACLR
clrn => register[20][8].ACLR
clrn => register[20][9].ACLR
clrn => register[20][10].ACLR
clrn => register[20][11].ACLR
clrn => register[20][12].ACLR
clrn => register[20][13].ACLR
clrn => register[20][14].ACLR
clrn => register[20][15].ACLR
clrn => register[20][16].ACLR
clrn => register[20][17].ACLR
clrn => register[20][18].ACLR
clrn => register[20][19].ACLR
clrn => register[20][20].ACLR
clrn => register[20][21].ACLR
clrn => register[20][22].ACLR
clrn => register[20][23].ACLR
clrn => register[20][24].ACLR
clrn => register[20][25].ACLR
clrn => register[20][26].ACLR
clrn => register[20][27].ACLR
clrn => register[20][28].ACLR
clrn => register[20][29].ACLR
clrn => register[20][30].ACLR
clrn => register[20][31].ACLR
clrn => register[19][0].ACLR
clrn => register[19][1].ACLR
clrn => register[19][2].ACLR
clrn => register[19][3].ACLR
clrn => register[19][4].ACLR
clrn => register[19][5].ACLR
clrn => register[19][6].ACLR
clrn => register[19][7].ACLR
clrn => register[19][8].ACLR
clrn => register[19][9].ACLR
clrn => register[19][10].ACLR
clrn => register[19][11].ACLR
clrn => register[19][12].ACLR
clrn => register[19][13].ACLR
clrn => register[19][14].ACLR
clrn => register[19][15].ACLR
clrn => register[19][16].ACLR
clrn => register[19][17].ACLR
clrn => register[19][18].ACLR
clrn => register[19][19].ACLR
clrn => register[19][20].ACLR
clrn => register[19][21].ACLR
clrn => register[19][22].ACLR
clrn => register[19][23].ACLR
clrn => register[19][24].ACLR
clrn => register[19][25].ACLR
clrn => register[19][26].ACLR
clrn => register[19][27].ACLR
clrn => register[19][28].ACLR
clrn => register[19][29].ACLR
clrn => register[19][30].ACLR
clrn => register[19][31].ACLR
clrn => register[18][0].ACLR
clrn => register[18][1].ACLR
clrn => register[18][2].ACLR
clrn => register[18][3].ACLR
clrn => register[18][4].ACLR
clrn => register[18][5].ACLR
clrn => register[18][6].ACLR
clrn => register[18][7].ACLR
clrn => register[18][8].ACLR
clrn => register[18][9].ACLR
clrn => register[18][10].ACLR
clrn => register[18][11].ACLR
clrn => register[18][12].ACLR
clrn => register[18][13].ACLR
clrn => register[18][14].ACLR
clrn => register[18][15].ACLR
clrn => register[18][16].ACLR
clrn => register[18][17].ACLR
clrn => register[18][18].ACLR
clrn => register[18][19].ACLR
clrn => register[18][20].ACLR
clrn => register[18][21].ACLR
clrn => register[18][22].ACLR
clrn => register[18][23].ACLR
clrn => register[18][24].ACLR
clrn => register[18][25].ACLR
clrn => register[18][26].ACLR
clrn => register[18][27].ACLR
clrn => register[18][28].ACLR
clrn => register[18][29].ACLR
clrn => register[18][30].ACLR
clrn => register[18][31].ACLR
clrn => register[17][0].ACLR
clrn => register[17][1].ACLR
clrn => register[17][2].ACLR
clrn => register[17][3].ACLR
clrn => register[17][4].ACLR
clrn => register[17][5].ACLR
clrn => register[17][6].ACLR
clrn => register[17][7].ACLR
clrn => register[17][8].ACLR
clrn => register[17][9].ACLR
clrn => register[17][10].ACLR
clrn => register[17][11].ACLR
clrn => register[17][12].ACLR
clrn => register[17][13].ACLR
clrn => register[17][14].ACLR
clrn => register[17][15].ACLR
clrn => register[17][16].ACLR
clrn => register[17][17].ACLR
clrn => register[17][18].ACLR
clrn => register[17][19].ACLR
clrn => register[17][20].ACLR
clrn => register[17][21].ACLR
clrn => register[17][22].ACLR
clrn => register[17][23].ACLR
clrn => register[17][24].ACLR
clrn => register[17][25].ACLR
clrn => register[17][26].ACLR
clrn => register[17][27].ACLR
clrn => register[17][28].ACLR
clrn => register[17][29].ACLR
clrn => register[17][30].ACLR
clrn => register[17][31].ACLR
clrn => register[16][0].ACLR
clrn => register[16][1].ACLR
clrn => register[16][2].ACLR
clrn => register[16][3].ACLR
clrn => register[16][4].ACLR
clrn => register[16][5].ACLR
clrn => register[16][6].ACLR
clrn => register[16][7].ACLR
clrn => register[16][8].ACLR
clrn => register[16][9].ACLR
clrn => register[16][10].ACLR
clrn => register[16][11].ACLR
clrn => register[16][12].ACLR
clrn => register[16][13].ACLR
clrn => register[16][14].ACLR
clrn => register[16][15].ACLR
clrn => register[16][16].ACLR
clrn => register[16][17].ACLR
clrn => register[16][18].ACLR
clrn => register[16][19].ACLR
clrn => register[16][20].ACLR
clrn => register[16][21].ACLR
clrn => register[16][22].ACLR
clrn => register[16][23].ACLR
clrn => register[16][24].ACLR
clrn => register[16][25].ACLR
clrn => register[16][26].ACLR
clrn => register[16][27].ACLR
clrn => register[16][28].ACLR
clrn => register[16][29].ACLR
clrn => register[16][30].ACLR
clrn => register[16][31].ACLR
clrn => register[15][0].ACLR
clrn => register[15][1].ACLR
clrn => register[15][2].ACLR
clrn => register[15][3].ACLR
clrn => register[15][4].ACLR
clrn => register[15][5].ACLR
clrn => register[15][6].ACLR
clrn => register[15][7].ACLR
clrn => register[15][8].ACLR
clrn => register[15][9].ACLR
clrn => register[15][10].ACLR
clrn => register[15][11].ACLR
clrn => register[15][12].ACLR
clrn => register[15][13].ACLR
clrn => register[15][14].ACLR
clrn => register[15][15].ACLR
clrn => register[15][16].ACLR
clrn => register[15][17].ACLR
clrn => register[15][18].ACLR
clrn => register[15][19].ACLR
clrn => register[15][20].ACLR
clrn => register[15][21].ACLR
clrn => register[15][22].ACLR
clrn => register[15][23].ACLR
clrn => register[15][24].ACLR
clrn => register[15][25].ACLR
clrn => register[15][26].ACLR
clrn => register[15][27].ACLR
clrn => register[15][28].ACLR
clrn => register[15][29].ACLR
clrn => register[15][30].ACLR
clrn => register[15][31].ACLR
clrn => register[14][0].ACLR
clrn => register[14][1].ACLR
clrn => register[14][2].ACLR
clrn => register[14][3].ACLR
clrn => register[14][4].ACLR
clrn => register[14][5].ACLR
clrn => register[14][6].ACLR
clrn => register[14][7].ACLR
clrn => register[14][8].ACLR
clrn => register[14][9].ACLR
clrn => register[14][10].ACLR
clrn => register[14][11].ACLR
clrn => register[14][12].ACLR
clrn => register[14][13].ACLR
clrn => register[14][14].ACLR
clrn => register[14][15].ACLR
clrn => register[14][16].ACLR
clrn => register[14][17].ACLR
clrn => register[14][18].ACLR
clrn => register[14][19].ACLR
clrn => register[14][20].ACLR
clrn => register[14][21].ACLR
clrn => register[14][22].ACLR
clrn => register[14][23].ACLR
clrn => register[14][24].ACLR
clrn => register[14][25].ACLR
clrn => register[14][26].ACLR
clrn => register[14][27].ACLR
clrn => register[14][28].ACLR
clrn => register[14][29].ACLR
clrn => register[14][30].ACLR
clrn => register[14][31].ACLR
clrn => register[13][0].ACLR
clrn => register[13][1].ACLR
clrn => register[13][2].ACLR
clrn => register[13][3].ACLR
clrn => register[13][4].ACLR
clrn => register[13][5].ACLR
clrn => register[13][6].ACLR
clrn => register[13][7].ACLR
clrn => register[13][8].ACLR
clrn => register[13][9].ACLR
clrn => register[13][10].ACLR
clrn => register[13][11].ACLR
clrn => register[13][12].ACLR
clrn => register[13][13].ACLR
clrn => register[13][14].ACLR
clrn => register[13][15].ACLR
clrn => register[13][16].ACLR
clrn => register[13][17].ACLR
clrn => register[13][18].ACLR
clrn => register[13][19].ACLR
clrn => register[13][20].ACLR
clrn => register[13][21].ACLR
clrn => register[13][22].ACLR
clrn => register[13][23].ACLR
clrn => register[13][24].ACLR
clrn => register[13][25].ACLR
clrn => register[13][26].ACLR
clrn => register[13][27].ACLR
clrn => register[13][28].ACLR
clrn => register[13][29].ACLR
clrn => register[13][30].ACLR
clrn => register[13][31].ACLR
clrn => register[12][0].ACLR
clrn => register[12][1].ACLR
clrn => register[12][2].ACLR
clrn => register[12][3].ACLR
clrn => register[12][4].ACLR
clrn => register[12][5].ACLR
clrn => register[12][6].ACLR
clrn => register[12][7].ACLR
clrn => register[12][8].ACLR
clrn => register[12][9].ACLR
clrn => register[12][10].ACLR
clrn => register[12][11].ACLR
clrn => register[12][12].ACLR
clrn => register[12][13].ACLR
clrn => register[12][14].ACLR
clrn => register[12][15].ACLR
clrn => register[12][16].ACLR
clrn => register[12][17].ACLR
clrn => register[12][18].ACLR
clrn => register[12][19].ACLR
clrn => register[12][20].ACLR
clrn => register[12][21].ACLR
clrn => register[12][22].ACLR
clrn => register[12][23].ACLR
clrn => register[12][24].ACLR
clrn => register[12][25].ACLR
clrn => register[12][26].ACLR
clrn => register[12][27].ACLR
clrn => register[12][28].ACLR
clrn => register[12][29].ACLR
clrn => register[12][30].ACLR
clrn => register[12][31].ACLR
clrn => register[11][0].ACLR
clrn => register[11][1].ACLR
clrn => register[11][2].ACLR
clrn => register[11][3].ACLR
clrn => register[11][4].ACLR
clrn => register[11][5].ACLR
clrn => register[11][6].ACLR
clrn => register[11][7].ACLR
clrn => register[11][8].ACLR
clrn => register[11][9].ACLR
clrn => register[11][10].ACLR
clrn => register[11][11].ACLR
clrn => register[11][12].ACLR
clrn => register[11][13].ACLR
clrn => register[11][14].ACLR
clrn => register[11][15].ACLR
clrn => register[11][16].ACLR
clrn => register[11][17].ACLR
clrn => register[11][18].ACLR
clrn => register[11][19].ACLR
clrn => register[11][20].ACLR
clrn => register[11][21].ACLR
clrn => register[11][22].ACLR
clrn => register[11][23].ACLR
clrn => register[11][24].ACLR
clrn => register[11][25].ACLR
clrn => register[11][26].ACLR
clrn => register[11][27].ACLR
clrn => register[11][28].ACLR
clrn => register[11][29].ACLR
clrn => register[11][30].ACLR
clrn => register[11][31].ACLR
clrn => register[10][0].ACLR
clrn => register[10][1].ACLR
clrn => register[10][2].ACLR
clrn => register[10][3].ACLR
clrn => register[10][4].ACLR
clrn => register[10][5].ACLR
clrn => register[10][6].ACLR
clrn => register[10][7].ACLR
clrn => register[10][8].ACLR
clrn => register[10][9].ACLR
clrn => register[10][10].ACLR
clrn => register[10][11].ACLR
clrn => register[10][12].ACLR
clrn => register[10][13].ACLR
clrn => register[10][14].ACLR
clrn => register[10][15].ACLR
clrn => register[10][16].ACLR
clrn => register[10][17].ACLR
clrn => register[10][18].ACLR
clrn => register[10][19].ACLR
clrn => register[10][20].ACLR
clrn => register[10][21].ACLR
clrn => register[10][22].ACLR
clrn => register[10][23].ACLR
clrn => register[10][24].ACLR
clrn => register[10][25].ACLR
clrn => register[10][26].ACLR
clrn => register[10][27].ACLR
clrn => register[10][28].ACLR
clrn => register[10][29].ACLR
clrn => register[10][30].ACLR
clrn => register[10][31].ACLR
clrn => register[9][0].ACLR
clrn => register[9][1].ACLR
clrn => register[9][2].ACLR
clrn => register[9][3].ACLR
clrn => register[9][4].ACLR
clrn => register[9][5].ACLR
clrn => register[9][6].ACLR
clrn => register[9][7].ACLR
clrn => register[9][8].ACLR
clrn => register[9][9].ACLR
clrn => register[9][10].ACLR
clrn => register[9][11].ACLR
clrn => register[9][12].ACLR
clrn => register[9][13].ACLR
clrn => register[9][14].ACLR
clrn => register[9][15].ACLR
clrn => register[9][16].ACLR
clrn => register[9][17].ACLR
clrn => register[9][18].ACLR
clrn => register[9][19].ACLR
clrn => register[9][20].ACLR
clrn => register[9][21].ACLR
clrn => register[9][22].ACLR
clrn => register[9][23].ACLR
clrn => register[9][24].ACLR
clrn => register[9][25].ACLR
clrn => register[9][26].ACLR
clrn => register[9][27].ACLR
clrn => register[9][28].ACLR
clrn => register[9][29].ACLR
clrn => register[9][30].ACLR
clrn => register[9][31].ACLR
clrn => register[8][0].ACLR
clrn => register[8][1].ACLR
clrn => register[8][2].ACLR
clrn => register[8][3].ACLR
clrn => register[8][4].ACLR
clrn => register[8][5].ACLR
clrn => register[8][6].ACLR
clrn => register[8][7].ACLR
clrn => register[8][8].ACLR
clrn => register[8][9].ACLR
clrn => register[8][10].ACLR
clrn => register[8][11].ACLR
clrn => register[8][12].ACLR
clrn => register[8][13].ACLR
clrn => register[8][14].ACLR
clrn => register[8][15].ACLR
clrn => register[8][16].ACLR
clrn => register[8][17].ACLR
clrn => register[8][18].ACLR
clrn => register[8][19].ACLR
clrn => register[8][20].ACLR
clrn => register[8][21].ACLR
clrn => register[8][22].ACLR
clrn => register[8][23].ACLR
clrn => register[8][24].ACLR
clrn => register[8][25].ACLR
clrn => register[8][26].ACLR
clrn => register[8][27].ACLR
clrn => register[8][28].ACLR
clrn => register[8][29].ACLR
clrn => register[8][30].ACLR
clrn => register[8][31].ACLR
clrn => register[7][0].ACLR
clrn => register[7][1].ACLR
clrn => register[7][2].ACLR
clrn => register[7][3].ACLR
clrn => register[7][4].ACLR
clrn => register[7][5].ACLR
clrn => register[7][6].ACLR
clrn => register[7][7].ACLR
clrn => register[7][8].ACLR
clrn => register[7][9].ACLR
clrn => register[7][10].ACLR
clrn => register[7][11].ACLR
clrn => register[7][12].ACLR
clrn => register[7][13].ACLR
clrn => register[7][14].ACLR
clrn => register[7][15].ACLR
clrn => register[7][16].ACLR
clrn => register[7][17].ACLR
clrn => register[7][18].ACLR
clrn => register[7][19].ACLR
clrn => register[7][20].ACLR
clrn => register[7][21].ACLR
clrn => register[7][22].ACLR
clrn => register[7][23].ACLR
clrn => register[7][24].ACLR
clrn => register[7][25].ACLR
clrn => register[7][26].ACLR
clrn => register[7][27].ACLR
clrn => register[7][28].ACLR
clrn => register[7][29].ACLR
clrn => register[7][30].ACLR
clrn => register[7][31].ACLR
clrn => register[6][0].ACLR
clrn => register[6][1].ACLR
clrn => register[6][2].ACLR
clrn => register[6][3].ACLR
clrn => register[6][4].ACLR
clrn => register[6][5].ACLR
clrn => register[6][6].ACLR
clrn => register[6][7].ACLR
clrn => register[6][8].ACLR
clrn => register[6][9].ACLR
clrn => register[6][10].ACLR
clrn => register[6][11].ACLR
clrn => register[6][12].ACLR
clrn => register[6][13].ACLR
clrn => register[6][14].ACLR
clrn => register[6][15].ACLR
clrn => register[6][16].ACLR
clrn => register[6][17].ACLR
clrn => register[6][18].ACLR
clrn => register[6][19].ACLR
clrn => register[6][20].ACLR
clrn => register[6][21].ACLR
clrn => register[6][22].ACLR
clrn => register[6][23].ACLR
clrn => register[6][24].ACLR
clrn => register[6][25].ACLR
clrn => register[6][26].ACLR
clrn => register[6][27].ACLR
clrn => register[6][28].ACLR
clrn => register[6][29].ACLR
clrn => register[6][30].ACLR
clrn => register[6][31].ACLR
clrn => register[5][0].ACLR
clrn => register[5][1].ACLR
clrn => register[5][2].ACLR
clrn => register[5][3].ACLR
clrn => register[5][4].ACLR
clrn => register[5][5].ACLR
clrn => register[5][6].ACLR
clrn => register[5][7].ACLR
clrn => register[5][8].ACLR
clrn => register[5][9].ACLR
clrn => register[5][10].ACLR
clrn => register[5][11].ACLR
clrn => register[5][12].ACLR
clrn => register[5][13].ACLR
clrn => register[5][14].ACLR
clrn => register[5][15].ACLR
clrn => register[5][16].ACLR
clrn => register[5][17].ACLR
clrn => register[5][18].ACLR
clrn => register[5][19].ACLR
clrn => register[5][20].ACLR
clrn => register[5][21].ACLR
clrn => register[5][22].ACLR
clrn => register[5][23].ACLR
clrn => register[5][24].ACLR
clrn => register[5][25].ACLR
clrn => register[5][26].ACLR
clrn => register[5][27].ACLR
clrn => register[5][28].ACLR
clrn => register[5][29].ACLR
clrn => register[5][30].ACLR
clrn => register[5][31].ACLR
clrn => register[4][0].ACLR
clrn => register[4][1].ACLR
clrn => register[4][2].ACLR
clrn => register[4][3].ACLR
clrn => register[4][4].ACLR
clrn => register[4][5].ACLR
clrn => register[4][6].ACLR
clrn => register[4][7].ACLR
clrn => register[4][8].ACLR
clrn => register[4][9].ACLR
clrn => register[4][10].ACLR
clrn => register[4][11].ACLR
clrn => register[4][12].ACLR
clrn => register[4][13].ACLR
clrn => register[4][14].ACLR
clrn => register[4][15].ACLR
clrn => register[4][16].ACLR
clrn => register[4][17].ACLR
clrn => register[4][18].ACLR
clrn => register[4][19].ACLR
clrn => register[4][20].ACLR
clrn => register[4][21].ACLR
clrn => register[4][22].ACLR
clrn => register[4][23].ACLR
clrn => register[4][24].ACLR
clrn => register[4][25].ACLR
clrn => register[4][26].ACLR
clrn => register[4][27].ACLR
clrn => register[4][28].ACLR
clrn => register[4][29].ACLR
clrn => register[4][30].ACLR
clrn => register[4][31].ACLR
clrn => register[3][0].ACLR
clrn => register[3][1].ACLR
clrn => register[3][2].ACLR
clrn => register[3][3].ACLR
clrn => register[3][4].ACLR
clrn => register[3][5].ACLR
clrn => register[3][6].ACLR
clrn => register[3][7].ACLR
clrn => register[3][8].ACLR
clrn => register[3][9].ACLR
clrn => register[3][10].ACLR
clrn => register[3][11].ACLR
clrn => register[3][12].ACLR
clrn => register[3][13].ACLR
clrn => register[3][14].ACLR
clrn => register[3][15].ACLR
clrn => register[3][16].ACLR
clrn => register[3][17].ACLR
clrn => register[3][18].ACLR
clrn => register[3][19].ACLR
clrn => register[3][20].ACLR
clrn => register[3][21].ACLR
clrn => register[3][22].ACLR
clrn => register[3][23].ACLR
clrn => register[3][24].ACLR
clrn => register[3][25].ACLR
clrn => register[3][26].ACLR
clrn => register[3][27].ACLR
clrn => register[3][28].ACLR
clrn => register[3][29].ACLR
clrn => register[3][30].ACLR
clrn => register[3][31].ACLR
clrn => register[2][0].ACLR
clrn => register[2][1].ACLR
clrn => register[2][2].ACLR
clrn => register[2][3].ACLR
clrn => register[2][4].ACLR
clrn => register[2][5].ACLR
clrn => register[2][6].ACLR
clrn => register[2][7].ACLR
clrn => register[2][8].ACLR
clrn => register[2][9].ACLR
clrn => register[2][10].ACLR
clrn => register[2][11].ACLR
clrn => register[2][12].ACLR
clrn => register[2][13].ACLR
clrn => register[2][14].ACLR
clrn => register[2][15].ACLR
clrn => register[2][16].ACLR
clrn => register[2][17].ACLR
clrn => register[2][18].ACLR
clrn => register[2][19].ACLR
clrn => register[2][20].ACLR
clrn => register[2][21].ACLR
clrn => register[2][22].ACLR
clrn => register[2][23].ACLR
clrn => register[2][24].ACLR
clrn => register[2][25].ACLR
clrn => register[2][26].ACLR
clrn => register[2][27].ACLR
clrn => register[2][28].ACLR
clrn => register[2][29].ACLR
clrn => register[2][30].ACLR
clrn => register[2][31].ACLR
clrn => register[1][0].ACLR
clrn => register[1][1].ACLR
clrn => register[1][2].ACLR
clrn => register[1][3].ACLR
clrn => register[1][4].ACLR
clrn => register[1][5].ACLR
clrn => register[1][6].ACLR
clrn => register[1][7].ACLR
clrn => register[1][8].ACLR
clrn => register[1][9].ACLR
clrn => register[1][10].ACLR
clrn => register[1][11].ACLR
clrn => register[1][12].ACLR
clrn => register[1][13].ACLR
clrn => register[1][14].ACLR
clrn => register[1][15].ACLR
clrn => register[1][16].ACLR
clrn => register[1][17].ACLR
clrn => register[1][18].ACLR
clrn => register[1][19].ACLR
clrn => register[1][20].ACLR
clrn => register[1][21].ACLR
clrn => register[1][22].ACLR
clrn => register[1][23].ACLR
clrn => register[1][24].ACLR
clrn => register[1][25].ACLR
clrn => register[1][26].ACLR
clrn => register[1][27].ACLR
clrn => register[1][28].ACLR
clrn => register[1][29].ACLR
clrn => register[1][30].ACLR
clrn => register[1][31].ACLR
qa[0] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[1] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[2] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[3] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[4] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[5] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[6] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[7] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[8] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[9] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[10] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[11] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[12] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[13] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[14] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[15] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[16] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[17] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[18] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[19] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[20] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[21] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[22] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[23] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[24] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[25] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[26] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[27] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[28] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[29] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[30] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[31] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qb[0] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= qb.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
aluc[0] => aluc[0].IN1
aluc[1] => aluc[1].IN1
aluc[2] => aluc[2].IN2
aluc[3] => aluc[3].IN1
r[0] <= mux4x32:select.port5
r[1] <= mux4x32:select.port5
r[2] <= mux4x32:select.port5
r[3] <= mux4x32:select.port5
r[4] <= mux4x32:select.port5
r[5] <= mux4x32:select.port5
r[6] <= mux4x32:select.port5
r[7] <= mux4x32:select.port5
r[8] <= mux4x32:select.port5
r[9] <= mux4x32:select.port5
r[10] <= mux4x32:select.port5
r[11] <= mux4x32:select.port5
r[12] <= mux4x32:select.port5
r[13] <= mux4x32:select.port5
r[14] <= mux4x32:select.port5
r[15] <= mux4x32:select.port5
r[16] <= mux4x32:select.port5
r[17] <= mux4x32:select.port5
r[18] <= mux4x32:select.port5
r[19] <= mux4x32:select.port5
r[20] <= mux4x32:select.port5
r[21] <= mux4x32:select.port5
r[22] <= mux4x32:select.port5
r[23] <= mux4x32:select.port5
r[24] <= mux4x32:select.port5
r[25] <= mux4x32:select.port5
r[26] <= mux4x32:select.port5
r[27] <= mux4x32:select.port5
r[28] <= mux4x32:select.port5
r[29] <= mux4x32:select.port5
r[30] <= mux4x32:select.port5
r[31] <= mux4x32:select.port5
z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => comb.IN0
b[1] => comb.IN0
b[2] => comb.IN0
b[3] => comb.IN0
b[4] => comb.IN0
b[5] => comb.IN0
b[6] => comb.IN0
b[7] => comb.IN0
b[8] => comb.IN0
b[9] => comb.IN0
b[10] => comb.IN0
b[11] => comb.IN0
b[12] => comb.IN0
b[13] => comb.IN0
b[14] => comb.IN0
b[15] => comb.IN0
b[16] => comb.IN0
b[17] => comb.IN0
b[18] => comb.IN0
b[19] => comb.IN0
b[20] => comb.IN0
b[21] => comb.IN0
b[22] => comb.IN0
b[23] => comb.IN0
b[24] => comb.IN0
b[25] => comb.IN0
b[26] => comb.IN0
b[27] => comb.IN0
b[28] => comb.IN0
b[29] => comb.IN0
b[30] => comb.IN0
b[31] => comb.IN0
sub => sub.IN1
s[0] <= cla32:as32.port3
s[1] <= cla32:as32.port3
s[2] <= cla32:as32.port3
s[3] <= cla32:as32.port3
s[4] <= cla32:as32.port3
s[5] <= cla32:as32.port3
s[6] <= cla32:as32.port3
s[7] <= cla32:as32.port3
s[8] <= cla32:as32.port3
s[9] <= cla32:as32.port3
s[10] <= cla32:as32.port3
s[11] <= cla32:as32.port3
s[12] <= cla32:as32.port3
s[13] <= cla32:as32.port3
s[14] <= cla32:as32.port3
s[15] <= cla32:as32.port3
s[16] <= cla32:as32.port3
s[17] <= cla32:as32.port3
s[18] <= cla32:as32.port3
s[19] <= cla32:as32.port3
s[20] <= cla32:as32.port3
s[21] <= cla32:as32.port3
s[22] <= cla32:as32.port3
s[23] <= cla32:as32.port3
s[24] <= cla32:as32.port3
s[25] <= cla32:as32.port3
s[26] <= cla32:as32.port3
s[27] <= cla32:as32.port3
s[28] <= cla32:as32.port3
s[29] <= cla32:as32.port3
s[30] <= cla32:as32.port3
s[31] <= cla32:as32.port3


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
ci => ci.IN1
s[0] <= cla_32:cla.port5
s[1] <= cla_32:cla.port5
s[2] <= cla_32:cla.port5
s[3] <= cla_32:cla.port5
s[4] <= cla_32:cla.port5
s[5] <= cla_32:cla.port5
s[6] <= cla_32:cla.port5
s[7] <= cla_32:cla.port5
s[8] <= cla_32:cla.port5
s[9] <= cla_32:cla.port5
s[10] <= cla_32:cla.port5
s[11] <= cla_32:cla.port5
s[12] <= cla_32:cla.port5
s[13] <= cla_32:cla.port5
s[14] <= cla_32:cla.port5
s[15] <= cla_32:cla.port5
s[16] <= cla_32:cla.port5
s[17] <= cla_32:cla.port5
s[18] <= cla_32:cla.port5
s[19] <= cla_32:cla.port5
s[20] <= cla_32:cla.port5
s[21] <= cla_32:cla.port5
s[22] <= cla_32:cla.port5
s[23] <= cla_32:cla.port5
s[24] <= cla_32:cla.port5
s[25] <= cla_32:cla.port5
s[26] <= cla_32:cla.port5
s[27] <= cla_32:cla.port5
s[28] <= cla_32:cla.port5
s[29] <= cla_32:cla.port5
s[30] <= cla_32:cla.port5
s[31] <= cla_32:cla.port5
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_16:c1a0.port5
s[1] <= cla_16:c1a0.port5
s[2] <= cla_16:c1a0.port5
s[3] <= cla_16:c1a0.port5
s[4] <= cla_16:c1a0.port5
s[5] <= cla_16:c1a0.port5
s[6] <= cla_16:c1a0.port5
s[7] <= cla_16:c1a0.port5
s[8] <= cla_16:c1a0.port5
s[9] <= cla_16:c1a0.port5
s[10] <= cla_16:c1a0.port5
s[11] <= cla_16:c1a0.port5
s[12] <= cla_16:c1a0.port5
s[13] <= cla_16:c1a0.port5
s[14] <= cla_16:c1a0.port5
s[15] <= cla_16:c1a0.port5
s[16] <= cla_16:c1a1.port5
s[17] <= cla_16:c1a1.port5
s[18] <= cla_16:c1a1.port5
s[19] <= cla_16:c1a1.port5
s[20] <= cla_16:c1a1.port5
s[21] <= cla_16:c1a1.port5
s[22] <= cla_16:c1a1.port5
s[23] <= cla_16:c1a1.port5
s[24] <= cla_16:c1a1.port5
s[25] <= cla_16:c1a1.port5
s[26] <= cla_16:c1a1.port5
s[27] <= cla_16:c1a1.port5
s[28] <= cla_16:c1a1.port5
s[29] <= cla_16:c1a1.port5
s[30] <= cla_16:c1a1.port5
s[31] <= cla_16:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_8:cla0.port5
s[1] <= cla_8:cla0.port5
s[2] <= cla_8:cla0.port5
s[3] <= cla_8:cla0.port5
s[4] <= cla_8:cla0.port5
s[5] <= cla_8:cla0.port5
s[6] <= cla_8:cla0.port5
s[7] <= cla_8:cla0.port5
s[8] <= cla_8:cla1.port5
s[9] <= cla_8:cla1.port5
s[10] <= cla_8:cla1.port5
s[11] <= cla_8:cla1.port5
s[12] <= cla_8:cla1.port5
s[13] <= cla_8:cla1.port5
s[14] <= cla_8:cla1.port5
s[15] <= cla_8:cla1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_4:cla0.port5
s[1] <= cla_4:cla0.port5
s[2] <= cla_4:cla0.port5
s[3] <= cla_4:cla0.port5
s[4] <= cla_4:c1a1.port5
s[5] <= cla_4:c1a1.port5
s[6] <= cla_4:c1a1.port5
s[7] <= cla_4:c1a1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= cla_2:cla0.port5
s[1] <= cla_2:cla0.port5
s[2] <= cla_2:clal.port5
s[3] <= cla_2:clal.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:cla0|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN2
g_out <= g_p:g_p0.port3
p_out <= g_p:g_p0.port4
s[0] <= add:add0.port5
s[1] <= add:add1.port5


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add0
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|add:add1
a => s.IN0
a => g.IN0
a => p.IN0
b => s.IN1
b => g.IN1
b => p.IN1
c => s.IN1
g <= g.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|cla_2:clal|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|cla_4:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|cla_8:cla1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|cla_16:c1a1|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|addsub32:as32|cla32:as32|cla_32:cla|g_p:g_p0
g[0] => g_out.IN0
g[0] => c_out.IN1
g[1] => g_out.IN1
p[0] => p_out.IN0
p[0] => c_out.IN0
p[1] => g_out.IN1
p[1] => p_out.IN1
c_in => c_out.IN1
g_out <= g_out.DB_MAX_OUTPUT_PORT_TYPE
p_out <= p_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|shift:shifter
d[0] => ShiftLeft0.IN32
d[0] => ShiftRight0.IN32
d[0] => ShiftRight1.IN32
d[1] => ShiftLeft0.IN31
d[1] => ShiftRight0.IN31
d[1] => ShiftRight1.IN31
d[2] => ShiftLeft0.IN30
d[2] => ShiftRight0.IN30
d[2] => ShiftRight1.IN30
d[3] => ShiftLeft0.IN29
d[3] => ShiftRight0.IN29
d[3] => ShiftRight1.IN29
d[4] => ShiftLeft0.IN28
d[4] => ShiftRight0.IN28
d[4] => ShiftRight1.IN28
d[5] => ShiftLeft0.IN27
d[5] => ShiftRight0.IN27
d[5] => ShiftRight1.IN27
d[6] => ShiftLeft0.IN26
d[6] => ShiftRight0.IN26
d[6] => ShiftRight1.IN26
d[7] => ShiftLeft0.IN25
d[7] => ShiftRight0.IN25
d[7] => ShiftRight1.IN25
d[8] => ShiftLeft0.IN24
d[8] => ShiftRight0.IN24
d[8] => ShiftRight1.IN24
d[9] => ShiftLeft0.IN23
d[9] => ShiftRight0.IN23
d[9] => ShiftRight1.IN23
d[10] => ShiftLeft0.IN22
d[10] => ShiftRight0.IN22
d[10] => ShiftRight1.IN22
d[11] => ShiftLeft0.IN21
d[11] => ShiftRight0.IN21
d[11] => ShiftRight1.IN21
d[12] => ShiftLeft0.IN20
d[12] => ShiftRight0.IN20
d[12] => ShiftRight1.IN20
d[13] => ShiftLeft0.IN19
d[13] => ShiftRight0.IN19
d[13] => ShiftRight1.IN19
d[14] => ShiftLeft0.IN18
d[14] => ShiftRight0.IN18
d[14] => ShiftRight1.IN18
d[15] => ShiftLeft0.IN17
d[15] => ShiftRight0.IN17
d[15] => ShiftRight1.IN17
d[16] => ShiftLeft0.IN16
d[16] => ShiftRight0.IN16
d[16] => ShiftRight1.IN16
d[17] => ShiftLeft0.IN15
d[17] => ShiftRight0.IN15
d[17] => ShiftRight1.IN15
d[18] => ShiftLeft0.IN14
d[18] => ShiftRight0.IN14
d[18] => ShiftRight1.IN14
d[19] => ShiftLeft0.IN13
d[19] => ShiftRight0.IN13
d[19] => ShiftRight1.IN13
d[20] => ShiftLeft0.IN12
d[20] => ShiftRight0.IN12
d[20] => ShiftRight1.IN12
d[21] => ShiftLeft0.IN11
d[21] => ShiftRight0.IN11
d[21] => ShiftRight1.IN11
d[22] => ShiftLeft0.IN10
d[22] => ShiftRight0.IN10
d[22] => ShiftRight1.IN10
d[23] => ShiftLeft0.IN9
d[23] => ShiftRight0.IN9
d[23] => ShiftRight1.IN9
d[24] => ShiftLeft0.IN8
d[24] => ShiftRight0.IN8
d[24] => ShiftRight1.IN8
d[25] => ShiftLeft0.IN7
d[25] => ShiftRight0.IN7
d[25] => ShiftRight1.IN7
d[26] => ShiftLeft0.IN6
d[26] => ShiftRight0.IN6
d[26] => ShiftRight1.IN6
d[27] => ShiftLeft0.IN5
d[27] => ShiftRight0.IN5
d[27] => ShiftRight1.IN5
d[28] => ShiftLeft0.IN4
d[28] => ShiftRight0.IN4
d[28] => ShiftRight1.IN4
d[29] => ShiftLeft0.IN3
d[29] => ShiftRight0.IN3
d[29] => ShiftRight1.IN3
d[30] => ShiftLeft0.IN2
d[30] => ShiftRight0.IN2
d[30] => ShiftRight1.IN2
d[31] => ShiftLeft0.IN1
d[31] => ShiftRight0.IN1
d[31] => ShiftRight1.IN0
d[31] => ShiftRight1.IN1
sa[0] => ShiftLeft0.IN37
sa[0] => ShiftRight0.IN37
sa[0] => ShiftRight1.IN37
sa[1] => ShiftLeft0.IN36
sa[1] => ShiftRight0.IN36
sa[1] => ShiftRight1.IN36
sa[2] => ShiftLeft0.IN35
sa[2] => ShiftRight0.IN35
sa[2] => ShiftRight1.IN35
sa[3] => ShiftLeft0.IN34
sa[3] => ShiftRight0.IN34
sa[3] => ShiftRight1.IN34
sa[4] => ShiftLeft0.IN33
sa[4] => ShiftRight0.IN33
sa[4] => ShiftRight1.IN33
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
right => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
arith => sh.OUTPUTSELECT
sh[0] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[1] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[2] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[3] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[4] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[5] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[6] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[7] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[8] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[9] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[10] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[11] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[12] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[13] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[14] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[15] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[16] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[17] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[18] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[19] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[20] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[21] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[22] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[23] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[24] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[25] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[26] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[27] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[28] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[29] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[30] <= sh.DB_MAX_OUTPUT_PORT_TYPE
sh[31] <= sh.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|alu_ov:al_unit|mux4x32:select
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|dffe32:c0_Status
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|dffe32:c0_Cause
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|dffe32:c0_EPC
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:sta_12
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:epc_12
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:sta_11
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:cau_11
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux2x32:epc_11
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux4x32:irq_pc
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sccpu_intr:cpu|mux4x32:fromc0
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|sci_intr:imem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => Mux0.IN69
a[2] => Mux1.IN69
a[2] => Mux2.IN69
a[2] => Mux3.IN69
a[2] => Mux4.IN69
a[2] => Mux5.IN69
a[2] => Mux6.IN69
a[2] => Mux7.IN69
a[2] => Mux8.IN69
a[2] => Mux9.IN69
a[2] => Mux10.IN69
a[2] => Mux11.IN69
a[2] => Mux12.IN69
a[2] => Mux13.IN69
a[2] => Mux14.IN69
a[2] => Mux15.IN69
a[2] => Mux16.IN69
a[2] => Mux17.IN69
a[2] => Mux18.IN69
a[2] => Mux19.IN69
a[2] => Mux20.IN69
a[2] => Mux21.IN69
a[2] => Mux22.IN69
a[2] => Mux23.IN69
a[2] => Mux24.IN69
a[2] => Mux25.IN69
a[2] => Mux26.IN69
a[2] => Mux27.IN69
a[2] => Mux28.IN69
a[2] => Mux29.IN69
a[2] => Mux30.IN69
a[2] => Mux31.IN69
a[3] => Mux0.IN68
a[3] => Mux1.IN68
a[3] => Mux2.IN68
a[3] => Mux3.IN68
a[3] => Mux4.IN68
a[3] => Mux5.IN68
a[3] => Mux6.IN68
a[3] => Mux7.IN68
a[3] => Mux8.IN68
a[3] => Mux9.IN68
a[3] => Mux10.IN68
a[3] => Mux11.IN68
a[3] => Mux12.IN68
a[3] => Mux13.IN68
a[3] => Mux14.IN68
a[3] => Mux15.IN68
a[3] => Mux16.IN68
a[3] => Mux17.IN68
a[3] => Mux18.IN68
a[3] => Mux19.IN68
a[3] => Mux20.IN68
a[3] => Mux21.IN68
a[3] => Mux22.IN68
a[3] => Mux23.IN68
a[3] => Mux24.IN68
a[3] => Mux25.IN68
a[3] => Mux26.IN68
a[3] => Mux27.IN68
a[3] => Mux28.IN68
a[3] => Mux29.IN68
a[3] => Mux30.IN68
a[3] => Mux31.IN68
a[4] => Mux0.IN67
a[4] => Mux1.IN67
a[4] => Mux2.IN67
a[4] => Mux3.IN67
a[4] => Mux4.IN67
a[4] => Mux5.IN67
a[4] => Mux6.IN67
a[4] => Mux7.IN67
a[4] => Mux8.IN67
a[4] => Mux9.IN67
a[4] => Mux10.IN67
a[4] => Mux11.IN67
a[4] => Mux12.IN67
a[4] => Mux13.IN67
a[4] => Mux14.IN67
a[4] => Mux15.IN67
a[4] => Mux16.IN67
a[4] => Mux17.IN67
a[4] => Mux18.IN67
a[4] => Mux19.IN67
a[4] => Mux20.IN67
a[4] => Mux21.IN67
a[4] => Mux22.IN67
a[4] => Mux23.IN67
a[4] => Mux24.IN67
a[4] => Mux25.IN67
a[4] => Mux26.IN67
a[4] => Mux27.IN67
a[4] => Mux28.IN67
a[4] => Mux29.IN67
a[4] => Mux30.IN67
a[4] => Mux31.IN67
a[5] => Mux0.IN66
a[5] => Mux1.IN66
a[5] => Mux2.IN66
a[5] => Mux3.IN66
a[5] => Mux4.IN66
a[5] => Mux5.IN66
a[5] => Mux6.IN66
a[5] => Mux7.IN66
a[5] => Mux8.IN66
a[5] => Mux9.IN66
a[5] => Mux10.IN66
a[5] => Mux11.IN66
a[5] => Mux12.IN66
a[5] => Mux13.IN66
a[5] => Mux14.IN66
a[5] => Mux15.IN66
a[5] => Mux16.IN66
a[5] => Mux17.IN66
a[5] => Mux18.IN66
a[5] => Mux19.IN66
a[5] => Mux20.IN66
a[5] => Mux21.IN66
a[5] => Mux22.IN66
a[5] => Mux23.IN66
a[5] => Mux24.IN66
a[5] => Mux25.IN66
a[5] => Mux26.IN66
a[5] => Mux27.IN66
a[5] => Mux28.IN66
a[5] => Mux29.IN66
a[5] => Mux30.IN66
a[5] => Mux31.IN66
a[6] => Mux0.IN65
a[6] => Mux1.IN65
a[6] => Mux2.IN65
a[6] => Mux3.IN65
a[6] => Mux4.IN65
a[6] => Mux5.IN65
a[6] => Mux6.IN65
a[6] => Mux7.IN65
a[6] => Mux8.IN65
a[6] => Mux9.IN65
a[6] => Mux10.IN65
a[6] => Mux11.IN65
a[6] => Mux12.IN65
a[6] => Mux13.IN65
a[6] => Mux14.IN65
a[6] => Mux15.IN65
a[6] => Mux16.IN65
a[6] => Mux17.IN65
a[6] => Mux18.IN65
a[6] => Mux19.IN65
a[6] => Mux20.IN65
a[6] => Mux21.IN65
a[6] => Mux22.IN65
a[6] => Mux23.IN65
a[6] => Mux24.IN65
a[6] => Mux25.IN65
a[6] => Mux26.IN65
a[6] => Mux27.IN65
a[6] => Mux28.IN65
a[6] => Mux29.IN65
a[6] => Mux30.IN65
a[6] => Mux31.IN65
a[7] => Mux0.IN64
a[7] => Mux1.IN64
a[7] => Mux2.IN64
a[7] => Mux3.IN64
a[7] => Mux4.IN64
a[7] => Mux5.IN64
a[7] => Mux6.IN64
a[7] => Mux7.IN64
a[7] => Mux8.IN64
a[7] => Mux9.IN64
a[7] => Mux10.IN64
a[7] => Mux11.IN64
a[7] => Mux12.IN64
a[7] => Mux13.IN64
a[7] => Mux14.IN64
a[7] => Mux15.IN64
a[7] => Mux16.IN64
a[7] => Mux17.IN64
a[7] => Mux18.IN64
a[7] => Mux19.IN64
a[7] => Mux20.IN64
a[7] => Mux21.IN64
a[7] => Mux22.IN64
a[7] => Mux23.IN64
a[7] => Mux24.IN64
a[7] => Mux25.IN64
a[7] => Mux26.IN64
a[7] => Mux27.IN64
a[7] => Mux28.IN64
a[7] => Mux29.IN64
a[7] => Mux30.IN64
a[7] => Mux31.IN64
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
inst[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|scd_intr:dmem
clk => ram.we_a.CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
dataout[0] <= ram.DATAOUT
dataout[1] <= ram.DATAOUT1
dataout[2] <= ram.DATAOUT2
dataout[3] <= ram.DATAOUT3
dataout[4] <= ram.DATAOUT4
dataout[5] <= ram.DATAOUT5
dataout[6] <= ram.DATAOUT6
dataout[7] <= ram.DATAOUT7
dataout[8] <= ram.DATAOUT8
dataout[9] <= ram.DATAOUT9
dataout[10] <= ram.DATAOUT10
dataout[11] <= ram.DATAOUT11
dataout[12] <= ram.DATAOUT12
dataout[13] <= ram.DATAOUT13
dataout[14] <= ram.DATAOUT14
dataout[15] <= ram.DATAOUT15
dataout[16] <= ram.DATAOUT16
dataout[17] <= ram.DATAOUT17
dataout[18] <= ram.DATAOUT18
dataout[19] <= ram.DATAOUT19
dataout[20] <= ram.DATAOUT20
dataout[21] <= ram.DATAOUT21
dataout[22] <= ram.DATAOUT22
dataout[23] <= ram.DATAOUT23
dataout[24] <= ram.DATAOUT24
dataout[25] <= ram.DATAOUT25
dataout[26] <= ram.DATAOUT26
dataout[27] <= ram.DATAOUT27
dataout[28] <= ram.DATAOUT28
dataout[29] <= ram.DATAOUT29
dataout[30] <= ram.DATAOUT30
dataout[31] <= ram.DATAOUT31
datain[0] => ram.data_a[0].DATAIN
datain[0] => ram.DATAIN
datain[1] => ram.data_a[1].DATAIN
datain[1] => ram.DATAIN1
datain[2] => ram.data_a[2].DATAIN
datain[2] => ram.DATAIN2
datain[3] => ram.data_a[3].DATAIN
datain[3] => ram.DATAIN3
datain[4] => ram.data_a[4].DATAIN
datain[4] => ram.DATAIN4
datain[5] => ram.data_a[5].DATAIN
datain[5] => ram.DATAIN5
datain[6] => ram.data_a[6].DATAIN
datain[6] => ram.DATAIN6
datain[7] => ram.data_a[7].DATAIN
datain[7] => ram.DATAIN7
datain[8] => ram.data_a[8].DATAIN
datain[8] => ram.DATAIN8
datain[9] => ram.data_a[9].DATAIN
datain[9] => ram.DATAIN9
datain[10] => ram.data_a[10].DATAIN
datain[10] => ram.DATAIN10
datain[11] => ram.data_a[11].DATAIN
datain[11] => ram.DATAIN11
datain[12] => ram.data_a[12].DATAIN
datain[12] => ram.DATAIN12
datain[13] => ram.data_a[13].DATAIN
datain[13] => ram.DATAIN13
datain[14] => ram.data_a[14].DATAIN
datain[14] => ram.DATAIN14
datain[15] => ram.data_a[15].DATAIN
datain[15] => ram.DATAIN15
datain[16] => ram.data_a[16].DATAIN
datain[16] => ram.DATAIN16
datain[17] => ram.data_a[17].DATAIN
datain[17] => ram.DATAIN17
datain[18] => ram.data_a[18].DATAIN
datain[18] => ram.DATAIN18
datain[19] => ram.data_a[19].DATAIN
datain[19] => ram.DATAIN19
datain[20] => ram.data_a[20].DATAIN
datain[20] => ram.DATAIN20
datain[21] => ram.data_a[21].DATAIN
datain[21] => ram.DATAIN21
datain[22] => ram.data_a[22].DATAIN
datain[22] => ram.DATAIN22
datain[23] => ram.data_a[23].DATAIN
datain[23] => ram.DATAIN23
datain[24] => ram.data_a[24].DATAIN
datain[24] => ram.DATAIN24
datain[25] => ram.data_a[25].DATAIN
datain[25] => ram.DATAIN25
datain[26] => ram.data_a[26].DATAIN
datain[26] => ram.DATAIN26
datain[27] => ram.data_a[27].DATAIN
datain[27] => ram.DATAIN27
datain[28] => ram.data_a[28].DATAIN
datain[28] => ram.DATAIN28
datain[29] => ram.data_a[29].DATAIN
datain[29] => ram.DATAIN29
datain[30] => ram.data_a[30].DATAIN
datain[30] => ram.DATAIN30
datain[31] => ram.data_a[31].DATAIN
datain[31] => ram.DATAIN31
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ram.waddr_a[0].DATAIN
addr[2] => ram.WADDR
addr[2] => ram.RADDR
addr[3] => ram.waddr_a[1].DATAIN
addr[3] => ram.WADDR1
addr[3] => ram.RADDR1
addr[4] => ram.waddr_a[2].DATAIN
addr[4] => ram.WADDR2
addr[4] => ram.RADDR2
addr[5] => ram.waddr_a[3].DATAIN
addr[5] => ram.WADDR3
addr[5] => ram.RADDR3
addr[6] => ram.waddr_a[4].DATAIN
addr[6] => ram.WADDR4
addr[6] => ram.RADDR4
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
we => ram.we_a.DATAIN
we => ram.WE


|sc_interrupt|display:u0
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|display:u1
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|display:u2
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|display:u3
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|display:u4
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sc_interrupt|display:u5
sum[0] => Decoder0.IN3
sum[1] => Decoder0.IN2
sum[2] => Decoder0.IN1
sum[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


