// Seed: 978125490
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  logic id_3;
  logic id_4;
  task id_5(input id_6);
    begin
      id_3 = id_6;
    end
  endtask
  assign id_4 = 1;
  logic id_7 = 1;
endmodule
