{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734078174243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734078174243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:22:54 2024 " "Processing started: Fri Dec 13 03:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734078174243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078174243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wolfenstein -c wolfenstein " "Command: quartus_map --read_settings_files=on --write_settings_files=off wolfenstein -c wolfenstein" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078174243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734078174479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734078174479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(51) " "Verilog HDL information at vga_driver.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/vga_driver.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734078179165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/vga_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wolfenstein.v 1 1 " "Found 1 design units, including 1 entities, in source file wolfenstein.v" { { "Info" "ISGN_ENTITY_NAME" "1 wolfenstein " "Found entity 1: wolfenstein" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/square.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line.v 1 1 " "Found 1 design units, including 1 entities, in source file line.v" { { "Info" "ISGN_ENTITY_NAME" "1 line " "Found entity 1: line" {  } { { "line.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "grid.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START move_limiter.v(4) " "Verilog HDL Declaration information at move_limiter.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734078179170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE move_limiter.v(5) " "Verilog HDL Declaration information at move_limiter.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734078179170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file move_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_limiter " "Found entity 1: move_limiter" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_intersection.v 1 1 " "Found 1 design units, including 1 entities, in source file line_intersection.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_intersection " "Found entity 1: line_intersection" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raycast.v 1 1 " "Found 1 design units, including 1 entities, in source file raycast.v" { { "Info" "ISGN_ENTITY_NAME" "1 raycast " "Found entity 1: raycast" {  } { { "raycast.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/raycast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734078179175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078179175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "down wolfenstein.v(111) " "Verilog HDL Implicit Net warning at wolfenstein.v(111): created implicit net for \"down\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_on_segments line_intersection.v(66) " "Verilog HDL Implicit Net warning at line_intersection.v(66): created implicit net for \"is_on_segments\"" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wolfenstein " "Elaborating entity \"wolfenstein\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734078179198 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wolfenstein.v(196) " "Verilog HDL Case Statement information at wolfenstein.v(196): all case item expressions in this case statement are onehot" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734078179201 "|wolfenstein"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 wolfenstein.v(282) " "Verilog HDL assignment warning at wolfenstein.v(282): truncated value with size 32 to match size of target (31)" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179201 "|wolfenstein"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wolfenstein.v(232) " "Verilog HDL Case Statement information at wolfenstein.v(232): all case item expressions in this case statement are onehot" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734078179201 "|wolfenstein"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 wolfenstein.v(41) " "Output port \"HEX0\" at wolfenstein.v(41) has no driver" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734078179406 "|wolfenstein"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 wolfenstein.v(42) " "Output port \"HEX1\" at wolfenstein.v(42) has no driver" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734078179406 "|wolfenstein"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 wolfenstein.v(43) " "Output port \"HEX2\" at wolfenstein.v(43) has no driver" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734078179406 "|wolfenstein"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 wolfenstein.v(44) " "Output port \"HEX3\" at wolfenstein.v(44) has no driver" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734078179406 "|wolfenstein"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_limiter move_limiter:limiter " "Elaborating entity \"move_limiter\" for hierarchy \"move_limiter:limiter\"" {  } { { "wolfenstein.v" "limiter" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square move_limiter:limiter\|square:square_j_loop\[0\].square_i_loop\[0\].square_x_y " "Elaborating entity \"square\" for hierarchy \"move_limiter:limiter\|square:square_j_loop\[0\].square_i_loop\[0\].square_x_y\"" {  } { { "move_limiter.v" "square_j_loop\[0\].square_i_loop\[0\].square_x_y" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid grid:main_grid " "Elaborating entity \"grid\" for hierarchy \"grid:main_grid\"" {  } { { "wolfenstein.v" "main_grid" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line grid:main_grid\|line:line_j_loop\[0\].line_hor " "Elaborating entity \"line\" for hierarchy \"grid:main_grid\|line:line_j_loop\[0\].line_hor\"" {  } { { "grid.v" "line_j_loop\[0\].line_hor" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/grid.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_intersection line_intersection:test_inters " "Elaborating entity \"line_intersection\" for hierarchy \"line_intersection:test_inters\"" {  } { { "wolfenstein.v" "test_inters" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_on_segments line_intersection.v(66) " "Verilog HDL or VHDL warning at line_intersection.v(66): object \"is_on_segments\" assigned a value but never read" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 line_intersection.v(85) " "Verilog HDL assignment warning at line_intersection.v(85): truncated value with size 32 to match size of target (16)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 line_intersection.v(89) " "Verilog HDL assignment warning at line_intersection.v(89): truncated value with size 32 to match size of target (16)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 line_intersection.v(94) " "Verilog HDL assignment warning at line_intersection.v(94): truncated value with size 16 to match size of target (10)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 line_intersection.v(98) " "Verilog HDL assignment warning at line_intersection.v(98): truncated value with size 16 to match size of target (10)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 line_intersection.v(103) " "Verilog HDL assignment warning at line_intersection.v(103): truncated value with size 16 to match size of target (10)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 line_intersection.v(107) " "Verilog HDL assignment warning at line_intersection.v(107): truncated value with size 16 to match size of target (10)" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "are_intersecting line_intersection.v(10) " "Output port \"are_intersecting\" at line_intersection.v(10) has no driver" {  } { { "line_intersection.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/line_intersection.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 "|wolfenstein|line_intersection:test_inters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raycast raycast:three_dim_view " "Elaborating entity \"raycast\" for hierarchy \"raycast:three_dim_view\"" {  } { { "wolfenstein.v" "three_dim_view" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga_inst " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga_inst\"" {  } { { "wolfenstein.v" "vga_inst" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078179873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "786 " "786 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734078192880 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[9\] move_limiter:limiter\|moved_x\[9\]~_emulated move_limiter:limiter\|moved_x\[9\]~1 " "Register \"move_limiter:limiter\|moved_x\[9\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[9\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[9\]~1\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[8\] move_limiter:limiter\|moved_x\[8\]~_emulated move_limiter:limiter\|moved_x\[8\]~5 " "Register \"move_limiter:limiter\|moved_x\[8\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[8\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[8\]~5\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[7\] move_limiter:limiter\|moved_x\[7\]~_emulated move_limiter:limiter\|moved_x\[7\]~9 " "Register \"move_limiter:limiter\|moved_x\[7\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[7\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[7\]~9\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[6\] move_limiter:limiter\|moved_x\[6\]~_emulated move_limiter:limiter\|moved_x\[6\]~13 " "Register \"move_limiter:limiter\|moved_x\[6\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[6\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[6\]~13\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[5\] move_limiter:limiter\|moved_x\[5\]~_emulated move_limiter:limiter\|moved_x\[5\]~17 " "Register \"move_limiter:limiter\|moved_x\[5\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[5\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[5\]~17\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[4\] move_limiter:limiter\|moved_x\[4\]~_emulated move_limiter:limiter\|moved_x\[4\]~21 " "Register \"move_limiter:limiter\|moved_x\[4\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[4\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[4\]~21\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[3\] move_limiter:limiter\|moved_x\[3\]~_emulated move_limiter:limiter\|moved_x\[3\]~25 " "Register \"move_limiter:limiter\|moved_x\[3\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[3\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[3\]~25\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_x\[2\] move_limiter:limiter\|moved_x\[2\]~_emulated move_limiter:limiter\|moved_x\[2\]~29 " "Register \"move_limiter:limiter\|moved_x\[2\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_x\[2\]~_emulated\" and latch \"move_limiter:limiter\|moved_x\[2\]~29\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[9\] move_limiter:limiter\|moved_y\[9\]~_emulated move_limiter:limiter\|moved_y\[9\]~1 " "Register \"move_limiter:limiter\|moved_y\[9\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[9\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[9\]~1\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[8\] move_limiter:limiter\|moved_y\[8\]~_emulated move_limiter:limiter\|moved_y\[8\]~5 " "Register \"move_limiter:limiter\|moved_y\[8\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[8\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[8\]~5\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[7\] move_limiter:limiter\|moved_y\[7\]~_emulated move_limiter:limiter\|moved_y\[7\]~9 " "Register \"move_limiter:limiter\|moved_y\[7\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[7\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[7\]~9\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[6\] move_limiter:limiter\|moved_y\[6\]~_emulated move_limiter:limiter\|moved_y\[6\]~13 " "Register \"move_limiter:limiter\|moved_y\[6\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[6\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[6\]~13\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[5\] move_limiter:limiter\|moved_y\[5\]~_emulated move_limiter:limiter\|moved_y\[5\]~17 " "Register \"move_limiter:limiter\|moved_y\[5\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[5\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[5\]~17\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[4\] move_limiter:limiter\|moved_y\[4\]~_emulated move_limiter:limiter\|moved_y\[4\]~21 " "Register \"move_limiter:limiter\|moved_y\[4\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[4\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[4\]~21\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[3\] move_limiter:limiter\|moved_y\[3\]~_emulated move_limiter:limiter\|moved_y\[3\]~25 " "Register \"move_limiter:limiter\|moved_y\[3\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[3\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[3\]~25\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_limiter:limiter\|moved_y\[2\] move_limiter:limiter\|moved_y\[2\]~_emulated move_limiter:limiter\|moved_y\[2\]~29 " "Register \"move_limiter:limiter\|moved_y\[2\]\" is converted into an equivalent circuit using register \"move_limiter:limiter\|moved_y\[2\]~_emulated\" and latch \"move_limiter:limiter\|moved_y\[2\]~29\"" {  } { { "move_limiter.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/move_limiter.v" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734078192896 "|wolfenstein|move_limiter:limiter|moved_y[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1734078192896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734078194692 "|wolfenstein|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734078194692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734078194770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734078197123 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SAMPLE_PROJECT 168 " "Ignored 168 assignments for entity \"SAMPLE_PROJECT\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity SAMPLE_PROJECT " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity SAMPLE_PROJECT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1734078197151 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1734078197151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/output_files/wolfenstein.map.smsg " "Generated suppressed messages file C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/output_files/wolfenstein.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078197178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734078197425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734078197425 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "wolfenstein.v" "" { Text "C:/Users/Caleb/Documents/ECE 287/Final Project/ece287-final-project/verilog/wolfenstein.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734078197537 "|wolfenstein|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734078197537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1754 " "Implemented 1754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734078197542 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734078197542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1644 " "Implemented 1644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734078197542 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1734078197542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734078197542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 247 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734078197622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:23:17 2024 " "Processing ended: Fri Dec 13 03:23:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734078197622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734078197622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734078197622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734078197622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734078198778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734078198778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:23:18 2024 " "Processing started: Fri Dec 13 03:23:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734078198778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734078198778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wolfenstein -c wolfenstein " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wolfenstein -c wolfenstein" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734078198778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734078198835 ""}
{ "Info" "0" "" "Project  = wolfenstein" {  } {  } 0 0 "Project  = wolfenstein" 0 0 "Fitter" 0 0 1734078198835 ""}
{ "Info" "0" "" "Revision = wolfenstein" {  } {  } 0 0 "Revision = wolfenstein" 0 0 "Fitter" 0 0 1734078198835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734078198948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734078198949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wolfenstein 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"wolfenstein\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734078198960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734078198983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734078198983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734078199272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734078199288 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734078199376 ""}
