
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.60000000000000000000;
2.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  483459.0      1.75   16987.8  114980.5                          
    0:01:32  483459.0      1.75   16987.8  114980.5                          
    0:01:32  484060.7      1.75   16987.8  114561.0                          
    0:01:32  484654.4      1.75   16987.8  114141.5                          
    0:01:33  485248.1      1.75   16987.8  113722.0                          
    0:01:33  485841.8      1.75   16987.7  113302.5                          
    0:01:33  486435.5      1.75   16987.7  112883.0                          
    0:01:34  487029.2      1.75   16987.7  112463.5                          
    0:01:34  487622.9      1.75   16987.7  112044.0                          
    0:01:34  488216.7      1.75   16987.7  111624.5                          
    0:01:35  488810.4      1.75   16987.6  111205.0                          
    0:01:35  489404.1      1.75   16987.6  110785.5                          
    0:01:36  490215.7      1.75   14041.0   92172.9                          
    0:01:37  491041.3      1.75   10843.0   72298.4                          
    0:01:38  491830.5      1.75    7891.9   53636.1                          
    0:01:40  492654.1      1.75    4696.4   33953.8                          
    0:01:41  493455.8      1.75    1743.7   14884.7                          
    0:02:39  509320.8      1.30     961.4     547.3                          
    0:02:40  509269.8      1.30     961.4     547.3                          
    0:02:40  509269.8      1.30     961.4     547.3                          
    0:02:42  509270.3      1.30     961.4     547.3                          
    0:02:44  509270.3      1.30     961.4     547.3                          
    0:03:21  445040.1      1.38     937.6     523.1                          
    0:03:26  444998.6      1.31     913.5     523.1                          
    0:03:31  445006.0      1.30     911.2     515.8                          
    0:03:33  445007.4      1.30     907.7     506.1                          
    0:03:47  445011.1      1.30     905.2     493.9                          
    0:03:49  445015.1      1.30     902.5     486.6                          
    0:03:52  445019.6      1.30     900.0     479.3                          
    0:03:54  445019.6      1.30     898.8     474.5                          
    0:03:56  445024.9      1.30     898.1     469.6                          
    0:03:59  445024.6      1.30     897.0     467.2                          
    0:04:00  445026.8      1.30     896.5     467.2                          
    0:04:01  445026.5      1.30     896.5     467.2                          
    0:04:01  445026.5      1.30     896.5     467.2                          
    0:04:03  445062.9      1.30     895.8     389.3                          
    0:04:04  445120.4      1.30     895.8     311.4                          
    0:04:06  445140.4      1.30     895.8     233.6                          
    0:04:07  445165.4      1.30     895.8     155.7                          
    0:04:08  445195.1      1.30     895.8      77.9                          
    0:04:10  445217.5      1.30     895.8       2.4                          
    0:04:11  445219.1      1.30     895.8       0.0                          
    0:04:11  445219.1      1.30     895.8       0.0                          
    0:04:11  445219.1      1.30     895.8       0.0                          
    0:04:11  445219.1      1.30     895.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:12  445219.1      1.30     895.8       0.0                          
    0:04:12  445251.8      1.26     893.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445281.1      1.26     890.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445315.9      1.25     886.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:12  445342.8      1.25     884.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445367.8      1.24     882.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445388.3      1.24     881.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445402.1      1.24     879.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445419.7      1.24     878.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445461.1      1.23     875.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445485.4      1.23     874.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445497.1      1.22     873.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:13  445542.8      1.22     869.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  445607.4      1.22     861.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  445670.5      1.22     855.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  445735.1      1.22     848.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  445798.2      1.22     841.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  445862.8      1.22     834.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  445919.7      1.22     828.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:14  445935.7      1.21     827.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:14  445958.6      1.21     826.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:14  445979.1      1.21     825.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446005.9      1.21     823.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446019.5      1.21     822.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446044.0      1.21     821.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446069.2      1.20     819.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446074.8      1.20     819.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446090.0      1.20     818.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446108.9      1.19     817.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446134.9      1.19     815.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446136.0      1.19     815.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446154.3      1.19     814.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446169.2      1.19     813.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446191.6      1.19     812.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446216.3      1.19     811.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446236.5      1.19     810.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:15  446272.2      1.19     807.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446305.2      1.19     803.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446338.2      1.19     800.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446371.1      1.19     796.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  446404.1      1.19     793.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  446437.1      1.19     790.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  446470.1      1.19     786.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  446503.1      1.18     783.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  446514.8      1.18     781.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446522.0      1.18     781.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446540.0      1.18     780.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446557.6      1.18     779.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446570.4      1.18     779.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446584.2      1.17     778.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446608.9      1.17     777.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446629.4      1.17     776.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446651.8      1.17     775.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446670.4      1.16     774.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446689.5      1.16     773.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446705.5      1.16     773.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446715.1      1.16     772.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446724.4      1.15     771.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446732.1      1.15     770.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446735.6      1.15     770.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446745.4      1.15     769.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446756.0      1.15     769.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446780.5      1.14     768.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446800.5      1.14     767.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446817.2      1.14     766.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446832.4      1.14     765.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446845.9      1.13     764.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446847.5      1.13     764.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446851.0      1.13     764.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446855.8      1.13     764.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:18  446878.1      1.13     762.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  446914.3      1.13     759.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  446950.5      1.13     755.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  446986.7      1.13     752.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447006.9      1.13     751.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447018.8      1.13     750.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447031.6      1.13     750.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447048.1      1.12     748.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447065.1      1.12     747.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447087.2      1.12     747.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447098.9      1.12     746.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447111.7      1.11     745.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447122.1      1.11     745.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447136.9      1.11     744.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447156.4      1.11     743.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:20  447163.0      1.11     742.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447190.1      1.11     741.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447190.9      1.11     741.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447199.7      1.11     741.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447212.8      1.10     740.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447223.7      1.10     739.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447226.6      1.10     739.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447235.6      1.10     739.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447243.1      1.10     738.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447248.7      1.10     738.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447260.9      1.10     738.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447277.1      1.10     737.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447294.7      1.10     736.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447305.6      1.09     736.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447319.4      1.09     735.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447335.9      1.09     734.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447337.2      1.09     734.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447364.1      1.09     733.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447375.6      1.09     733.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447389.9      1.09     732.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447406.7      1.09     731.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447418.9      1.09     731.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447435.7      1.09     730.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447452.7      1.09     729.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447473.2      1.09     729.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447502.2      1.09     727.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447539.9      1.09     725.5      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447577.7      1.09     723.7     121.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447615.5      1.09     721.9     169.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447642.9      1.09     721.3     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447659.4      1.08     720.3     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447668.2      1.08     719.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447666.3      1.08     719.7     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:23  447673.5      1.08     719.2     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447695.8      1.08     717.2     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  447753.3      1.08     711.9     193.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  447793.4      1.08     708.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447794.5      1.08     708.3     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447802.2      1.08     707.8     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447823.2      1.08     705.9     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  447848.8      1.08     703.3     193.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  447860.7      1.08     702.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447876.2      1.08     701.8     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447886.0      1.08     701.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447886.5      1.07     701.1     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:23  447892.7      1.07     700.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447899.0      1.07     700.3     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447912.6      1.07     699.7     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447920.3      1.06     699.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447925.6      1.06     698.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447932.6      1.06     698.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447946.4      1.06     698.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447959.7      1.06     697.6     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:24  447959.4      1.06     697.4     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447983.6      1.05     696.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:24  447996.9      1.05     696.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448019.0      1.05     695.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448036.8      1.05     694.9     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448061.3      1.05     694.0     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448072.5      1.05     693.5     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:04:25  448108.9      1.05     691.5     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448140.3      1.05     690.4     266.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448170.1      1.05     689.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448183.1      1.05     688.4     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448186.6      1.05     688.1     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448200.9      1.05     686.9     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448223.8      1.05     685.2     290.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448232.9      1.04     684.4     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448280.7      1.04     680.8     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448308.1      1.04     679.5     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448330.0      1.04     678.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448342.2      1.04     678.2     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448345.1      1.04     678.0     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448357.1      1.04     677.5     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448357.4      1.04     677.5     290.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448360.0      1.04     677.1     290.6 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448381.8      1.04     675.9     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448403.6      1.04     674.4     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448409.0      1.04     674.0     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448427.3      1.04     673.2     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448443.5      1.03     671.8     290.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448470.4      1.03     670.5     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448497.0      1.03     669.8     363.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448519.1      1.03     669.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448524.1      1.03     668.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448530.5      1.03     668.6     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448550.2      1.03     667.3     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448578.9      1.03     664.9     387.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448598.1      1.02     663.4     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448598.1      1.02     663.4     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448598.1      1.02     663.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448609.0      1.02     663.0     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448615.4      1.02     662.7     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448615.9      1.02     662.5     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448622.0      1.02     662.2     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448636.1      1.02     661.6     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448646.0      1.02     661.0     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448651.0      1.02     660.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448651.0      1.02     660.6     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448666.4      1.02     660.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448666.4      1.02     660.0     387.5 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448666.4      1.02     659.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448697.0      1.01     658.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:28  448700.5      1.01     658.7     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448702.4      1.01     658.6     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448719.9      1.01     658.1     387.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  448734.0      1.01     657.5     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448747.0      1.01     656.6     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  448758.0      1.01     656.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:29  448769.7      1.00     655.4     387.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  448784.3      1.00     654.5     387.5 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448802.9      1.00     653.4     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448814.9      1.00     652.7     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:29  448830.3      1.00     652.2     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:30  448834.3      1.00     652.0     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:30  448845.5      1.00     651.3     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  448862.0      0.99     650.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:30  448873.4      0.99     650.3     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:30  448886.2      0.99     650.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:30  448890.7      0.99     649.6     387.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  448902.4      0.99     648.8     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  448915.4      0.99     648.2     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:30  448925.3      0.99     647.6     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  448934.6      0.99     647.2     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  448941.5      0.99     646.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:31  448954.3      0.99     645.4     387.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  448964.9      0.99     644.7     387.5 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:31  448971.0      0.99     644.3     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  448978.2      0.98     643.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:31  448988.0      0.98     643.1     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449001.3      0.98     642.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449008.5      0.98     642.5     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449024.8      0.98     641.5     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449034.3      0.98     641.1     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449035.9      0.98     640.9     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449035.9      0.98     640.9     387.5                          
    0:04:35  448871.0      0.98     640.9     387.5                          
    0:04:35  448872.6      0.98     640.8     387.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:35  448872.6      0.98     640.8     387.5                          
    0:04:36  448897.6      0.98     639.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  448914.1      0.98     638.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  448933.2      0.98     637.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448964.4      0.98     635.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  448991.8      0.98     633.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449012.0      0.98     632.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  449015.7      0.98     632.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449027.1      0.98     632.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:36  449037.5      0.98     631.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449050.8      0.98     631.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:36  449062.5      0.98     630.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449076.1      0.98     630.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:37  449078.0      0.98     629.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449081.9      0.98     629.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449095.2      0.98     629.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449095.8      0.98     628.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449095.8      0.98     628.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449095.8      0.98     628.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449113.3      0.98     628.2      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449128.0      0.98     627.1      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449144.2      0.98     626.6      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449171.3      0.98     623.9      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  449175.0      0.98     623.7      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449186.2      0.98     623.3      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:37  449200.3      0.98     622.4      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449200.3      0.97     622.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449213.9      0.97     621.9      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449213.9      0.97     621.8      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:04:38  449236.8      0.97     620.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449261.0      0.97     618.3      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449263.4      0.97     618.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449285.4      0.97     616.7      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449297.7      0.97     616.2      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449332.2      0.97     613.3      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449376.4      0.97     611.1      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449408.1      0.97     608.6      96.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449420.8      0.97     607.5      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:38  449426.4      0.97     606.8      96.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:39  449441.0      0.97     606.2      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449445.8      0.97     605.7      96.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  449456.7      0.97     604.5      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449459.7      0.97     604.2      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:39  449462.3      0.97     604.2      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449470.0      0.97     603.7      96.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:39  449507.5      0.97     600.5      96.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  449518.7      0.97     599.6      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449537.6      0.97     599.0      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:39  449543.2      0.97     598.8      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449544.2      0.97     598.8      96.9 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:39  449553.3      0.96     598.3      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449553.8      0.96     598.3      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449552.5      0.96     598.1      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449553.3      0.96     598.1      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449562.3      0.96     597.8      96.9 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449565.5      0.96     597.7      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449565.5      0.96     597.6      96.9 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449580.7      0.96     597.1      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449598.8      0.96     596.3      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:40  449601.2      0.96     596.2      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449610.2      0.96     595.9      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:40  449628.6      0.96     595.3      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:41  449645.1      0.96     594.8      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449648.0      0.96     594.6      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449654.4      0.95     594.4      96.9 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:41  449657.3      0.95     594.3      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449659.2      0.95     594.2      96.9 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:41  449675.9      0.95     593.6      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449680.7      0.95     593.6      96.9 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449685.0      0.95     593.4      96.9 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:41  449695.3      0.95     593.0      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449696.9      0.95     592.9      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449706.2      0.95     592.7      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449720.1      0.95     592.3      96.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:42  449723.8      0.95     592.1      96.9 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:42  449723.8      0.95     592.1      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449733.9      0.94     591.7      96.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:42  449747.7      0.94     590.5      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449769.0      0.94     588.4      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449769.6      0.94     588.3      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449774.9      0.94     588.0      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449791.9      0.94     586.9      96.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449813.7      0.94     586.1     121.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449814.5      0.94     586.1     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449842.2      0.94     585.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449856.3      0.94     584.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:44  449861.6      0.94     584.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449881.8      0.94     583.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:44  449893.8      0.94     583.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449904.4      0.94     583.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:44  449904.4      0.94     583.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449904.4      0.94     582.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449920.4      0.94     581.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449920.1      0.94     581.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:44  449933.7      0.94     581.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449947.0      0.94     580.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449961.9      0.94     579.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449970.1      0.94     578.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450005.5      0.94     576.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450017.7      0.94     575.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450019.6      0.94     575.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450034.8      0.93     574.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450047.5      0.93     573.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450059.5      0.93     573.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450067.2      0.93     572.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450068.5      0.93     572.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450089.3      0.93     571.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450092.5      0.93     571.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450102.8      0.93     570.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450112.2      0.93     570.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450112.2      0.93     569.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450112.2      0.93     569.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450122.8      0.93     569.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450136.1      0.93     568.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450144.6      0.93     568.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450165.6      0.93     566.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450178.1      0.93     565.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450193.3      0.92     564.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450193.8      0.92     564.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450198.1      0.92     563.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450199.4      0.92     563.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450202.3      0.92     563.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450202.3      0.92     563.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450231.1      0.92     561.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450249.1      0.92     560.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450268.8      0.92     558.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450269.1      0.92     558.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450269.1      0.92     558.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450267.0      0.92     558.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450271.5      0.92     558.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450289.3      0.92     557.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450301.6      0.92     556.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450321.5      0.92     555.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450321.5      0.92     555.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450352.6      0.92     553.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450372.0      0.92     552.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450372.0      0.92     552.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450374.2      0.92     551.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450379.8      0.92     551.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450381.9      0.92     551.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450383.2      0.92     551.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450398.1      0.92     550.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450398.9      0.91     550.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450399.4      0.91     550.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450402.1      0.91     550.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450402.1      0.91     550.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450415.4      0.91     549.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450429.8      0.91     549.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450429.8      0.91     548.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450438.5      0.91     548.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450450.2      0.91     548.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450453.2      0.91     548.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450464.3      0.91     547.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450467.8      0.91     547.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450469.4      0.91     547.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450471.0      0.91     546.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450481.4      0.91     546.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450485.4      0.91     546.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450494.1      0.91     545.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450513.0      0.91     544.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450533.8      0.91     543.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450539.9      0.91     543.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450539.9      0.90     543.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450540.7      0.90     543.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450546.8      0.90     543.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450547.3      0.90     542.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450548.1      0.90     542.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450548.4      0.90     542.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450549.5      0.90     542.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450563.6      0.90     541.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450573.4      0.90     541.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450574.5      0.90     541.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450584.3      0.90     540.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450589.1      0.90     540.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450589.1      0.90     540.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450596.3      0.90     539.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450596.3      0.90     539.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450614.9      0.90     539.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450630.1      0.90     537.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450630.1      0.90     537.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450630.3      0.90     537.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450630.3      0.90     537.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450641.8      0.90     536.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450654.0      0.90     536.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450666.8      0.89     535.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450680.3      0.89     535.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450692.6      0.89     534.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450703.5      0.89     534.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450716.8      0.89     534.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:52  450722.1      0.89     533.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:52  450735.4      0.89     532.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450745.5      0.89     532.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450750.3      0.89     532.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450755.1      0.88     532.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450763.9      0.88     531.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450778.5      0.88     530.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450787.3      0.88     529.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450796.3      0.88     529.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450809.6      0.88     529.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450823.7      0.88     528.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450832.2      0.88     527.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450842.3      0.88     527.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450858.3      0.88     526.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450873.2      0.87     526.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450883.6      0.87     525.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:54  450897.7      0.87     525.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450909.4      0.87     524.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450916.8      0.87     524.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450927.2      0.87     523.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450937.0      0.87     523.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450940.5      0.87     523.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:54  450954.8      0.87     522.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450963.4      0.87     521.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450972.4      0.87     521.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450975.3      0.87     521.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450990.0      0.87     520.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450999.0      0.87     519.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451013.1      0.86     518.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451024.5      0.86     518.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451037.0      0.86     517.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451049.8      0.86     517.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451062.6      0.86     516.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:55  451071.9      0.86     516.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451087.8      0.86     515.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451100.6      0.86     514.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451110.7      0.86     513.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451125.1      0.86     513.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451132.5      0.86     512.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451139.2      0.86     512.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451151.7      0.86     511.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451160.7      0.86     511.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:56  451163.4      0.86     511.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56  451163.4      0.86     511.4       0.0                          
    0:04:57  451163.4      0.86     511.4       0.0                          
    0:05:09  450261.7      0.86     511.2       0.0                          
    0:05:13  450157.4      0.86     511.2       0.0                          
    0:05:18  450109.0      0.86     511.2       0.0                          
    0:05:19  450090.3      0.86     511.4       0.0                          
    0:05:19  450071.7      0.86     511.9       0.0                          
    0:05:19  450071.7      0.86     511.9       0.0                          
    0:05:21  450071.7      0.86     511.9       0.0                          
    0:05:24  449796.7      0.86     513.7       0.0                          
    0:05:24  449785.5      0.86     514.0       0.0                          
    0:05:24  449785.5      0.86     514.0       0.0                          
    0:05:24  449785.5      0.86     514.0       0.0                          
    0:05:25  449785.5      0.86     514.0       0.0                          
    0:05:25  449785.5      0.86     514.0       0.0                          
    0:05:25  449785.5      0.86     514.0       0.0                          
    0:05:25  449785.5      0.86     514.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:25  449801.7      0.86     513.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449802.3      0.86     513.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449820.4      0.86     511.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449840.3      0.86     510.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449840.8      0.86     510.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449844.6      0.86     510.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:26  449854.4      0.86     509.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:05:26  449864.5      0.86     508.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449865.0      0.86     508.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:26  449877.8      0.86     508.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449886.3      0.86     507.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449888.7      0.86     506.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449888.7      0.86     506.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449891.6      0.86     506.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:26  449907.1      0.86     505.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:26  449919.3      0.86     504.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:27  449936.6      0.85     503.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:27  449945.9      0.85     502.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  449946.2      0.85     502.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  449957.1      0.85     501.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  449957.9      0.85     501.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:27  449964.5      0.85     501.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:27  449964.5      0.85     501.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:27  449976.0      0.85     500.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  449976.5      0.85     499.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:27  449978.1      0.85     499.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  449980.2      0.85     499.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:28  449983.7      0.85     499.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450002.0      0.85     498.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450008.7      0.85     497.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450008.4      0.85     497.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450009.5      0.85     497.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450011.1      0.85     497.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450011.9      0.85     497.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450011.9      0.85     497.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450012.1      0.85     497.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450012.4      0.85     497.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:28  450014.5      0.85     497.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:29  450022.3      0.85     497.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:29  450035.8      0.85     496.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:29  450043.3      0.85     495.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450050.4      0.85     495.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450052.6      0.85     495.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:29  450054.2      0.85     495.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:29  450054.2      0.85     495.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450059.5      0.85     494.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:29  450059.8      0.85     494.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:30  450062.2      0.85     494.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:30  450062.2      0.85     494.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:30  450072.8      0.85     493.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450073.9      0.85     493.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:30  450073.9      0.85     493.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:30  450080.8      0.85     493.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450083.2      0.85     492.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450105.8      0.85     491.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  450106.3      0.85     491.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450106.6      0.85     491.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450106.6      0.85     491.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450115.4      0.85     490.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450121.2      0.85     490.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:31  450128.7      0.85     490.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  450128.9      0.85     489.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450128.9      0.85     489.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450142.7      0.85     488.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  450154.7      0.85     487.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450155.5      0.85     487.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450168.3      0.85     486.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450168.3      0.85     486.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450184.0      0.85     485.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450184.2      0.85     485.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450186.6      0.85     485.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450192.5      0.85     485.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450192.2      0.85     485.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450194.1      0.85     485.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450197.8      0.85     484.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450198.1      0.85     484.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450202.1      0.85     484.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450202.6      0.85     484.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:33  450205.3      0.85     484.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450205.3      0.85     484.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:33  450209.2      0.85     484.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:33  450209.2      0.85     484.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450217.0      0.84     484.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450222.5      0.84     483.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450222.5      0.84     483.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:33  450222.8      0.84     483.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:34  450230.8      0.84     483.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450230.8      0.84     483.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450238.0      0.84     482.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  450238.0      0.84     482.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:34  450238.0      0.84     482.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  450238.8      0.84     482.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:34  450248.4      0.84     482.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:35  450249.1      0.84     482.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450249.1      0.84     482.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:35  450250.7      0.84     482.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450257.1      0.84     481.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  450258.2      0.84     481.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  450258.2      0.84     481.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:35  450259.0      0.84     481.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:36  450262.7      0.84     481.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:36  450262.7      0.84     481.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  450262.7      0.84     481.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:37  450256.3      0.84     481.2       0.0                          
    0:05:38  450143.8      0.84     481.2       0.0                          
    0:05:38  450072.8      0.84     481.2       0.0                          
    0:05:51  449961.3      0.84     481.2       0.0                          
    0:05:52  449848.3      0.84     481.2       0.0                          
    0:05:53  449738.2      0.84     481.2       0.0                          
    0:05:53  449626.4      0.84     481.2       0.0                          
    0:05:54  449514.7      0.84     481.2       0.0                          
    0:05:55  449404.6      0.84     481.2       0.0                          
    0:05:55  449292.9      0.84     481.2       0.0                          
    0:05:56  449182.8      0.84     481.2       0.0                          
    0:05:57  449071.0      0.84     481.2       0.0                          
    0:05:57  448960.9      0.84     481.2       0.0                          
    0:05:58  448849.2      0.84     481.2       0.0                          
    0:05:58  448738.3      0.84     481.2       0.0                          
    0:05:59  448627.3      0.84     481.2       0.0                          
    0:06:00  448516.4      0.84     481.2       0.0                          
    0:06:00  448405.5      0.84     481.2       0.0                          
    0:06:01  448293.0      0.84     481.2       0.0                          
    0:06:01  448182.1      0.84     481.2       0.0                          
    0:06:02  448071.1      0.84     481.2       0.0                          
    0:06:03  447960.2      0.84     481.2       0.0                          
    0:06:03  447849.3      0.84     481.2       0.0                          
    0:06:04  447735.2      0.84     481.2       0.0                          
    0:06:04  447597.9      0.84     481.2       0.0                          
    0:06:05  447469.4      0.84     481.2       0.0                          
    0:06:05  447332.2      0.84     481.2       0.0                          
    0:06:06  447201.3      0.84     481.2       0.0                          
    0:06:06  447059.3      0.84     481.2       0.0                          
    0:06:07  446928.4      0.84     481.2       0.0                          
    0:06:07  446786.4      0.84     481.2       0.0                          
    0:06:08  446655.5      0.84     481.2       0.0                          
    0:06:09  446513.4      0.84     481.2       0.0                          
    0:06:09  446382.6      0.84     481.2       0.0                          
    0:06:10  446240.5      0.84     481.2       0.0                          
    0:06:10  446109.7      0.84     481.2       0.0                          
    0:06:11  445967.6      0.84     481.2       0.0                          
    0:06:11  445836.7      0.84     481.2       0.0                          
    0:06:12  445694.7      0.84     481.2       0.0                          
    0:06:13  445563.8      0.84     481.2       0.0                          
    0:06:13  445421.8      0.84     481.2       0.0                          
    0:06:14  445290.9      0.84     481.2       0.0                          
    0:06:14  445148.9      0.84     481.2       0.0                          
    0:06:15  445018.0      0.84     481.2       0.0                          
    0:06:15  444875.9      0.84     481.2       0.0                          
    0:06:16  444741.1      0.84     481.2       0.0                          
    0:06:16  444599.8      0.84     481.2       0.0                          
    0:06:17  444462.6      0.84     481.2       0.0                          
    0:06:18  444326.1      0.84     481.2       0.0                          
    0:06:18  444188.1      0.84     481.2       0.0                          
    0:06:19  444050.0      0.84     481.2       0.0                          
    0:06:19  443915.2      0.84     481.2       0.0                          
    0:06:20  443779.5      0.84     481.2       0.0                          
    0:06:20  443641.4      0.84     481.2       0.0                          
    0:06:21  443506.6      0.84     481.2       0.0                          
    0:06:22  443362.9      0.84     481.2       0.0                          
    0:06:22  443232.9      0.84     481.2       0.0                          
    0:06:23  443089.2      0.84     481.2       0.0                          
    0:06:23  442960.0      0.84     481.2       0.0                          
    0:06:24  442816.3      0.84     481.2       0.0                          
    0:06:25  442685.4      0.84     481.2       0.0                          
    0:06:25  442544.2      0.84     481.2       0.0                          
    0:06:26  442406.9      0.84     481.2       0.0                          
    0:06:26  442270.5      0.84     481.2       0.0                          
    0:06:27  442132.4      0.84     481.2       0.0                          
    0:06:28  441994.4      0.84     481.2       0.0                          
    0:06:28  441976.0      0.84     481.1       0.0                          
    0:06:28  441950.7      0.84     480.9       0.0                          
    0:06:28  441936.1      0.84     480.9       0.0                          
    0:06:28  441924.4      0.84     480.8       0.0                          
    0:06:28  441923.3      0.84     480.8       0.0                          
    0:06:28  441920.2      0.84     480.8       0.0                          
    0:06:28  441911.6      0.84     480.8       0.0                          
    0:06:29  441910.0      0.84     480.8       0.0                          
    0:06:29  441905.3      0.84     480.8       0.0                          
    0:06:29  441851.8      0.84     480.7       0.0                          
    0:06:31  441843.0      0.84     480.6       0.0                          
    0:06:32  441824.9      0.84     480.6       0.0                          
    0:06:34  441813.8      0.84     480.4       0.0                          
    0:06:43  441811.4      0.84     480.4       0.0                          
    0:06:46  441810.6      0.84     480.4       0.0                          
    0:06:46  441803.6      0.84     480.4       0.0                          
    0:06:46  441802.6      0.84     480.4       0.0                          
    0:06:46  441801.8      0.84     480.4       0.0                          
    0:06:49  441796.2      0.84     480.4       0.0                          
    0:06:49  441767.2      0.84     481.7       0.0                          
    0:06:49  441767.2      0.84     481.7       0.0                          
    0:06:49  441767.2      0.84     481.7       0.0                          
    0:06:50  441767.2      0.84     481.7       0.0                          
    0:06:50  441767.2      0.84     481.7       0.0                          
    0:06:50  441767.2      0.84     481.7       0.0                          
    0:06:50  441768.0      0.84     481.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441771.5      0.84     481.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:50  441774.9      0.84     481.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441779.2      0.84     481.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441785.0      0.84     480.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441797.0      0.84     479.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  441800.7      0.84     479.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441804.4      0.84     479.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441805.5      0.84     479.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441806.8      0.84     479.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:51  441819.6      0.84     479.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441820.4      0.84     479.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:51  441832.9      0.84     478.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441837.7      0.84     477.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  441850.7      0.84     476.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:51  441851.5      0.84     476.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441865.1      0.84     476.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  441868.0      0.84     476.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441870.4      0.84     475.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441871.2      0.84     475.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441870.4      0.84     475.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441871.7      0.84     475.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441874.9      0.84     475.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441875.5      0.84     475.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441877.1      0.84     475.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:52  441880.3      0.84     475.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:52  441880.3      0.83     475.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441890.9      0.83     474.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441891.7      0.83     474.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:53  441894.6      0.83     474.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:53  441896.7      0.83     474.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441913.5      0.83     474.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:53  441941.4      0.83     472.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  441946.2      0.83     472.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:53  441946.8      0.83     472.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:54  441947.3      0.83     472.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:54  441953.7      0.83     471.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441960.3      0.83     471.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441977.9      0.83     470.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  441992.0      0.83     469.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  441993.0      0.83     469.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:54  441993.0      0.83     469.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:54  441993.0      0.83     469.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:55  441993.8      0.83     469.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:55  441995.2      0.83     469.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:55  441997.8      0.83     469.5       0.0                          
    0:06:55  442003.9      0.83     469.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:55  442003.9      0.83     469.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442006.6      0.83     469.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442007.1      0.83     469.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442007.1      0.83     469.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442007.1      0.83     469.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442014.3      0.83     469.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442030.0      0.83     468.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442030.5      0.83     468.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442032.4      0.83     468.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442040.9      0.83     467.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442053.7      0.83     466.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442053.7      0.83     466.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442055.8      0.83     466.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442058.2      0.83     466.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442058.2      0.83     466.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442073.9      0.83     465.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  442085.3      0.83     464.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  442087.2      0.82     464.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442087.7      0.82     464.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442090.9      0.82     464.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442090.9      0.82     464.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442091.5      0.82     464.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442094.7      0.82     463.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442095.2      0.82     463.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:58  442094.4      0.82     463.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:58  442098.6      0.82     463.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442102.1      0.82     463.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:58  442103.4      0.82     463.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442104.8      0.82     463.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:58  442107.4      0.82     463.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:58  442109.8      0.82     463.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:58  442110.1      0.82     463.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  442110.3      0.82     463.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442110.1      0.82     463.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442110.1      0.82     463.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442110.9      0.82     463.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:59  442114.3      0.82     463.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442114.3      0.82     462.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:59  442114.9      0.82     462.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442128.2      0.82     462.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442138.0      0.82     462.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442145.2      0.82     461.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442155.6      0.82     461.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442164.1      0.81     460.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442172.1      0.81     460.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442184.3      0.81     460.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442192.8      0.81     459.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  442195.5      0.81     459.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442204.8      0.81     459.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:00  442215.4      0.81     458.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:00  442223.4      0.81     458.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442232.4      0.81     457.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442243.6      0.81     457.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442250.0      0.81     457.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442262.8      0.81     456.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442273.1      0.81     456.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442281.4      0.80     456.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:01  442290.2      0.80     455.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442293.4      0.80     455.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:07:01  442302.1      0.80     455.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442308.8      0.80     455.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442316.2      0.80     454.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  442323.1      0.80     454.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:01  442330.9      0.80     453.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442334.9      0.80     453.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442342.0      0.80     453.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442353.2      0.80     452.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442363.8      0.80     452.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442370.2      0.80     452.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442379.8      0.80     451.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442385.9      0.80     451.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:07:02  442398.2      0.80     451.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  442402.7      0.80     450.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:02  442408.5      0.80     450.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:07:02  442423.7      0.79     450.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:02  442433.8      0.79     449.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442441.5      0.79     449.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442447.6      0.79     449.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442455.1      0.79     449.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442465.7      0.79     448.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442472.4      0.79     448.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442479.3      0.79     448.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  442488.3      0.79     447.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442497.6      0.79     447.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442507.2      0.79     447.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442514.7      0.79     447.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:07:03  442524.2      0.79     446.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:03  442537.0      0.79     446.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  442540.2      0.79     445.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442553.2      0.79     445.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  442558.0      0.79     445.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442561.2      0.79     445.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  442570.8      0.79     444.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442570.8      0.79     444.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442572.4      0.79     444.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442575.3      0.79     444.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:04  442583.8      0.79     443.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:07:04  442589.9      0.79     443.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:04  442599.3      0.79     443.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:04  442603.2      0.78     443.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:04  442615.2      0.78     442.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442625.9      0.78     442.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442632.2      0.78     441.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442643.4      0.78     441.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442649.0      0.78     440.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:05  442659.6      0.78     440.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442666.0      0.78     440.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:07:05  442674.3      0.78     440.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442679.9      0.78     440.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:07:05  442692.4      0.78     439.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442699.0      0.78     439.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:05  442704.6      0.78     438.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:07:05  442709.1      0.78     438.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442715.5      0.78     438.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  442723.7      0.78     437.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442733.1      0.78     437.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:06  442738.1      0.78     437.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442747.7      0.78     436.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442761.5      0.78     436.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442764.7      0.78     436.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442770.8      0.78     436.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442776.4      0.78     435.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442785.2      0.78     435.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:06  442795.8      0.77     434.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442804.9      0.77     434.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442816.0      0.77     433.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442824.6      0.77     433.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:07:06  442833.3      0.77     433.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  442838.9      0.77     432.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:07:07  442845.3      0.77     432.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:07:07  442852.5      0.77     432.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  442857.5      0.77     431.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  442857.5      0.77     431.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442857.3      0.77     431.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442865.5      0.77     431.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:07  442875.1      0.77     430.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:07:07  442883.3      0.77     430.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:07:07  442891.3      0.77     430.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:07:07  442892.1      0.77     430.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:08  442899.8      0.77     430.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:07:08  442903.3      0.77     429.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:08  442906.8      0.77     429.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:08  442912.3      0.77     429.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:08  442916.1      0.77     429.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:11  442920.6      0.77     429.2       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1811 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:36:51 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             207981.145242
Buf/Inv area:                     7912.435937
Noncombinational area:          234939.437798
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                442920.583040
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:37:10 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 102.1674 mW   (89%)
  Net Switching Power  =  12.2866 mW   (11%)
                         ---------
Total Dynamic Power    = 114.4540 mW  (100%)

Cell Leakage Power     =   9.0948 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.6878e+04        1.1644e+03        3.9962e+06        1.0204e+05  (  82.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.2826e+03        1.1121e+04        5.0986e+06        2.1503e+04  (  17.41%)
--------------------------------------------------------------------------------------------------
Total          1.0216e+05 uW     1.2286e+04 uW     9.0948e+06 nW     1.2354e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:37:11 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/path/genblk1.add_in_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE32_LOGSIZE5_60)
                                                          0.00       0.22 f
  path/genblk1[2].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE32_60)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/in0[1] (mac_b20_g1_30)        0.00       0.22 f
  path/genblk1[2].path/path/mult_21/a[1] (mac_b20_g1_30_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/mult_21/U1124/ZN (INV_X1)     0.05       0.26 r
  path/genblk1[2].path/path/mult_21/U1066/Z (XOR2_X1)     0.07       0.33 r
  path/genblk1[2].path/path/mult_21/U1123/ZN (NAND2_X1)
                                                          0.03       0.36 f
  path/genblk1[2].path/path/mult_21/U816/Z (BUF_X1)       0.04       0.40 f
  path/genblk1[2].path/path/mult_21/U1169/ZN (OAI22_X1)
                                                          0.05       0.46 r
  path/genblk1[2].path/path/mult_21/U272/S (FA_X1)        0.12       0.58 f
  path/genblk1[2].path/path/mult_21/U98/CO (FA_X1)        0.11       0.69 f
  path/genblk1[2].path/path/mult_21/U926/ZN (NAND2_X1)
                                                          0.04       0.73 r
  path/genblk1[2].path/path/mult_21/U863/ZN (NAND3_X1)
                                                          0.04       0.77 f
  path/genblk1[2].path/path/mult_21/U1001/ZN (NAND2_X1)
                                                          0.04       0.81 r
  path/genblk1[2].path/path/mult_21/U846/ZN (NAND3_X1)
                                                          0.04       0.84 f
  path/genblk1[2].path/path/mult_21/U1075/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[2].path/path/mult_21/U819/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[2].path/path/mult_21/U1082/ZN (NAND2_X1)
                                                          0.04       0.95 r
  path/genblk1[2].path/path/mult_21/U862/ZN (NAND3_X1)
                                                          0.04       0.99 f
  path/genblk1[2].path/path/mult_21/U870/ZN (NAND2_X1)
                                                          0.04       1.02 r
  path/genblk1[2].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       1.06 f
  path/genblk1[2].path/path/mult_21/U1088/ZN (NAND2_X1)
                                                          0.04       1.10 r
  path/genblk1[2].path/path/mult_21/U1091/ZN (NAND3_X1)
                                                          0.04       1.13 f
  path/genblk1[2].path/path/mult_21/U1108/ZN (NAND2_X1)
                                                          0.04       1.17 r
  path/genblk1[2].path/path/mult_21/U944/ZN (NAND3_X1)
                                                          0.04       1.21 f
  path/genblk1[2].path/path/mult_21/U951/ZN (NAND2_X1)
                                                          0.03       1.24 r
  path/genblk1[2].path/path/mult_21/U954/ZN (NAND3_X1)
                                                          0.03       1.27 f
  path/genblk1[2].path/path/mult_21/U89/CO (FA_X1)        0.10       1.37 f
  path/genblk1[2].path/path/mult_21/U1114/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[2].path/path/mult_21/U1116/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[2].path/path/mult_21/U958/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[2].path/path/mult_21/U848/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[2].path/path/mult_21/U934/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[2].path/path/mult_21/U874/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[2].path/path/mult_21/U1119/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[2].path/path/mult_21/U813/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[2].path/path/mult_21/U883/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[2].path/path/mult_21/U844/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[2].path/path/mult_21/U911/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[2].path/path/mult_21/U914/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[2].path/path/mult_21/U1070/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[2].path/path/mult_21/U1072/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[2].path/path/mult_21/U920/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[2].path/path/mult_21/U922/ZN (NAND3_X1)
                                                          0.04       1.95 f
  path/genblk1[2].path/path/mult_21/U80/CO (FA_X1)        0.10       2.05 f
  path/genblk1[2].path/path/mult_21/U832/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[2].path/path/mult_21/U820/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[2].path/path/mult_21/U970/ZN (NAND2_X1)
                                                          0.04       2.17 r
  path/genblk1[2].path/path/mult_21/U946/ZN (NAND3_X1)
                                                          0.04       2.21 f
  path/genblk1[2].path/path/mult_21/U990/ZN (NAND2_X1)
                                                          0.04       2.24 r
  path/genblk1[2].path/path/mult_21/U992/ZN (NAND3_X1)
                                                          0.04       2.28 f
  path/genblk1[2].path/path/mult_21/U996/ZN (NAND2_X1)
                                                          0.04       2.32 r
  path/genblk1[2].path/path/mult_21/U998/ZN (NAND3_X1)
                                                          0.04       2.36 f
  path/genblk1[2].path/path/mult_21/U858/ZN (NAND2_X1)
                                                          0.03       2.40 r
  path/genblk1[2].path/path/mult_21/U860/ZN (NAND3_X1)
                                                          0.04       2.43 f
  path/genblk1[2].path/path/mult_21/U878/ZN (NAND2_X1)
                                                          0.04       2.47 r
  path/genblk1[2].path/path/mult_21/U880/ZN (NAND3_X1)
                                                          0.04       2.51 f
  path/genblk1[2].path/path/mult_21/U906/ZN (NAND2_X1)
                                                          0.03       2.54 r
  path/genblk1[2].path/path/mult_21/U837/ZN (NAND3_X1)
                                                          0.04       2.58 f
  path/genblk1[2].path/path/mult_21/U941/ZN (NAND2_X1)
                                                          0.04       2.62 r
  path/genblk1[2].path/path/mult_21/U864/ZN (NAND3_X1)
                                                          0.04       2.66 f
  path/genblk1[2].path/path/mult_21/U1093/ZN (NAND2_X1)
                                                          0.04       2.70 r
  path/genblk1[2].path/path/mult_21/U1095/ZN (NAND3_X1)
                                                          0.04       2.74 f
  path/genblk1[2].path/path/mult_21/U1098/ZN (NAND2_X1)
                                                          0.04       2.78 r
  path/genblk1[2].path/path/mult_21/U1100/ZN (NAND3_X1)
                                                          0.04       2.82 f
  path/genblk1[2].path/path/mult_21/U1103/ZN (NAND2_X1)
                                                          0.04       2.86 r
  path/genblk1[2].path/path/mult_21/U838/ZN (NAND3_X1)
                                                          0.04       2.90 f
  path/genblk1[2].path/path/mult_21/U851/ZN (NAND2_X1)
                                                          0.04       2.94 r
  path/genblk1[2].path/path/mult_21/U854/ZN (NAND3_X1)
                                                          0.04       2.98 f
  path/genblk1[2].path/path/mult_21/U964/ZN (NAND2_X1)
                                                          0.03       3.01 r
  path/genblk1[2].path/path/mult_21/U966/ZN (NAND3_X1)
                                                          0.04       3.05 f
  path/genblk1[2].path/path/mult_21/U979/ZN (NAND2_X1)
                                                          0.04       3.09 r
  path/genblk1[2].path/path/mult_21/U980/ZN (NAND3_X1)
                                                          0.04       3.13 f
  path/genblk1[2].path/path/mult_21/U985/ZN (NAND2_X1)
                                                          0.03       3.16 r
  path/genblk1[2].path/path/mult_21/U986/ZN (NAND3_X1)
                                                          0.04       3.20 f
  path/genblk1[2].path/path/mult_21/U64/S (FA_X1)         0.13       3.33 r
  path/genblk1[2].path/path/mult_21/product[38] (mac_b20_g1_30_DW_mult_tc_0)
                                                          0.00       3.33 r
  path/genblk1[2].path/path/genblk1.add_in_reg[38]/D (DFF_X1)
                                                          0.01       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  path/genblk1[2].path/path/genblk1.add_in_reg[38]/CK (DFF_X1)
                                                          0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
