

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  0.530 us|  0.530 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |      103|      103|         5|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul1"   --->   Operation 9 'read' 'phi_mul1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 10 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %j_1, i7 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 13 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %j_1, i7 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 14 'add' 'add_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.i8.split, void %for.end.i.exitStub" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 15 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %j_1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 16 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "%add_ln17 = add i14 %zext_ln16, i14 %phi_mul1_read" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 17 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln16, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 18 'store' 'store_ln13' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i14 %add_ln17" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 19 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 20 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 21 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 22 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 23 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 24 'getelementptr' 'gold_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%gold_load = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 25 'load' 'gold_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 26 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 27 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%gold_load = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 28 'load' 'gold_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%xor_ln19 = xor i1 %w_load, i1 %in_load" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 29 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%shl_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln19, i1 0" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 30 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%zext_ln19 = zext i2 %shl_ln1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 31 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln19 = add i32 %gold_load, i32 %zext_ln19" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 32 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 33 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 35 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %add_ln19, i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 36 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.i8" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000]
phi_mul1_read          (read             ) [ 000000]
store_ln13             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
j_1                    (load             ) [ 000000]
icmp_ln16              (icmp             ) [ 011110]
add_ln16               (add              ) [ 000000]
br_ln16                (br               ) [ 000000]
zext_ln16              (zext             ) [ 000000]
add_ln17               (add              ) [ 011000]
store_ln13             (store            ) [ 000000]
zext_ln18              (zext             ) [ 000000]
in_addr                (getelementptr    ) [ 010100]
w_addr                 (getelementptr    ) [ 010100]
gold_addr              (getelementptr    ) [ 010111]
in_load                (load             ) [ 010010]
w_load                 (load             ) [ 010010]
gold_load              (load             ) [ 010010]
xor_ln19               (xor              ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 000000]
zext_ln19              (zext             ) [ 000000]
add_ln19               (add              ) [ 010001]
specpipeline_ln13      (specpipeline     ) [ 000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000]
specloopname_ln16      (specloopname     ) [ 000000]
store_ln19             (store            ) [ 000000]
br_ln16                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="phi_mul1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="14" slack="0"/>
<pin id="46" dir="0" index="1" bw="14" slack="0"/>
<pin id="47" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="14" slack="0"/>
<pin id="54" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="14" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="w_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="14" slack="0"/>
<pin id="67" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="gold_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="3"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gold_load/2 store_ln19/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln13_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln16_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln16_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln16_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln17_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="14" slack="0"/>
<pin id="120" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln13_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln18_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln19_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="1" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln19_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="j_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln16_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="3"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="166" class="1005" name="add_ln17_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="1"/>
<pin id="168" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="171" class="1005" name="in_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="w_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="1"/>
<pin id="178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="gold_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="1"/>
<pin id="183" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_load_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="192" class="1005" name="w_load_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="197" class="1005" name="gold_load_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gold_load "/>
</bind>
</comp>

<comp id="202" class="1005" name="add_ln19_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="98" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="44" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="107" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="40" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="165"><net_src comp="101" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="117" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="174"><net_src comp="50" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="179"><net_src comp="63" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="184"><net_src comp="76" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="190"><net_src comp="57" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="195"><net_src comp="70" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="200"><net_src comp="83" pin="7"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="205"><net_src comp="150" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gold | {5 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_16_2 : phi_mul1 | {1 }
	Port: main_Pipeline_VITIS_LOOP_16_2 : in_r | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_16_2 : w | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_16_2 : gold | {2 3 }
  - Chain level:
	State 1
		store_ln13 : 1
		j_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		add_ln17 : 3
		store_ln13 : 3
	State 2
		in_addr : 1
		in_load : 2
		w_addr : 1
		w_load : 2
		gold_addr : 1
		gold_load : 2
	State 3
	State 4
		zext_ln19 : 1
		add_ln19 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln16_fu_107     |    0    |    14   |
|    add   |      add_ln17_fu_117     |    0    |    17   |
|          |      add_ln19_fu_150     |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln16_fu_101     |    0    |    14   |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln19_fu_134     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | phi_mul1_read_read_fu_44 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln16_fu_113     |    0    |    0    |
|   zext   |     zext_ln18_fu_128     |    0    |    0    |
|          |     zext_ln19_fu_146     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      shl_ln1_fu_138      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    86   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln17_reg_166|   14   |
| add_ln19_reg_202|   32   |
|gold_addr_reg_181|   14   |
|gold_load_reg_197|   32   |
|icmp_ln16_reg_162|    1   |
| in_addr_reg_171 |   14   |
| in_load_reg_187 |    1   |
|    j_reg_155    |    7   |
|  w_addr_reg_176 |   14   |
|  w_load_reg_192 |    1   |
+-----------------+--------+
|      Total      |   130  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_70 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   130  |   113  |
+-----------+--------+--------+--------+
